-- Project:   C:\Users\JeffSnyder\dev\Electrobass_embedded\PSOC5_electrobass_stringsensors\CE210514_PSOC3_5_Thermistor.cydsn\CE210514_PSOC3_5_Thermistor.cyprj
-- Generated: 07/09/2022 13:33:37
-- PSoC Creator  4.4

ENTITY CE210514_PSOC3_5_Thermistor IS
    PORT(
        MISO_1(0)_PAD : IN std_ulogic;
        MOSI_1(0)_PAD : OUT std_ulogic;
        SCLK_1(0)_PAD : OUT std_ulogic;
        ExtMUXS0(0)_PAD : OUT std_ulogic;
        down(0)_PAD : IN std_ulogic;
        SS_1(0)_PAD : OUT std_ulogic;
        blue_LED(0)_PAD : OUT std_ulogic;
        LED1(0)_PAD : OUT std_ulogic;
        ExtMUX_EN(0)_PAD : OUT std_ulogic;
        ExtMUXS1(0)_PAD : OUT std_ulogic;
        SPI_ready(0)_PAD : OUT std_ulogic;
        edit(0)_PAD : IN std_ulogic;
        CV_pedal_sense(0)_PAD : IN std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        up(0)_PAD : IN std_ulogic;
        fretted_latching(0)_PAD : IN std_ulogic;
        fretted_momentary(0)_PAD : IN std_ulogic;
        MISO_2(0)_PAD : IN std_ulogic;
        MOSI_2(0)_PAD : OUT std_ulogic;
        SCLK_2(0)_PAD : OUT std_ulogic;
        SS_2(0)_PAD : OUT std_ulogic;
        vBusPin(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 3.3e0;
END CE210514_PSOC3_5_Thermistor;

ARCHITECTURE __DEFAULT__ OF CE210514_PSOC3_5_Thermistor IS
    SIGNAL CTW_OUT : bit;
    SIGNAL CV_pedal_sense(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL \ClockBlock_XTAL 32kHz\ : bit;
    SIGNAL ExtMUXS0(0)__PA : bit;
    SIGNAL ExtMUXS1(0)__PA : bit;
    SIGNAL ExtMUX_EN(0)__PA : bit;
    SIGNAL IDAC_OUT(0)__PA : bit;
    SIGNAL LED1(0)__PA : bit;
    SIGNAL MISO_1(0)__PA : bit;
    SIGNAL MISO_2(0)__PA : bit;
    SIGNAL MOSI_1(0)__PA : bit;
    SIGNAL MOSI_2(0)__PA : bit;
    SIGNAL Net_1112 : bit;
    SIGNAL Net_1113 : bit;
    ATTRIBUTE placement_force OF Net_1113 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_1114 : bit;
    ATTRIBUTE placement_force OF Net_1114 : SIGNAL IS "U(1,5,B)1";
    SIGNAL Net_1119 : bit;
    ATTRIBUTE placement_force OF Net_1119 : SIGNAL IS "U(0,0,B)0";
    SIGNAL Net_1125 : bit;
    SIGNAL Net_1127 : bit;
    SIGNAL Net_1128 : bit;
    SIGNAL Net_1130 : bit;
    SIGNAL Net_1177 : bit;
    SIGNAL Net_1178 : bit;
    SIGNAL Net_19 : bit;
    SIGNAL Net_23 : bit;
    ATTRIBUTE placement_force OF Net_23 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_26 : bit;
    SIGNAL Net_415 : bit;
    ATTRIBUTE placement_force OF Net_415 : SIGNAL IS "U(2,0,B)2";
    SIGNAL Net_437 : bit;
    ATTRIBUTE placement_force OF Net_437 : SIGNAL IS "U(1,3,A)2";
    SIGNAL Net_922 : bit;
    SIGNAL Net_924 : bit;
    SIGNAL Net_929 : bit;
    SIGNAL Net_931 : bit;
    SIGNAL Net_981 : bit;
    SIGNAL Net_985 : bit;
    SIGNAL Net_986 : bit;
    ATTRIBUTE placement_force OF Net_986 : SIGNAL IS "U(3,4,B)0";
    SIGNAL SCLK_1(0)__PA : bit;
    SIGNAL SCLK_2(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL SPI_ready(0)__PA : bit;
    SIGNAL SS_1(0)__PA : bit;
    SIGNAL SS_2(0)__PA : bit;
    SIGNAL V_H(0)__PA : bit;
    SIGNAL V_T_1_1(0)__PA : bit;
    SIGNAL V_T_1_2(0)__PA : bit;
    SIGNAL \\\ADC_1:Bypass_P03(0)\\__PA\ : bit;
    SIGNAL \ADC_1:Net_245_0\ : bit;
    SIGNAL \ADC_1:Net_245_1\ : bit;
    SIGNAL \ADC_1:Net_245_2\ : bit;
    SIGNAL \ADC_1:Net_245_3\ : bit;
    SIGNAL \ADC_1:Net_245_4\ : bit;
    SIGNAL \ADC_1:Net_245_5\ : bit;
    SIGNAL \ADC_1:Net_245_6\ : bit;
    SIGNAL \ADC_1:Net_245_7\ : bit;
    SIGNAL \ADC_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_1:Net_488_adig\ : bit;
    SIGNAL \ADC_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_1:Net_488_local\ : bit;
    SIGNAL \ADC_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_1:Net_93_local\ : bit;
    SIGNAL \ADC_1:aclock\ : bit;
    SIGNAL \ADC_1:mod_dat_0\ : bit;
    SIGNAL \ADC_1:mod_dat_1\ : bit;
    SIGNAL \ADC_1:mod_dat_2\ : bit;
    SIGNAL \ADC_1:mod_dat_3\ : bit;
    SIGNAL \ADC_1:mod_reset\ : bit;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : SIGNAL IS "U(2,1,A)0";
    ATTRIBUTE soft OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \ADC_SAR_Seq_1:Net_3698\ : bit;
    SIGNAL \ADC_SAR_Seq_1:Net_3830\ : bit;
    SIGNAL \ADC_SAR_Seq_1:Net_3935\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_Seq_1:SAR:Net_252\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:control_7\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:count_6\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:enable\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:load_period\ : bit;
    SIGNAL \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \ADC_SAR_Seq_1:ch_addr_0\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_1\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_2\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_3\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_4\ : bit;
    SIGNAL \ADC_SAR_Seq_1:ch_addr_5\ : bit;
    SIGNAL \ADC_SAR_Seq_1:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \ADC_SAR_Seq_1:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ADC_SAR_Seq_1:clock\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_Seq_1:clock_local\ : bit;
    SIGNAL \ADC_SAR_Seq_1:nrq\ : bit;
    SIGNAL \CapSense:ClockGen:clock_detect_reg\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:clock_detect_reg\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \CapSense:ClockGen:cmsb_reg\ : bit;
    SIGNAL \CapSense:ClockGen:control_0\ : bit;
    SIGNAL \CapSense:ClockGen:control_1\ : bit;
    SIGNAL \CapSense:ClockGen:control_2\ : bit;
    SIGNAL \CapSense:ClockGen:control_3\ : bit;
    SIGNAL \CapSense:ClockGen:control_4\ : bit;
    SIGNAL \CapSense:ClockGen:control_5\ : bit;
    SIGNAL \CapSense:ClockGen:control_6\ : bit;
    SIGNAL \CapSense:ClockGen:control_7\ : bit;
    SIGNAL \CapSense:ClockGen:cs_addr_1\ : bit;
    SIGNAL \CapSense:ClockGen:cstate_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:cstate_2\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \CapSense:ClockGen:inter_reset\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:inter_reset\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \CapSense:ClockGen:ppulse_equal\ : bit;
    SIGNAL \CapSense:ClockGen:ppulse_less\ : bit;
    SIGNAL \CapSense:ClockGen:tmp_ppulse_dly\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:tmp_ppulse_dly\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \CapSense:ClockGen:tmp_ppulse_reg\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:tmp_ppulse_reg\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \\\CapSense:CmodCH0(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:CmodCH1(0)\\__PA\ : bit;
    SIGNAL \CapSense:Cmp_CH0\ : bit;
    SIGNAL \CapSense:Cmp_CH1\ : bit;
    SIGNAL \CapSense:DigitalClk\ : bit;
    SIGNAL \CapSense:IdacCH0:Net_123\ : bit;
    SIGNAL \CapSense:IdacCH1:Net_123\ : bit;
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_win_0\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_win_1\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_win_2\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \CapSense:MeasureCH0:wndState_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_0\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \CapSense:MeasureCH0:wndState_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_1\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \CapSense:MeasureCH0:wndState_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_2\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \CapSense:MeasureCH0:zc0\ : bit;
    SIGNAL \CapSense:MeasureCH0:zc1\ : bit;
    SIGNAL \CapSense:MeasureCH0:zw0\ : bit;
    SIGNAL \CapSense:MeasureCH0:zw1\ : bit;
    SIGNAL \CapSense:MeasureCH1:cs_addr_cnt_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:cs_addr_cnt_0\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \CapSense:MeasureCH1:cs_addr_cnt_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:cs_addr_cnt_1\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \CapSense:MeasureCH1:cs_addr_cnt_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:cs_addr_cnt_2\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \CapSense:MeasureCH1:cs_addr_win_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:cs_addr_win_0\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \CapSense:MeasureCH1:cs_addr_win_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:cs_addr_win_1\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \CapSense:MeasureCH1:cs_addr_win_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:cs_addr_win_2\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \CapSense:MeasureCH1:wndState_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:wndState_0\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \CapSense:MeasureCH1:wndState_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:wndState_1\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \CapSense:MeasureCH1:wndState_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH1:wndState_2\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \CapSense:MeasureCH1:zc0\ : bit;
    SIGNAL \CapSense:MeasureCH1:zc1\ : bit;
    SIGNAL \CapSense:MeasureCH1:zw0\ : bit;
    SIGNAL \CapSense:MeasureCH1:zw1\ : bit;
    SIGNAL \CapSense:Net_1603\ : bit;
    ATTRIBUTE placement_force OF \CapSense:Net_1603\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \CapSense:Net_372\ : bit;
    ATTRIBUTE placement_force OF \CapSense:Net_372\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \\\CapSense:PortCH0(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(1)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(2)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(3)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH1(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH1(1)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH1(2)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH1(3)\\__PA\ : bit;
    SIGNAL \CapSense:PreChargeClk\ : bit;
    ATTRIBUTE placement_force OF \CapSense:PreChargeClk\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \CapSense:clk\ : bit;
    ATTRIBUTE udbclken_assigned OF \CapSense:clk\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \CapSense:clk\ : SIGNAL IS true;
    SIGNAL \CapSense:clk_local\ : bit;
    SIGNAL \CapSense:mrst\ : bit;
    ATTRIBUTE placement_force OF \CapSense:mrst\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_0_SYNCOUT\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_1109_1_SYNCOUT\ : bit;
    SIGNAL \I2C_1:Net_643_0\ : bit;
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:cnt_enable\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:ld_ident\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:load_cond\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:load_rx_data\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:mosi_from_dp_reg\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \SPIM_1:BSPIM:mosi_hs_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:mosi_hs_reg\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:mosi_pre_reg\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \SPIM_1:BSPIM:mosi_pre_reg_split\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:mosi_pre_reg_split\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \SPIM_1:BSPIM:mosi_pre_reg_split_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:mosi_pre_reg_split_1\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:rx_status_6\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_0\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_1\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_2\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:tx_status_0\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:tx_status_4\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \SPIM_1:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_1:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_1:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_1:Net_276_local\ : bit;
    SIGNAL \SPIM_2:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:cnt_enable\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \SPIM_2:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_2:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_2:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:ld_ident\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \SPIM_2:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:load_cond\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \SPIM_2:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:load_rx_data\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \SPIM_2:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_2:BSPIM:mosi_from_dp_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:mosi_from_dp_reg\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \SPIM_2:BSPIM:mosi_hs_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:mosi_hs_reg\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \SPIM_2:BSPIM:mosi_pre_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:mosi_pre_reg\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \SPIM_2:BSPIM:mosi_pre_reg_split\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:mosi_pre_reg_split\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \SPIM_2:BSPIM:mosi_pre_reg_split_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:mosi_pre_reg_split_1\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \SPIM_2:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_2:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:rx_status_6\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \SPIM_2:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:state_0\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \SPIM_2:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:state_1\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \SPIM_2:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:state_2\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \SPIM_2:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:tx_status_0\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \SPIM_2:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_2:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_2:BSPIM:tx_status_4\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \SPIM_2:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_2:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_2:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_2:Net_276_local\ : bit;
    SIGNAL \\\USB:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USB:Dp(0)\\__PA\ : bit;
    SIGNAL \USB:EPs_1_to_7_dma_complete\ : bit;
    SIGNAL \USB:Net_1010\ : bit;
    SIGNAL \USB:Net_1495\ : bit;
    SIGNAL \USB:Net_1498\ : bit;
    SIGNAL \USB:Net_1876\ : bit;
    SIGNAL \USB:Net_1889\ : bit;
    SIGNAL \USB:Net_2032\ : bit;
    SIGNAL \USB:Net_2040_0\ : bit;
    SIGNAL \USB:Net_2040_1\ : bit;
    SIGNAL \USB:Net_2040_2\ : bit;
    SIGNAL \USB:Net_2040_3\ : bit;
    SIGNAL \USB:Net_2040_4\ : bit;
    SIGNAL \USB:Net_2040_5\ : bit;
    SIGNAL \USB:Net_2040_6\ : bit;
    SIGNAL \USB:Net_2040_7\ : bit;
    SIGNAL \USB:Net_95\ : bit;
    SIGNAL \USB:dma_request_0\ : bit;
    SIGNAL \USB:dma_request_1\ : bit;
    SIGNAL \USB:dma_request_2\ : bit;
    SIGNAL \USB:dma_request_3\ : bit;
    SIGNAL \USB:dma_request_4\ : bit;
    SIGNAL \USB:dma_request_5\ : bit;
    SIGNAL \USB:dma_request_6\ : bit;
    SIGNAL \USB:dma_request_7\ : bit;
    SIGNAL \USB:dma_terminate\ : bit;
    SIGNAL \USB:ep_int_0\ : bit;
    SIGNAL \USB:ep_int_1\ : bit;
    SIGNAL \USB:ep_int_2\ : bit;
    SIGNAL \USB:ep_int_3\ : bit;
    SIGNAL \USB:ep_int_4\ : bit;
    SIGNAL \USB:ep_int_5\ : bit;
    SIGNAL \USB:ep_int_6\ : bit;
    SIGNAL \USB:ep_int_7\ : bit;
    SIGNAL \USB:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,1,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL blue_LED(0)__PA : bit;
    SIGNAL cv_pedal(0)__PA : bit;
    SIGNAL down(0)__PA : bit;
    SIGNAL edit(0)__PA : bit;
    SIGNAL fretted_latching(0)__PA : bit;
    SIGNAL fretted_momentary(0)__PA : bit;
    SIGNAL joy_x_25(0)__PA : bit;
    SIGNAL joy_y_23(0)__PA : bit;
    SIGNAL knob_1_01(0)__PA : bit;
    SIGNAL knob_2_36(0)__PA : bit;
    SIGNAL tmpOE__MISO_1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__MISO_1_net_0 : SIGNAL IS true;
    SIGNAL up(0)__PA : bit;
    SIGNAL vBusPin(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF MISO_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF MISO_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF MOSI_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF MOSI_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF SCLK_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF SCLK_1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF \ADC_1:Bypass_P03(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \ADC_1:Bypass_P03(0)\ : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF ExtMUXS0(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF ExtMUXS0(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF V_T_1_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF V_T_1_1(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF knob_1_01(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF knob_1_01(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF joy_y_23(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF joy_y_23(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \CapSense:CmodCH0(0)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \CapSense:CmodCH0(0)\ : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(0)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \CapSense:PortCH0(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(1)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \CapSense:PortCH0(1)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(2)\ : LABEL IS "iocell12";
    ATTRIBUTE Location OF \CapSense:PortCH0(2)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(3)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \CapSense:PortCH0(3)\ : LABEL IS "P2[6]";
    ATTRIBUTE Location OF CapSense : LABEL IS "F(CapSense,0)";
    ATTRIBUTE lib_model OF \CapSense:CmodCH1(0)\ : LABEL IS "iocell14";
    ATTRIBUTE Location OF \CapSense:CmodCH1(0)\ : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF \CapSense:PortCH1(0)\ : LABEL IS "iocell15";
    ATTRIBUTE Location OF \CapSense:PortCH1(0)\ : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF \CapSense:PortCH1(1)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \CapSense:PortCH1(1)\ : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \CapSense:PortCH1(2)\ : LABEL IS "iocell17";
    ATTRIBUTE Location OF \CapSense:PortCH1(2)\ : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF \CapSense:PortCH1(3)\ : LABEL IS "iocell18";
    ATTRIBUTE Location OF \CapSense:PortCH1(3)\ : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF joy_x_25(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF joy_x_25(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF down(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF down(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF IDAC_OUT(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF IDAC_OUT(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF \USB:Dm(0)\ : LABEL IS "iocell22";
    ATTRIBUTE Location OF \USB:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USB:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USB:Dp(0)\ : LABEL IS "iocell23";
    ATTRIBUTE Location OF \USB:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF SS_1(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF SS_1(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF blue_LED(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF blue_LED(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF LED1(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF LED1(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF knob_2_36(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF knob_2_36(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF ExtMUX_EN(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF ExtMUX_EN(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF ExtMUXS1(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF ExtMUXS1(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF SPI_ready(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF SPI_ready(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF edit(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF edit(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF CV_pedal_sense(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF CV_pedal_sense(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF V_T_1_2(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF V_T_1_2(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF V_H(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF V_H(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF up(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF up(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF fretted_latching(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF fretted_latching(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF fretted_momentary(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF fretted_momentary(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF MISO_2(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF MISO_2(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF MOSI_2(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF MOSI_2(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF SCLK_2(0) : LABEL IS "iocell42";
    ATTRIBUTE Location OF SCLK_2(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF SS_2(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF SS_2(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF cv_pedal(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF cv_pedal(0) : LABEL IS "P3[4]";
    ATTRIBUTE Location OF vBusPin : LABEL IS "F(PICU,7)";
    ATTRIBUTE lib_model OF vBusPin(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF vBusPin(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:cs_addr_win_2\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:cs_addr_win_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:cs_addr_win_1\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:cs_addr_win_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:cs_addr_win_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:cs_addr_win_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:cs_addr_cnt_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:cs_addr_cnt_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:cs_addr_cnt_1\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:cs_addr_cnt_1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:cs_addr_cnt_0\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:cs_addr_cnt_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_1\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_0\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CapSense:PreChargeClk\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \CapSense:PreChargeClk\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_rx_data\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:load_rx_data\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_23 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_23 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:tx_status_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_4\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:tx_status_4\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:rx_status_6\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:rx_status_6\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:load_rx_data\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:load_rx_data\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_1113 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_1113 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:tx_status_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:tx_status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:tx_status_4\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:tx_status_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:rx_status_6\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:rx_status_6\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:mosi_pre_reg_split\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:mosi_pre_reg_split\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \IDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \ADC_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_1:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \CapSense:BufCH0\ : LABEL IS "F(CsAbuf,0)";
    ATTRIBUTE Location OF \CapSense:CompCH0:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE Location OF \CapSense:IdacCH0:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE Location OF \CapSense:BufCH1\ : LABEL IS "F(CsAbuf,1)";
    ATTRIBUTE Location OF \CapSense:CompCH1:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE Location OF \CapSense:IdacCH1:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:genblk1:SyncCMPR\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:UDB:Window:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:UDB:Window:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:UDB:Counter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:UDB:Counter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:genblk1:SyncCMPR\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:UDB:Window:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:UDB:Window:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:UDB:Counter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:UDB:Counter:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:SyncCtrl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \CapSense:ClockGen:SyncCtrl:CtrlReg\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \CapSense:ClockGen:ScanSpeed\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:UDB:PrescalerDp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \CapSense:ClockGen:UDB:PrescalerDp:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:sC16:PRSdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \CapSense:ClockGen:sC16:PRSdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:sC16:PRSdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \CapSense:ClockGen:sC16:PRSdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \CapSense:IsrCH0\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \CapSense:IsrCH1\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:BitCounter\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:TxStsReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:RxStsReg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:sR8:Dp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \USB:Vbus_ps:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \USB:Vbus_ps:sts:sts_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \USB:ep2\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \USB:ep2\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF \USB:ep1\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \USB:ep1\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \USB:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USB:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USB:EP_DMA_Done_isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \USB:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \USB:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USB:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USB:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USB:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USB:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[0]:INST\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[1]:INST\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[2]:INST\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[3]:INST\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[4]:INST\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[5]:INST\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[6]:INST\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \USB:nrqSync:genblk1[7]:INST\ : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:SAR:ADC_SAR\ : LABEL IS "F(SAR,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell2";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:TempBuf\ : LABEL IS "drqcell3";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:TempBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(7)]";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:FinalBuf\ : LABEL IS "drqcell4";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:FinalBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(6)]";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF DMA_1_RX : LABEL IS "drqcell5";
    ATTRIBUTE Location OF DMA_1_RX : LABEL IS "[DrqContainer=(0)][DrqId=(2)]";
    ATTRIBUTE lib_model OF DMA_1_TX : LABEL IS "drqcell6";
    ATTRIBUTE Location OF DMA_1_TX : LABEL IS "[DrqContainer=(0)][DrqId=(3)]";
    ATTRIBUTE Location OF \I2C_1:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C_1:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE lib_model OF DMA_2_RX : LABEL IS "drqcell7";
    ATTRIBUTE Location OF DMA_2_RX : LABEL IS "[DrqContainer=(0)][DrqId=(4)]";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:BitCounter\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:TxStsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:TxStsReg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:RxStsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:RxStsReg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:sR8:Dp:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF DMA_2_TX : LABEL IS "drqcell8";
    ATTRIBUTE Location OF DMA_2_TX : LABEL IS "[DrqContainer=(0)][DrqId=(5)]";
    ATTRIBUTE Location OF Sleep_isr : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF my_Vbus_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(11)]";
    ATTRIBUTE lib_model OF Net_415 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Net_415 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \CapSense:Net_372\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \CapSense:Net_372\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:wndState_2\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:wndState_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:wndState_1\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:wndState_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH1:wndState_0\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \CapSense:MeasureCH1:wndState_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \CapSense:Net_1603\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \CapSense:Net_1603\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_2\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_1\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:clock_detect_reg\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \CapSense:ClockGen:clock_detect_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:tmp_ppulse_reg\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \CapSense:ClockGen:tmp_ppulse_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:tmp_ppulse_dly\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \CapSense:ClockGen:tmp_ppulse_dly\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:cstate_2\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \CapSense:ClockGen:cstate_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CapSense:mrst\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \CapSense:mrst\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:inter_reset\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \CapSense:ClockGen:inter_reset\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_2\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_437 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF Net_437 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:mosi_hs_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:mosi_pre_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_cond\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:load_cond\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:mosi_from_dp_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:ld_ident\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:ld_ident\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:cnt_enable\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:cnt_enable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_986 : LABEL IS "macrocell127";
    ATTRIBUTE Location OF Net_986 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell128";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_1114 : LABEL IS "macrocell130";
    ATTRIBUTE Location OF Net_1114 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_2\ : LABEL IS "macrocell131";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:state_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_1\ : LABEL IS "macrocell132";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:state_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:state_0\ : LABEL IS "macrocell133";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF Net_1119 : LABEL IS "macrocell134";
    ATTRIBUTE Location OF Net_1119 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell135";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:mosi_hs_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell136";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:mosi_pre_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF SCL_1(0)_SYNC : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:load_cond\ : LABEL IS "macrocell137";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:load_cond\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF SDA_1(0)_SYNC : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell138";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:mosi_from_dp_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:ld_ident\ : LABEL IS "macrocell139";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:ld_ident\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_2:BSPIM:cnt_enable\ : LABEL IS "macrocell140";
    ATTRIBUTE Location OF \SPIM_2:BSPIM:cnt_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF PM : LABEL IS "F(PM,0)";
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_1:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_1:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_1:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \ADC_SAR_Seq_1:ch_addr_1\,
            main_10 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \ADC_SAR_Seq_1:ch_addr_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => \ClockBlock_XTAL 32kHz\,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_1:Net_93\,
            dclk_0 => \ADC_1:Net_93_local\,
            dclk_glb_1 => \CapSense:clk\,
            dclk_1 => \CapSense:clk_local\,
            dclk_glb_2 => \SPIM_1:Net_276\,
            dclk_2 => \SPIM_1:Net_276_local\,
            dclk_glb_3 => \SPIM_2:Net_276\,
            dclk_3 => \SPIM_2:Net_276_local\,
            aclk_glb_0 => \ADC_1:Net_488\,
            aclk_0 => \ADC_1:Net_488_local\,
            clk_a_dig_glb_0 => \ADC_1:Net_488_adig\,
            clk_a_dig_0 => \ADC_1:Net_488_adig_local\,
            dclk_glb_4 => \ADC_SAR_Seq_1:clock\,
            dclk_4 => \ADC_SAR_Seq_1:clock_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    MISO_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_1(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => MISO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_1(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => MOSI_1(0)_PAD,
            pad_in => MOSI_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_1(0)__PA,
            oe => open,
            pin_input => Net_415,
            pad_out => SCLK_1(0)_PAD,
            pad_in => SCLK_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_1:Bypass_P03\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "fbda9b79-9f46-4360-b7f1-e0d7a25d459b/20681f4c-d171-47ae-a1cb-d832cd711191",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_1:Bypass_P03(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_1:Bypass_P03\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_1:Bypass_P03(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ExtMUXS0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ExtMUXS0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ExtMUXS0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ExtMUXS0(0)__PA,
            oe => open,
            pad_in => ExtMUXS0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V_T_1_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a3243a0e-e021-4446-be9b-bf8e8ea92640",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V_T_1_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V_T_1_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => V_T_1_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    knob_1_01:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    knob_1_01(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "knob_1_01",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => knob_1_01(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    joy_y_23:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a72526bf-1cbd-45e8-a58a-30f5d43b44e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    joy_y_23(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "joy_y_23",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => joy_y_23(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:CmodCH0\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "02c2334d-9363-4f4e-adbb-de319d798079/232398c5-3876-4e07-8f5b-7cd7657055e2",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "Cmod_CH0",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:CmodCH0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:CmodCH0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:CmodCH0(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:PortCH0\:logicalport
        GENERIC MAP(
            access_mode => "HW_ONLY",
            cs_mode => "11",
            drive_mode => "100100100100",
            emif_mode => "",
            enable_shielding => "0000",
            ibuf_enabled => "1111",
            id => "02c2334d-9363-4f4e-adbb-de319d798079/dd9c1af8-be5a-4b9e-b10c-b2d9f11dc9fc",
            init_dr_st => "0000",
            input_sync => "0000",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            io_voltage => "0.00,0.00,0.00,0.00",
            layout_mode => "NONCONTIGUOUS",
            lcd_com_seg => "",
            lcd_sw_drive => 0,
            oe_conn => "0000",
            oe_sync => "",
            out_conn => "0000",
            output_clock_mode => "0000",
            output_mode => "0000",
            output_sync => "0000",
            pin_aliases => "Button0__BTN,Button1__BTN,Button2__BTN,Button3__BTN",
            pin_mode => "AAAA",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            port_mode => "ANALOG",
            sio_group_cnt => 2,
            sio_hifreq => "",
            sio_hyst => "",
            sio_ibuf => "",
            sio_info => "00000000",
            sio_obuf => "",
            sio_refsel => "",
            sio_vtrip => "",
            siorefwidth => 2,
            slew_rate => "",
            spanning => 1,
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            precharge => open);

    \CapSense:PortCH0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(0)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(1)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(2)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(3)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    CapSense:capsensecell
        PORT MAP(
            lft => \CapSense:PreChargeClk\,
            rt => \CapSense:PreChargeClk\);

    \CapSense:CmodCH1\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "02c2334d-9363-4f4e-adbb-de319d798079/f690e22d-5d36-4cf5-90f7-ced4bffff80d",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "Cmod_CH1",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:CmodCH1(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:CmodCH1\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:CmodCH1(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:PortCH1\:logicalport
        GENERIC MAP(
            access_mode => "HW_ONLY",
            cs_mode => "11",
            drive_mode => "100100100100",
            emif_mode => "",
            enable_shielding => "0000",
            ibuf_enabled => "1111",
            id => "02c2334d-9363-4f4e-adbb-de319d798079/95db0b7a-ce81-44d7-954f-c2650424ce4d",
            init_dr_st => "0000",
            input_sync => "0000",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            io_voltage => "0.00,0.00,0.00,0.00",
            layout_mode => "NONCONTIGUOUS",
            lcd_com_seg => "",
            lcd_sw_drive => 0,
            oe_conn => "0000",
            oe_sync => "",
            out_conn => "0000",
            output_clock_mode => "0000",
            output_mode => "0000",
            output_sync => "0000",
            pin_aliases => "Button4__BTN,Button5__BTN,Button6__BTN,Button7__BTN",
            pin_mode => "AAAA",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            port_mode => "ANALOG",
            sio_group_cnt => 2,
            sio_hifreq => "",
            sio_hyst => "",
            sio_ibuf => "",
            sio_info => "00000000",
            sio_obuf => "",
            sio_refsel => "",
            sio_vtrip => "",
            siorefwidth => 2,
            slew_rate => "",
            spanning => 1,
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            precharge => open);

    \CapSense:PortCH1(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH1\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH1(0)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH1(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH1\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH1(1)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH1(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH1\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH1(2)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH1(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH1\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH1(3)\\__PA\,
            in_clock => open,
            pin_input => open,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    joy_x_25:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "310bc56e-d62c-4f4a-b552-02e2977d7bb7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    joy_x_25(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "joy_x_25",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => joy_x_25(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    down:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "9e61e13f-b094-4221-9e02-28a8725ae97e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    down(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "down",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => down(0)__PA,
            oe => open,
            pad_in => down(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IDAC_OUT:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "24a3b221-209c-4681-afa7-391af25738e4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    IDAC_OUT(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IDAC_OUT",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => IDAC_OUT(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USB:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USB:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USB:Net_1010\,
            in_clock => open);

    \USB:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USB:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USB:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SS_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "89324ca6-d4e3-49dd-a31e-edb1d5fc757a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SS_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SS_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SS_1(0)__PA,
            oe => open,
            pin_input => Net_437,
            pad_out => SS_1(0)_PAD,
            pad_in => SS_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    blue_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f4699043-c496-404d-91bb-e190ee00f71b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    blue_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "blue_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => blue_LED(0)__PA,
            oe => open,
            pad_in => blue_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "57a79afe-4acd-47c8-96fb-094955d98b2a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED1(0)__PA,
            oe => open,
            pad_in => LED1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    knob_2_36:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f43b294d-be70-4300-b350-06c05fd7dfb1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    knob_2_36(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "knob_2_36",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => knob_2_36(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ExtMUX_EN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2697140a-091c-4334-9b86-87bf121e44bd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ExtMUX_EN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ExtMUX_EN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ExtMUX_EN(0)__PA,
            oe => open,
            pad_in => ExtMUX_EN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ExtMUXS1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fe75def9-8d90-482f-b816-5f18b44472a3",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ExtMUXS1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ExtMUXS1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => ExtMUXS1(0)__PA,
            oe => open,
            pad_in => ExtMUXS1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SPI_ready:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f141244e-61d2-4d35-82dd-43f91ff7a36e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SPI_ready(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SPI_ready",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SPI_ready(0)__PA,
            oe => open,
            pad_in => SPI_ready(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    edit:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "ed20aee1-1d96-4218-b2a1-c122da6fbb54",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    edit(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "edit",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => edit(0)__PA,
            oe => open,
            pad_in => edit(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CV_pedal_sense:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "daf46403-d9c0-4652-adaf-6f8316c479db",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CV_pedal_sense(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CV_pedal_sense",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CV_pedal_sense(0)__PA,
            oe => open,
            pad_in => CV_pedal_sense(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V_T_1_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "f8c32dd3-df80-4ddd-b67f-9e7803ebe88e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V_T_1_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V_T_1_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => V_T_1_2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_0\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    V_H:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4deb2bfb-7cb2-4713-bb2e-e03dbe19130c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    V_H(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "V_H",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => V_H(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    up:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "1518ce35-a8ec-442f-ae39-0add8c0bfc45",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    up(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "up",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => up(0)__PA,
            oe => open,
            pad_in => up(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    fretted_latching:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "0481eff9-fe73-4b77-ac55-f70e46188ef9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    fretted_latching(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "fretted_latching",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => fretted_latching(0)__PA,
            oe => open,
            pad_in => fretted_latching(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    fretted_momentary:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    fretted_momentary(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "fretted_momentary",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => fretted_momentary(0)__PA,
            oe => open,
            pad_in => fretted_momentary(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d6c1866c-d59f-4822-a833-6151b0ab27d5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_2(0)__PA,
            oe => open,
            fb => Net_1112,
            pad_in => MISO_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "643c0ba5-a22b-4ea4-aaa4-7a8606a8c41e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_2(0)__PA,
            oe => open,
            pin_input => Net_1113,
            pad_out => MOSI_2(0)_PAD,
            pad_in => MOSI_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0a9b0dac-87ad-4b5d-aba9-d2257bd84b93",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_2(0)__PA,
            oe => open,
            pin_input => Net_1114,
            pad_out => SCLK_2(0)_PAD,
            pad_in => SCLK_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SS_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fa73ce71-bb13-4bb6-bc10-ec947d1506f0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SS_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SS_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SS_2(0)__PA,
            oe => open,
            pin_input => Net_1119,
            pad_out => SS_2(0)_PAD,
            pad_in => SS_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cv_pedal:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6b546c17-ee2c-48a9-aeb4-6bdd5c30d0bf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cv_pedal(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cv_pedal",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => cv_pedal(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    vBusPin:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "07089094-e99b-49f2-81f6-b01912599db7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "11",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => Net_1178);

    vBusPin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "vBusPin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000001000000000000000000000000000000000101")
        PORT MAP(
            pa_out => vBusPin(0)__PA,
            oe => open,
            fb => Net_1177,
            pad_in => vBusPin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:MeasureCH1:cs_addr_win_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (!main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:cs_addr_win_2\,
            main_0 => \CapSense:MeasureCH1:zw0\,
            main_1 => \CapSense:MeasureCH1:zw1\,
            main_2 => \CapSense:MeasureCH1:wndState_2\,
            main_3 => \CapSense:MeasureCH1:wndState_0\);

    \CapSense:MeasureCH1:cs_addr_win_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:cs_addr_win_1\,
            main_0 => \CapSense:MeasureCH1:zw0\,
            main_1 => \CapSense:MeasureCH1:zw1\,
            main_2 => \CapSense:MeasureCH1:wndState_2\,
            main_3 => \CapSense:MeasureCH1:wndState_0\);

    \CapSense:MeasureCH1:cs_addr_win_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:cs_addr_win_0\,
            main_0 => \CapSense:MeasureCH1:zw0\,
            main_1 => \CapSense:MeasureCH1:zw1\,
            main_2 => \CapSense:MeasureCH1:wndState_2\,
            main_3 => \CapSense:MeasureCH1:wndState_0\);

    \CapSense:MeasureCH1:cs_addr_cnt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * !main_4) + (!main_0 * !main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:cs_addr_cnt_2\,
            main_0 => \CapSense:IdacCH1:Net_123\,
            main_1 => \CapSense:MeasureCH1:zw0\,
            main_2 => \CapSense:MeasureCH1:zw1\,
            main_3 => \CapSense:MeasureCH1:wndState_2\,
            main_4 => \CapSense:MeasureCH1:wndState_0\);

    \CapSense:MeasureCH1:cs_addr_cnt_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4 * !main_5) + (!main_0 * !main_2 * main_3 * main_4 * !main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:cs_addr_cnt_1\,
            main_0 => \CapSense:IdacCH1:Net_123\,
            main_1 => \CapSense:MeasureCH1:zw0\,
            main_2 => \CapSense:MeasureCH1:zw1\,
            main_3 => \CapSense:MeasureCH1:zc0\,
            main_4 => \CapSense:MeasureCH1:wndState_2\,
            main_5 => \CapSense:MeasureCH1:wndState_0\);

    \CapSense:MeasureCH1:cs_addr_cnt_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4) + (!main_0 * !main_2 * main_3 * main_4) + (main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:cs_addr_cnt_0\,
            main_0 => \CapSense:IdacCH1:Net_123\,
            main_1 => \CapSense:MeasureCH1:zw0\,
            main_2 => \CapSense:MeasureCH1:zw1\,
            main_3 => \CapSense:MeasureCH1:zc1\,
            main_4 => \CapSense:MeasureCH1:wndState_2\,
            main_5 => \CapSense:MeasureCH1:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_win_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (!main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_2\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_win_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_1\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_win_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_0\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_cnt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * !main_4) + (!main_0 * !main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_2\,
            main_0 => \CapSense:IdacCH0:Net_123\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:MeasureCH0:wndState_2\,
            main_4 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_cnt_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4 * !main_5) + (!main_0 * !main_2 * main_3 * main_4 * !main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_1\,
            main_0 => \CapSense:IdacCH0:Net_123\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:MeasureCH0:zc0\,
            main_4 => \CapSense:MeasureCH0:wndState_2\,
            main_5 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_cnt_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4) + (!main_0 * !main_2 * main_3 * main_4) + (main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_0\,
            main_0 => \CapSense:IdacCH0:Net_123\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:MeasureCH0:zc1\,
            main_4 => \CapSense:MeasureCH0:wndState_2\,
            main_5 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:PreChargeClk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:PreChargeClk\,
            main_0 => \CapSense:ClockGen:control_4\,
            main_1 => \CapSense:ClockGen:cmsb_reg\,
            main_2 => \CapSense:ClockGen:tmp_ppulse_reg\);

    \SPIM_1:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_rx_data\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\);

    Net_23:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_23,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => Net_437,
            main_4 => \SPIM_1:BSPIM:mosi_hs_reg\);

    \SPIM_1:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_0\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_4\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:rx_status_6\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\,
            main_5 => \SPIM_1:BSPIM:rx_status_4\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR_Seq_1:ch_addr_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:ch_addr_4\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR_Seq_1:ch_addr_3\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR_Seq_1:ch_addr_2\,
            main_8 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\);

    \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
            main_0 => Net_985,
            main_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\);

    \SPIM_2:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:load_rx_data\,
            main_0 => \SPIM_2:BSPIM:count_4\,
            main_1 => \SPIM_2:BSPIM:count_3\,
            main_2 => \SPIM_2:BSPIM:count_2\,
            main_3 => \SPIM_2:BSPIM:count_1\,
            main_4 => \SPIM_2:BSPIM:count_0\);

    Net_1113:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1113,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => Net_1119,
            main_4 => \SPIM_2:BSPIM:mosi_hs_reg\);

    \SPIM_2:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:tx_status_0\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\);

    \SPIM_2:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:tx_status_4\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\);

    \SPIM_2:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:rx_status_6\,
            main_0 => \SPIM_2:BSPIM:count_4\,
            main_1 => \SPIM_2:BSPIM:count_3\,
            main_2 => \SPIM_2:BSPIM:count_2\,
            main_3 => \SPIM_2:BSPIM:count_1\,
            main_4 => \SPIM_2:BSPIM:count_0\,
            main_5 => \SPIM_2:BSPIM:rx_status_4\);

    \SPIM_2:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:mosi_from_dp\,
            main_4 => \SPIM_2:BSPIM:count_4\,
            main_5 => \SPIM_2:BSPIM:count_3\,
            main_6 => \SPIM_2:BSPIM:count_2\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:mosi_pre_reg\,
            main_9 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:mosi_pre_reg_split\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:mosi_from_dp\,
            main_4 => \SPIM_2:BSPIM:count_4\,
            main_5 => \SPIM_2:BSPIM:count_3\,
            main_6 => \SPIM_2:BSPIM:count_2\,
            main_7 => \SPIM_2:BSPIM:count_1\,
            main_8 => \SPIM_2:BSPIM:count_0\,
            main_9 => \SPIM_2:BSPIM:mosi_pre_reg\,
            main_10 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:mosi_from_dp\,
            main_4 => \SPIM_1:BSPIM:count_4\,
            main_5 => \SPIM_1:BSPIM:count_3\,
            main_6 => \SPIM_1:BSPIM:count_2\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:mosi_pre_reg\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:mosi_pre_reg_split\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:mosi_from_dp\,
            main_4 => \SPIM_1:BSPIM:count_4\,
            main_5 => \SPIM_1:BSPIM:count_3\,
            main_6 => \SPIM_1:BSPIM:count_2\,
            main_7 => \SPIM_1:BSPIM:count_1\,
            main_8 => \SPIM_1:BSPIM:count_0\,
            main_9 => \SPIM_1:BSPIM:mosi_pre_reg\,
            main_10 => \SPIM_1:BSPIM:ld_ident\);

    \IDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \ADC_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 14)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_1:mod_reset\,
            extclk_cp_udb => \ADC_1:Net_93_local\,
            dec_clock => \ADC_1:aclock\,
            mod_dat_3 => \ADC_1:mod_dat_3\,
            mod_dat_2 => \ADC_1:mod_dat_2\,
            mod_dat_1 => \ADC_1:mod_dat_1\,
            mod_dat_0 => \ADC_1:mod_dat_0\,
            dout_udb_7 => \ADC_1:Net_245_7\,
            dout_udb_6 => \ADC_1:Net_245_6\,
            dout_udb_5 => \ADC_1:Net_245_5\,
            dout_udb_4 => \ADC_1:Net_245_4\,
            dout_udb_3 => \ADC_1:Net_245_3\,
            dout_udb_2 => \ADC_1:Net_245_2\,
            dout_udb_1 => \ADC_1:Net_245_1\,
            dout_udb_0 => \ADC_1:Net_245_0\);

    \ADC_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_26,
            clock => ClockBlock_BUS_CLK);

    \ADC_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_1:aclock\,
            mod_dat_3 => \ADC_1:mod_dat_3\,
            mod_dat_2 => \ADC_1:mod_dat_2\,
            mod_dat_1 => \ADC_1:mod_dat_1\,
            mod_dat_0 => \ADC_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_1:mod_reset\,
            interrupt => Net_26);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \CapSense:BufCH0\:csabufcell
        GENERIC MAP(
            cy_registers => "");

    \CapSense:CompCH0:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \CapSense:Cmp_CH0\);

    \CapSense:IdacCH0:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => \CapSense:IdacCH0:Net_123\);

    \CapSense:BufCH1\:csabufcell
        GENERIC MAP(
            cy_registers => "");

    \CapSense:CompCH1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \CapSense:Cmp_CH1\);

    \CapSense:IdacCH1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => \CapSense:IdacCH1:Net_123\);

    \CapSense:MeasureCH1:genblk1:SyncCMPR\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \CapSense:clk\,
            in => \CapSense:Cmp_CH1\,
            out => \CapSense:IdacCH1:Net_123\,
            clk_en => \CapSense:DigitalClk\);

    \CapSense:MeasureCH1:UDB:Window:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH1:cs_addr_win_2\,
            cs_addr_1 => \CapSense:MeasureCH1:cs_addr_win_1\,
            cs_addr_0 => \CapSense:MeasureCH1:cs_addr_win_0\,
            z0_comb => \CapSense:MeasureCH1:zw0\,
            z1_comb => \CapSense:MeasureCH1:zw1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH1:UDB:Counter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH1:cs_addr_cnt_2\,
            cs_addr_1 => \CapSense:MeasureCH1:cs_addr_cnt_1\,
            cs_addr_0 => \CapSense:MeasureCH1:cs_addr_cnt_0\,
            z0_comb => \CapSense:MeasureCH1:zc0\,
            z1_comb => \CapSense:MeasureCH1:zc1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:genblk1:SyncCMPR\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \CapSense:clk\,
            in => \CapSense:Cmp_CH0\,
            out => \CapSense:IdacCH0:Net_123\,
            clk_en => \CapSense:DigitalClk\);

    \CapSense:MeasureCH0:UDB:Window:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\,
            z0_comb => \CapSense:MeasureCH0:zw0\,
            z1_comb => \CapSense:MeasureCH0:zw1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:UDB:Counter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\,
            z0_comb => \CapSense:MeasureCH0:zc0\,
            z1_comb => \CapSense:MeasureCH0:zc1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:ClockGen:SyncCtrl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            control_7 => \CapSense:ClockGen:control_7\,
            control_6 => \CapSense:ClockGen:control_6\,
            control_5 => \CapSense:ClockGen:control_5\,
            control_4 => \CapSense:ClockGen:control_4\,
            control_3 => \CapSense:ClockGen:control_3\,
            control_2 => \CapSense:ClockGen:control_2\,
            control_1 => \CapSense:ClockGen:control_1\,
            control_0 => \CapSense:ClockGen:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:ClockGen:ScanSpeed\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0011111",
            cy_route_en => 0,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock => \CapSense:clk\,
            reset => \CapSense:ClockGen:inter_reset\,
            load => open,
            enable => open,
            tc => \CapSense:DigitalClk\);

    \CapSense:ClockGen:UDB:PrescalerDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_1 => \CapSense:ClockGen:cs_addr_1\,
            cs_addr_0 => \CapSense:ClockGen:inter_reset\,
            z0_comb => \CapSense:ClockGen:cs_addr_1\,
            ce1_comb => \CapSense:ClockGen:ppulse_equal\,
            cl1_comb => \CapSense:ClockGen:ppulse_less\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:ClockGen:sC16:PRSdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\,
            cl0 => \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\,
            z0 => \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\,
            ff0 => \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\,
            ce1 => \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\,
            cl1 => \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\,
            z1 => \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\,
            ff1 => \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\,
            co_msb => \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\,
            sol_msb => \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\,
            cfbo => \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\,
            sil => \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\,
            cmsbi => \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\);

    \CapSense:ClockGen:sC16:PRSdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\,
            cmsb_reg => \CapSense:ClockGen:cmsb_reg\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\,
            cl0i => \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\,
            z0i => \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\,
            ff0i => \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\,
            ce1i => \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\,
            cl1i => \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\,
            z1i => \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\,
            ff1i => \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\,
            ci => \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\,
            sir => \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\,
            cfbi => \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\,
            sor => \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\,
            cmsbo => \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\);

    \CapSense:IsrCH0\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \CapSense:Net_1603\,
            clock => ClockBlock_BUS_CLK);

    \CapSense:IsrCH1\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \CapSense:Net_372\,
            clock => ClockBlock_BUS_CLK);

    \SPIM_1:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            load => open,
            enable => \SPIM_1:BSPIM:cnt_enable\,
            count_6 => \SPIM_1:BSPIM:count_6\,
            count_5 => \SPIM_1:BSPIM:count_5\,
            count_4 => \SPIM_1:BSPIM:count_4\,
            count_3 => \SPIM_1:BSPIM:count_3\,
            count_2 => \SPIM_1:BSPIM:count_2\,
            count_1 => \SPIM_1:BSPIM:count_1\,
            count_0 => \SPIM_1:BSPIM:count_0\,
            tc => \SPIM_1:BSPIM:cnt_tc\);

    \SPIM_1:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_1:BSPIM:tx_status_4\,
            status_3 => \SPIM_1:BSPIM:load_rx_data\,
            status_2 => \SPIM_1:BSPIM:tx_status_2\,
            status_1 => \SPIM_1:BSPIM:tx_status_1\,
            status_0 => \SPIM_1:BSPIM:tx_status_0\,
            interrupt => Net_929);

    \SPIM_1:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => \SPIM_1:BSPIM:rx_status_6\,
            status_5 => \SPIM_1:BSPIM:rx_status_5\,
            status_4 => \SPIM_1:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_922);

    \SPIM_1:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\,
            route_si => Net_19,
            f1_load => \SPIM_1:BSPIM:load_rx_data\,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \USB:Vbus_ps:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_1177);

    \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1111111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \USB:Net_2040_6\,
            status_5 => \USB:Net_2040_5\,
            status_4 => \USB:Net_2040_4\,
            status_3 => \USB:Net_2040_3\,
            status_2 => \USB:Net_2040_2\,
            status_1 => \USB:Net_2040_1\,
            status_0 => \USB:Net_2040_0\,
            interrupt => \USB:EPs_1_to_7_dma_complete\);

    \USB:ep2\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USB:dma_request_1\,
            termin => \USB:dma_terminate\,
            termout => \USB:Net_1498\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep1\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \USB:dma_request_0\,
            termin => \USB:dma_terminate\,
            termout => \USB:Net_1495\,
            clock => ClockBlock_BUS_CLK);

    \USB:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USB:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_981,
            arb_int => \USB:Net_1889\,
            usb_int => \USB:Net_1876\,
            ept_int_8 => \USB:ep_int_8\,
            ept_int_7 => \USB:ep_int_7\,
            ept_int_6 => \USB:ep_int_6\,
            ept_int_5 => \USB:ep_int_5\,
            ept_int_4 => \USB:ep_int_4\,
            ept_int_3 => \USB:ep_int_3\,
            ept_int_2 => \USB:ep_int_2\,
            ept_int_1 => \USB:ep_int_1\,
            ept_int_0 => \USB:ep_int_0\,
            ord_int => \USB:Net_95\,
            dma_req_7 => \USB:dma_request_7\,
            dma_req_6 => \USB:dma_request_6\,
            dma_req_5 => \USB:dma_request_5\,
            dma_req_4 => \USB:dma_request_4\,
            dma_req_3 => \USB:dma_request_3\,
            dma_req_2 => \USB:dma_request_2\,
            dma_req_1 => \USB:dma_request_1\,
            dma_req_0 => \USB:dma_request_0\,
            dma_termin => \USB:dma_terminate\);

    \USB:EP_DMA_Done_isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:Net_2032\,
            clock => ClockBlock_BUS_CLK);

    \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000011",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => \USB:Net_2040_7\,
            status_0 => \USB:EPs_1_to_7_dma_complete\,
            interrupt => \USB:Net_2032\);

    \USB:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USB:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USB:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USB:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USB:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USB:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_981,
            clock => ClockBlock_BUS_CLK);

    \USB:nrqSync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \USB:Net_1495\,
            out => \USB:Net_2040_0\);

    \USB:nrqSync:genblk1[1]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \USB:Net_1498\,
            out => \USB:Net_2040_1\);

    \USB:nrqSync:genblk1[2]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USB:Net_2040_2\);

    \USB:nrqSync:genblk1[3]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USB:Net_2040_3\);

    \USB:nrqSync:genblk1[4]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USB:Net_2040_4\);

    \USB:nrqSync:genblk1[5]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USB:Net_2040_5\);

    \USB:nrqSync:genblk1[6]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USB:Net_2040_6\);

    \USB:nrqSync:genblk1[7]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => open,
            out => \USB:Net_2040_7\);

    \ADC_SAR_Seq_1:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_Seq_1:clock_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_Seq_1:SAR:Net_252\,
            next => Net_985,
            data_out_udb_11 => \ADC_SAR_Seq_1:SAR:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_Seq_1:SAR:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_Seq_1:SAR:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_Seq_1:SAR:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_Seq_1:SAR:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_Seq_1:SAR:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_Seq_1:SAR:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_Seq_1:SAR:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_Seq_1:SAR:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_Seq_1:SAR:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_Seq_1:SAR:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_Seq_1:SAR:Net_207_0\,
            eof_udb => \ADC_SAR_Seq_1:Net_3830\);

    \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ADC_SAR_Seq_1:clock\,
            control_7 => \ADC_SAR_Seq_1:bSAR_SEQ:control_7\,
            control_6 => \ADC_SAR_Seq_1:bSAR_SEQ:control_6\,
            control_5 => \ADC_SAR_Seq_1:bSAR_SEQ:control_5\,
            control_4 => \ADC_SAR_Seq_1:bSAR_SEQ:control_4\,
            control_3 => \ADC_SAR_Seq_1:bSAR_SEQ:control_3\,
            control_2 => \ADC_SAR_Seq_1:bSAR_SEQ:control_2\,
            control_1 => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
            control_0 => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000100",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq_1:clock\,
            load => \ADC_SAR_Seq_1:bSAR_SEQ:load_period\,
            enable => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\,
            count_6 => \ADC_SAR_Seq_1:bSAR_SEQ:count_6\,
            count_5 => \ADC_SAR_Seq_1:ch_addr_5\,
            count_4 => \ADC_SAR_Seq_1:ch_addr_4\,
            count_3 => \ADC_SAR_Seq_1:ch_addr_3\,
            count_2 => \ADC_SAR_Seq_1:ch_addr_2\,
            count_1 => \ADC_SAR_Seq_1:ch_addr_1\,
            count_0 => \ADC_SAR_Seq_1:ch_addr_0\,
            tc => \ADC_SAR_Seq_1:bSAR_SEQ:cnt_tc\,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\);

    \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR_Seq_1:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_986,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\);

    \ADC_SAR_Seq_1:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_1:Net_3830\,
            termin => '0',
            termout => \ADC_SAR_Seq_1:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR_Seq_1:Net_3698\,
            termin => '0',
            termout => \ADC_SAR_Seq_1:nrq\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_986,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \ADC_SAR_Seq_1:nrq\,
            out => \ADC_SAR_Seq_1:Net_3935\);

    DMA_1_RX:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_922,
            termin => '0',
            termout => Net_924,
            clock => ClockBlock_BUS_CLK);

    DMA_1_TX:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_929,
            termin => '0',
            termout => Net_931,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_1:Net_1109_0\,
            sda_in => \I2C_1:Net_1109_1\,
            scl_out => \I2C_1:Net_643_0\,
            sda_out => \I2C_1:sda_x_wire\,
            interrupt => \I2C_1:Net_697\);

    DMA_2_RX:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_1125,
            termin => '0',
            termout => Net_1127,
            clock => ClockBlock_BUS_CLK);

    \SPIM_2:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            load => open,
            enable => \SPIM_2:BSPIM:cnt_enable\,
            count_6 => \SPIM_2:BSPIM:count_6\,
            count_5 => \SPIM_2:BSPIM:count_5\,
            count_4 => \SPIM_2:BSPIM:count_4\,
            count_3 => \SPIM_2:BSPIM:count_3\,
            count_2 => \SPIM_2:BSPIM:count_2\,
            count_1 => \SPIM_2:BSPIM:count_1\,
            count_0 => \SPIM_2:BSPIM:count_0\,
            tc => \SPIM_2:BSPIM:cnt_tc\);

    \SPIM_2:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_2:BSPIM:tx_status_4\,
            status_3 => \SPIM_2:BSPIM:load_rx_data\,
            status_2 => \SPIM_2:BSPIM:tx_status_2\,
            status_1 => \SPIM_2:BSPIM:tx_status_1\,
            status_0 => \SPIM_2:BSPIM:tx_status_0\,
            interrupt => Net_1128);

    \SPIM_2:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            status_6 => \SPIM_2:BSPIM:rx_status_6\,
            status_5 => \SPIM_2:BSPIM:rx_status_5\,
            status_4 => \SPIM_2:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1125);

    \SPIM_2:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_2:Net_276\,
            cs_addr_2 => \SPIM_2:BSPIM:state_2\,
            cs_addr_1 => \SPIM_2:BSPIM:state_1\,
            cs_addr_0 => \SPIM_2:BSPIM:state_0\,
            route_si => Net_1112,
            f1_load => \SPIM_2:BSPIM:load_rx_data\,
            so_comb => \SPIM_2:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_2:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_2:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_2:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_2:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    DMA_2_TX:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_1128,
            termin => '0',
            termout => Net_1130,
            clock => ClockBlock_BUS_CLK);

    Sleep_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => CTW_OUT,
            clock => ClockBlock_BUS_CLK);

    my_Vbus_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1178,
            clock => ClockBlock_BUS_CLK);

    Net_415:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_1 * !main_3) + (main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_415,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => Net_415,
            main_1 => \SPIM_1:BSPIM:state_2\,
            main_2 => \SPIM_1:BSPIM:state_1\,
            main_3 => \SPIM_1:BSPIM:state_0\);

    \CapSense:Net_372\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6) + (!main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:Net_372\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:MeasureCH1:zw0\,
            main_1 => \CapSense:MeasureCH1:zw1\,
            main_2 => \CapSense:mrst\,
            main_3 => \CapSense:MeasureCH1:wndState_2\,
            main_4 => \CapSense:MeasureCH1:wndState_1\,
            main_5 => \CapSense:MeasureCH1:wndState_0\,
            main_6 => \CapSense:Net_372\,
            main_7 => \CapSense:ClockGen:control_3\,
            main_8 => \CapSense:ClockGen:cstate_2\);

    \CapSense:MeasureCH1:wndState_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:wndState_2\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:mrst\,
            main_2 => \CapSense:MeasureCH1:wndState_2\,
            main_3 => \CapSense:MeasureCH1:wndState_1\,
            main_4 => \CapSense:MeasureCH1:wndState_0\,
            main_5 => \CapSense:Net_372\);

    \CapSense:MeasureCH1:wndState_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_1 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_3 * !main_4 * !main_5 * main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:wndState_1\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:MeasureCH1:zw0\,
            main_2 => \CapSense:MeasureCH1:zw1\,
            main_3 => \CapSense:mrst\,
            main_4 => \CapSense:MeasureCH1:wndState_2\,
            main_5 => \CapSense:MeasureCH1:wndState_1\,
            main_6 => \CapSense:MeasureCH1:wndState_0\,
            main_7 => \CapSense:Net_372\);

    \CapSense:MeasureCH1:wndState_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH1:wndState_0\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:MeasureCH1:wndState_2\,
            main_2 => \CapSense:MeasureCH1:wndState_1\,
            main_3 => \CapSense:MeasureCH1:wndState_0\,
            main_4 => \CapSense:Net_372\,
            main_5 => \CapSense:ClockGen:control_3\,
            main_6 => \CapSense:ClockGen:cstate_2\);

    \CapSense:Net_1603\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:Net_1603\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:MeasureCH0:wndState_2\,
            main_4 => \CapSense:MeasureCH0:wndState_1\,
            main_5 => \CapSense:MeasureCH0:wndState_0\,
            main_6 => \CapSense:Net_1603\,
            main_7 => \CapSense:ClockGen:control_2\,
            main_8 => \CapSense:ClockGen:cstate_2\);

    \CapSense:MeasureCH0:wndState_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_2\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:mrst\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_1\,
            main_4 => \CapSense:MeasureCH0:wndState_0\,
            main_5 => \CapSense:Net_1603\);

    \CapSense:MeasureCH0:wndState_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_4 * main_5 * !main_6 * !main_7) + (!main_1 * !main_2 * main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_1 * !main_4 * !main_5 * main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_1\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:mrst\,
            main_2 => \CapSense:MeasureCH0:zw0\,
            main_3 => \CapSense:MeasureCH0:zw1\,
            main_4 => \CapSense:MeasureCH0:wndState_2\,
            main_5 => \CapSense:MeasureCH0:wndState_1\,
            main_6 => \CapSense:MeasureCH0:wndState_0\,
            main_7 => \CapSense:Net_1603\);

    \CapSense:MeasureCH0:wndState_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_0\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:MeasureCH0:wndState_2\,
            main_2 => \CapSense:MeasureCH0:wndState_1\,
            main_3 => \CapSense:MeasureCH0:wndState_0\,
            main_4 => \CapSense:Net_1603\,
            main_5 => \CapSense:ClockGen:control_2\,
            main_6 => \CapSense:ClockGen:cstate_2\);

    \CapSense:ClockGen:clock_detect_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:clock_detect_reg\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:tmp_ppulse_reg\,
            main_1 => \CapSense:ClockGen:tmp_ppulse_dly\);

    \CapSense:ClockGen:tmp_ppulse_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:tmp_ppulse_reg\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:ppulse_equal\,
            main_1 => \CapSense:ClockGen:ppulse_less\);

    \CapSense:ClockGen:tmp_ppulse_dly\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:tmp_ppulse_dly\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:tmp_ppulse_reg\);

    \CapSense:ClockGen:cstate_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:cstate_2\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_1\,
            main_2 => \CapSense:ClockGen:control_0\,
            main_3 => \CapSense:ClockGen:inter_reset\,
            main_4 => \CapSense:ClockGen:cstate_2\);

    \CapSense:mrst\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:mrst\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_1\,
            main_2 => \CapSense:ClockGen:inter_reset\,
            main_3 => \CapSense:ClockGen:cstate_2\);

    \CapSense:ClockGen:inter_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:inter_reset\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_0\,
            main_2 => \CapSense:ClockGen:inter_reset\,
            main_3 => \CapSense:ClockGen:cstate_2\);

    \SPIM_1:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_2\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_1\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_0\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    Net_437:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_437,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => Net_437);

    \SPIM_1:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:mosi_hs_reg\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:mosi_from_dp\,
            main_4 => \SPIM_1:BSPIM:mosi_hs_reg\,
            main_5 => \SPIM_1:BSPIM:mosi_from_dp_reg\);

    \SPIM_1:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:mosi_pre_reg\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:mosi_pre_reg_split\,
            main_1 => \SPIM_1:BSPIM:mosi_pre_reg_split_1\);

    \SPIM_1:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_cond\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:load_cond\);

    \SPIM_1:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:mosi_from_dp_reg\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:mosi_from_dp\);

    \SPIM_1:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:ld_ident\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:cnt_enable\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:cnt_enable\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_5\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_4\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_3\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_2\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_1\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:ch_addr_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\);

    Net_986:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_986,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\);

    \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR_Seq_1:Net_3935\,
            main_2 => Net_986);

    \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\,
            clk_en => \ADC_SAR_Seq_1:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR_Seq_1:clock\,
            main_0 => \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\);

    Net_1114:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_1 * !main_3) + (main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1114,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => Net_1114,
            main_1 => \SPIM_2:BSPIM:state_2\,
            main_2 => \SPIM_2:BSPIM:state_1\,
            main_3 => \SPIM_2:BSPIM:state_0\);

    \SPIM_2:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_2\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\,
            main_9 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_1\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\,
            main_9 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:state_0\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:tx_status_1\,
            main_9 => \SPIM_2:BSPIM:ld_ident\);

    Net_1119:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1119,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => Net_1119);

    \SPIM_2:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:mosi_hs_reg\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:mosi_from_dp\,
            main_4 => \SPIM_2:BSPIM:mosi_hs_reg\,
            main_5 => \SPIM_2:BSPIM:mosi_from_dp_reg\);

    \SPIM_2:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:mosi_pre_reg\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:mosi_pre_reg_split\,
            main_1 => \SPIM_2:BSPIM:mosi_pre_reg_split_1\);

    SCL_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_1:Net_1109_0\,
            out => \I2C_1:Net_1109_0_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \SPIM_2:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:load_cond\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:load_cond\);

    SDA_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => \I2C_1:Net_1109_1\,
            out => \I2C_1:Net_1109_1_SYNCOUT\,
            clock => ClockBlock_BUS_CLK);

    \SPIM_2:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:mosi_from_dp_reg\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:mosi_from_dp\);

    \SPIM_2:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:ld_ident\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:count_4\,
            main_4 => \SPIM_2:BSPIM:count_3\,
            main_5 => \SPIM_2:BSPIM:count_2\,
            main_6 => \SPIM_2:BSPIM:count_1\,
            main_7 => \SPIM_2:BSPIM:count_0\,
            main_8 => \SPIM_2:BSPIM:ld_ident\);

    \SPIM_2:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_2:BSPIM:cnt_enable\,
            clock_0 => \SPIM_2:Net_276\,
            main_0 => \SPIM_2:BSPIM:state_2\,
            main_1 => \SPIM_2:BSPIM:state_1\,
            main_2 => \SPIM_2:BSPIM:state_0\,
            main_3 => \SPIM_2:BSPIM:cnt_enable\);

    PM:pmcell
        PORT MAP(
            ctw_int => CTW_OUT);

END __DEFAULT__;
