{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425758458258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425758458259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 07 14:00:57 2015 " "Processing started: Sat Mar 07 14:00:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425758458259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425758458259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425758458259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1425758459617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425758459819 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "keypad_scanner.v(236) " "Verilog HDL warning at keypad_scanner.v(236): extended using \"x\" or \"z\"" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425758459937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_scanner.v 10 10 " "Found 10 design units, including 10 entities, in source file keypad_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_scanner " "Found entity 1: keypad_scanner" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_gen " "Found entity 2: clock_gen" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "3 key_scan " "Found entity 3: key_scan" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_2to4_ " "Found entity 4: decoder_2to4_" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_4_1 " "Found entity 5: mux_4_1" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "6 binary_counter_4 " "Found entity 6: binary_counter_4" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "7 debounce " "Found entity 7: debounce" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "8 shift_reg_8 " "Found entity 8: shift_reg_8" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "9 jk_ff " "Found entity 9: jk_ff" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""} { "Info" "ISGN_ENTITY_NAME" "10 code_cnv " "Found entity 10: code_cnv" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425758459937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_seven_shift.v(42) " "Verilog HDL warning at hex_seven_shift.v(42): extended using \"x\" or \"z\"" {  } { { "hex_seven_shift.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/hex_seven_shift.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425758459951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_seven_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_seven_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_seven_shift " "Found entity 1: hex_seven_shift" {  } { { "hex_seven_shift.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/hex_seven_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425758459952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_en " "Found entity 1: clock_en" {  } { { "clock_en.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/clock_en.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425758459967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii " "Found entity 1: bin_to_ascii" {  } { { "bin_to_ascii.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/bin_to_ascii.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425758459975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425758459991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarec.v 4 4 " "Found 4 design units, including 4 entities, in source file uarec.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarec " "Found entity 1: uarec" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459996 ""} { "Info" "ISGN_ENTITY_NAME" "2 cycle_count_16 " "Found entity 2: cycle_count_16" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459996 ""} { "Info" "ISGN_ENTITY_NAME" "3 rec_control_logic " "Found entity 3: rec_control_logic" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459996 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_8_en " "Found entity 4: shift_reg_8_en" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758459996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425758459996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425758460268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_scanner keypad_scanner:C0 " "Elaborating entity \"keypad_scanner\" for hierarchy \"keypad_scanner:C0\"" {  } { { "lab5.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen keypad_scanner:C0\|clock_gen:C0 " "Elaborating entity \"clock_gen\" for hierarchy \"keypad_scanner:C0\|clock_gen:C0\"" {  } { { "keypad_scanner.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460497 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keypad_scanner.v(66) " "Verilog HDL assignment warning at keypad_scanner.v(66): truncated value with size 32 to match size of target (16)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758460499 "|lab5|keypad_scanner:C0|clock_gen:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scan_clk keypad_scanner.v(61) " "Inferred latch for \"scan_clk\" at keypad_scanner.v(61)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425758460500 "|lab5|keypad_scanner:C0|clock_gen:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan keypad_scanner:C0\|key_scan:C1 " "Elaborating entity \"key_scan\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\"" {  } { { "keypad_scanner.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4_ keypad_scanner:C0\|key_scan:C1\|decoder_2to4_:C0 " "Elaborating entity \"decoder_2to4_\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\|decoder_2to4_:C0\"" {  } { { "keypad_scanner.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_1 keypad_scanner:C0\|key_scan:C1\|mux_4_1:C1 " "Elaborating entity \"mux_4_1\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\|mux_4_1:C1\"" {  } { { "keypad_scanner.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter_4 keypad_scanner:C0\|key_scan:C1\|binary_counter_4:C2 " "Elaborating entity \"binary_counter_4\" for hierarchy \"keypad_scanner:C0\|key_scan:C1\|binary_counter_4:C2\"" {  } { { "keypad_scanner.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keypad_scanner.v(135) " "Verilog HDL assignment warning at keypad_scanner.v(135): truncated value with size 32 to match size of target (4)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758460513 "|lab5|keypad_scanner:C0|key_scan:C1|binary_counter_4:C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce keypad_scanner:C0\|debounce:C2 " "Elaborating entity \"debounce\" for hierarchy \"keypad_scanner:C0\|debounce:C2\"" {  } { { "keypad_scanner.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8 keypad_scanner:C0\|debounce:C2\|shift_reg_8:C0 " "Elaborating entity \"shift_reg_8\" for hierarchy \"keypad_scanner:C0\|debounce:C2\|shift_reg_8:C0\"" {  } { { "keypad_scanner.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff keypad_scanner:C0\|debounce:C2\|jk_ff:FF0 " "Elaborating entity \"jk_ff\" for hierarchy \"keypad_scanner:C0\|debounce:C2\|jk_ff:FF0\"" {  } { { "keypad_scanner.v" "FF0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_cnv keypad_scanner:C0\|code_cnv:C3 " "Elaborating entity \"code_cnv\" for hierarchy \"keypad_scanner:C0\|code_cnv:C3\"" {  } { { "keypad_scanner.v" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 keypad_scanner.v(236) " "Verilog HDL assignment warning at keypad_scanner.v(236): truncated value with size 7 to match size of target (4)" {  } { { "keypad_scanner.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/keypad_scanner.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758460529 "|lab5|keypad_scanner:C0|code_cnv:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_en clock_en:C1 " "Elaborating entity \"clock_en\" for hierarchy \"clock_en:C1\"" {  } { { "lab5.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_en.v(44) " "Verilog HDL assignment warning at clock_en.v(44): truncated value with size 32 to match size of target (4)" {  } { { "clock_en.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/clock_en.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758460532 "|lab5|clock_en:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_en.v(49) " "Verilog HDL assignment warning at clock_en.v(49): truncated value with size 32 to match size of target (9)" {  } { { "clock_en.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/clock_en.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758460532 "|lab5|clock_en:C1"}
{ "Warning" "WSGN_SEARCH_FILE" "one_shot.v 1 1 " "Using design file one_shot.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/one_shot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758460548 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1425758460548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot one_shot:C2 " "Elaborating entity \"one_shot\" for hierarchy \"one_shot:C2\"" {  } { { "lab5.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii bin_to_ascii:C3 " "Elaborating entity \"bin_to_ascii\" for hierarchy \"bin_to_ascii:C3\"" {  } { { "lab5.v" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uasend.v 3 3 " "Using design file uasend.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uasend " "Found entity 1: uasend" {  } { { "uasend.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758460578 ""} { "Info" "ISGN_ENTITY_NAME" "2 send_control_logic " "Found entity 2: send_control_logic" {  } { { "uasend.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758460578 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_reg_10_l_en " "Found entity 3: shift_reg_10_l_en" {  } { { "uasend.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425758460578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1425758460578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uasend uasend:C4 " "Elaborating entity \"uasend\" for hierarchy \"uasend:C4\"" {  } { { "lab5.v" "C4" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_control_logic uasend:C4\|send_control_logic:C0 " "Elaborating entity \"send_control_logic\" for hierarchy \"uasend:C4\|send_control_logic:C0\"" {  } { { "uasend.v" "C0" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_10_l_en uasend:C4\|shift_reg_10_l_en:C1 " "Elaborating entity \"shift_reg_10_l_en\" for hierarchy \"uasend:C4\|shift_reg_10_l_en:C1\"" {  } { { "uasend.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uasend.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_seven_shift hex_seven_shift:C5 " "Elaborating entity \"hex_seven_shift\" for hierarchy \"hex_seven_shift:C5\"" {  } { { "lab5.v" "C5" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarec uarec:C6 " "Elaborating entity \"uarec\" for hierarchy \"uarec:C6\"" {  } { { "lab5.v" "C6" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_count_16 uarec:C6\|cycle_count_16:C1 " "Elaborating entity \"cycle_count_16\" for hierarchy \"uarec:C6\|cycle_count_16:C1\"" {  } { { "uarec.v" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uarec.v(51) " "Verilog HDL assignment warning at uarec.v(51): truncated value with size 32 to match size of target (5)" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758460924 "|lab5|uarec:C6|cycle_count_16:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_control_logic uarec:C6\|rec_control_logic:C2 " "Elaborating entity \"rec_control_logic\" for hierarchy \"uarec:C6\|rec_control_logic:C2\"" {  } { { "uarec.v" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758460962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uarec.v(139) " "Verilog HDL assignment warning at uarec.v(139): truncated value with size 32 to match size of target (4)" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758460965 "|lab5|uarec:C6|rec_control_logic:C2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state uarec.v(72) " "Verilog HDL Always Construct warning at uarec.v(72): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1425758460967 "|lab5|uarec:C6|rec_control_logic:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] uarec.v(156) " "Inferred latch for \"next_state\[0\]\" at uarec.v(156)" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425758460969 "|lab5|uarec:C6|rec_control_logic:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] uarec.v(156) " "Inferred latch for \"next_state\[1\]\" at uarec.v(156)" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425758460969 "|lab5|uarec:C6|rec_control_logic:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] uarec.v(156) " "Inferred latch for \"next_state\[2\]\" at uarec.v(156)" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425758460970 "|lab5|uarec:C6|rec_control_logic:C2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] uarec.v(156) " "Inferred latch for \"next_state\[3\]\" at uarec.v(156)" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425758460970 "|lab5|uarec:C6|rec_control_logic:C2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_8_en uarec:C6\|shift_reg_8_en:C3 " "Elaborating entity \"shift_reg_8_en\" for hierarchy \"uarec:C6\|shift_reg_8_en:C3\"" {  } { { "uarec.v" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758461018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:C7 " "Elaborating entity \"lcd\" for hierarchy \"lcd:C7\"" {  } { { "lab5.v" "C7" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425758461061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 lcd.v(285) " "Verilog HDL assignment warning at lcd.v(285): truncated value with size 32 to match size of target (21)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758461083 "|lab5|lcd:C7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(259) " "Verilog HDL assignment warning at lcd.v(259): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758461083 "|lab5|lcd:C7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd.v(160) " "Verilog HDL assignment warning at lcd.v(160): truncated value with size 32 to match size of target (5)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758461083 "|lab5|lcd:C7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd.v(198) " "Verilog HDL assignment warning at lcd.v(198): truncated value with size 32 to match size of target (5)" {  } { { "lcd.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lcd.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425758461083 "|lab5|lcd:C7"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uarec:C6\|rec_control_logic:C2\|next_state\[3\] " "Latch uarec:C6\|rec_control_logic:C2\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uarec:C6\|rec_control_logic:C2\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal uarec:C6\|rec_control_logic:C2\|state\[3\]" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425758464109 ""}  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425758464109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uarec:C6\|rec_control_logic:C2\|next_state\[2\] " "Latch uarec:C6\|rec_control_logic:C2\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uarec:C6\|rec_control_logic:C2\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal uarec:C6\|rec_control_logic:C2\|state\[2\]" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425758464110 ""}  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425758464110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uarec:C6\|rec_control_logic:C2\|next_state\[1\] " "Latch uarec:C6\|rec_control_logic:C2\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uarec:C6\|rec_control_logic:C2\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal uarec:C6\|rec_control_logic:C2\|state\[1\]" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425758464110 ""}  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425758464110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uarec:C6\|rec_control_logic:C2\|next_state\[0\] " "Latch uarec:C6\|rec_control_logic:C2\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uarec:C6\|rec_control_logic:C2\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal uarec:C6\|rec_control_logic:C2\|state\[3\]" {  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 184 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1425758464110 ""}  } { { "uarec.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/uarec.v" 156 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1425758464110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425758464401 "|lab5|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425758464401 "|lab5|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "lab5.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/lab5.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425758464401 "|lab5|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425758464401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425758464744 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1425758465669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/lab05/assignment/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425758466247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425758467322 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425758467322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425758468733 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425758468733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425758468733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425758468733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425758468817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 07 14:01:08 2015 " "Processing ended: Sat Mar 07 14:01:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425758468817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425758468817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425758468817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425758468817 ""}
