{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745471916660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745471916666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 00:18:36 2025 " "Processing started: Thu Apr 24 00:18:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745471916666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471916666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471916666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745471917497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745471917497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "RISC-V Processor/proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471922297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471922297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/immediate_execution.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/immediate_execution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_execution " "Found entity 1: immediate_execution" {  } { { "RISC-V Processor/immediate_execution.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/immediate_execution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471922422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471922422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "RISC-V Processor/IF_ID.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471922550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471922550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXT ext ID_EX.sv(2) " "Verilog HDL Declaration information at ID_EX.sv(2): object \"EXT\" differs only in case from object \"ext\" in the same scope" {  } { { "RISC-V Processor/ID_EX.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ID_EX.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745471922663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "RISC-V Processor/ID_EX.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471922681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471922681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "RISC-V Processor/hazard_detection.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/hazard_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471922800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471922800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "RISC-V Processor/fetch_tb.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471922917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471922917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "RISC-V Processor/fetch.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "RISC-V Processor/execute.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXT ext EX_ME.sv(2) " "Verilog HDL Declaration information at EX_ME.sv(2): object \"EXT\" differs only in case from object \"ext\" in the same scope" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745471923284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/ex_me.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/ex_me.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ME " "Found entity 1: EX_ME" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/dff_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/dff_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_proc " "Found entity 1: dff_proc" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/clkrst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/clkrst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkrst " "Found entity 1: clkrst" {  } { { "RISC-V Processor/clkrst.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/clkrst.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "RISC-V Processor/alu_control.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/alu_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc-v processor/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc-v processor/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "RISC-V Processor/alu.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471923913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471923913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "I:/minilab000/Minilab0/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471924015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471924015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "I:/minilab000/Minilab0/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471924119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471924119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab0.v 1 1 " "Found 1 design units, including 1 entities, in source file minilab0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab0 " "Found entity 1: Minilab0" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471924237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471924237 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instr_mem_onchip_bb.v " "Can't analyze file -- file instr_mem_onchip_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745471924250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem_onchip " "Found entity 1: instr_mem_onchip" {  } { { "instr_mem_onchip.v" "" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471924359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471924359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_out EX_ME.sv(40) " "Verilog HDL Implicit Net warning at EX_ME.sv(40): created implicit net for \"imm_ctrl_out\"" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471924363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imm_ctrl_in EX_ME.sv(40) " "Verilog HDL Implicit Net warning at EX_ME.sv(40): created implicit net for \"imm_ctrl_in\"" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471924363 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n Minilab0.v(72) " "Verilog HDL Implicit Net warning at Minilab0.v(72): created implicit net for \"rst_n\"" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471924363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minilab0 " "Elaborating entity \"Minilab0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745471924440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_n Minilab0.v(72) " "Verilog HDL or VHDL warning at Minilab0.v(72): object \"rst_n\" assigned a value but never read" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745471924452 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Minilab0.v(14) " "Output port \"HEX0\" at Minilab0.v(14) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471924452 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Minilab0.v(15) " "Output port \"HEX1\" at Minilab0.v(15) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471924452 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Minilab0.v(16) " "Output port \"HEX2\" at Minilab0.v(16) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471924452 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Minilab0.v(17) " "Output port \"HEX3\" at Minilab0.v(17) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471924452 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Minilab0.v(18) " "Output port \"HEX4\" at Minilab0.v(18) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471924454 "|Minilab0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Minilab0.v(19) " "Output port \"HEX5\" at Minilab0.v(19) has no driver" {  } { { "Minilab0.v" "" { Text "I:/minilab000/Minilab0/Minilab0.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471924454 "|Minilab0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc " "Elaborating entity \"proc\" for hierarchy \"proc:proc\"" {  } { { "Minilab0.v" "proc" { Text "I:/minilab000/Minilab0/Minilab0.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471924469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch proc:proc\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"proc:proc\|fetch:fetch\"" {  } { { "RISC-V Processor/proc.sv" "fetch" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471924616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem_onchip proc:proc\|fetch:fetch\|instr_mem_onchip:IM " "Elaborating entity \"instr_mem_onchip\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\"" {  } { { "RISC-V Processor/fetch.sv" "IM" { Text "I:/minilab000/Minilab0/RISC-V Processor/fetch.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471924774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\"" {  } { { "instr_mem_onchip.v" "altsyncram_component" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471924957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\"" {  } { { "instr_mem_onchip.v" "" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471925051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instr_mem.mif " "Parameter \"init_file\" = \"instr_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745471925051 ""}  } { { "instr_mem_onchip.v" "" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745471925051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5fg1 " "Found entity 1: altsyncram_5fg1" {  } { { "db/altsyncram_5fg1.tdf" "" { Text "I:/minilab000/Minilab0/db/altsyncram_5fg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745471925193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471925193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5fg1 proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\|altsyncram_5fg1:auto_generated " "Elaborating entity \"altsyncram_5fg1\" for hierarchy \"proc:proc\|fetch:fetch\|instr_mem_onchip:IM\|altsyncram:altsyncram_component\|altsyncram_5fg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471925197 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 10 I:/minilab000/Minilab0/instr_mem.mif " "Memory depth (32) in the design file differs from memory depth (10) in the Memory Initialization File \"I:/minilab000/Minilab0/instr_mem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "instr_mem_onchip.v" "" { Text "I:/minilab000/Minilab0/instr_mem_onchip.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1745471925225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID proc:proc\|IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"proc:proc\|IF_ID:IF_ID\"" {  } { { "RISC-V Processor/proc.sv" "IF_ID" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471925646 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_out IF_ID.sv(15) " "Output port \"EXT_out\" at IF_ID.sv(15) has no driver" {  } { { "RISC-V Processor/IF_ID.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/IF_ID.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471925657 "|Minilab0|proc:proc|IF_ID:IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_proc proc:proc\|IF_ID:IF_ID\|dff_proc:pc\[0\] " "Elaborating entity \"dff_proc\" for hierarchy \"proc:proc\|IF_ID:IF_ID\|dff_proc:pc\[0\]\"" {  } { { "RISC-V Processor/IF_ID.sv" "pc\[0\]" { Text "I:/minilab000/Minilab0/RISC-V Processor/IF_ID.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471925795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dff_proc.sv(14) " "Verilog HDL assignment warning at dff_proc.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/dff_proc.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/dff_proc.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471925795 "|Minilab0|proc:proc|IF_ID:IF_ID|dff_proc:pc[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode proc:proc\|decode:decode " "Elaborating entity \"decode\" for hierarchy \"proc:proc\|decode:decode\"" {  } { { "RISC-V Processor/proc.sv" "decode" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471925937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode.sv(84) " "Verilog HDL assignment warning at decode.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471925938 "|Minilab0|proc:proc|decode:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode.sv(86) " "Verilog HDL assignment warning at decode.sv(86): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471925938 "|Minilab0|proc:proc|decode:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode.sv(92) " "Verilog HDL assignment warning at decode.sv(92): truncated value with size 32 to match size of target (1)" {  } { { "RISC-V Processor/decode.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745471925938 "|Minilab0|proc:proc|decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_execution proc:proc\|decode:decode\|immediate_execution:IE " "Elaborating entity \"immediate_execution\" for hierarchy \"proc:proc\|decode:decode\|immediate_execution:IE\"" {  } { { "RISC-V Processor/decode.sv" "IE" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471926069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX proc:proc\|ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"proc:proc\|ID_EX:ID_EX\"" {  } { { "RISC-V Processor/proc.sv" "ID_EX" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471926217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute proc:proc\|execute:execute " "Elaborating entity \"execute\" for hierarchy \"proc:proc\|execute:execute\"" {  } { { "RISC-V Processor/proc.sv" "execute" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471926395 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EXT_out execute.sv(26) " "Output port \"EXT_out\" at execute.sv(26) has no driver" {  } { { "RISC-V Processor/execute.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/execute.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745471926396 "|Minilab0|proc:proc|execute:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc\|execute:execute\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"proc:proc\|execute:execute\|alu:alu\"" {  } { { "RISC-V Processor/execute.sv" "alu" { Text "I:/minilab000/Minilab0/RISC-V Processor/execute.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471926554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ME proc:proc\|EX_ME:EX_ME " "Elaborating entity \"EX_ME\" for hierarchy \"proc:proc\|EX_ME:EX_ME\"" {  } { { "RISC-V Processor/proc.sv" "EX_ME" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471926696 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imm_ctrl_in 0 EX_ME.sv(40) " "Net \"imm_ctrl_in\" at EX_ME.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "RISC-V Processor/EX_ME.sv" "" { Text "I:/minilab000/Minilab0/RISC-V Processor/EX_ME.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1745471926718 "|Minilab0|proc:proc|EX_ME:EX_ME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection proc:proc\|hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"proc:proc\|hazard_detection:hazard_detection\"" {  } { { "RISC-V Processor/proc.sv" "hazard_detection" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745471926899 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "instr_decoder instr_decoder " "Node instance \"instr_decoder\" instantiates undefined entity \"instr_decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "RISC-V Processor/decode.sv" "instr_decoder" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 69 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1745471927038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RF regFile_bypass " "Node instance \"RF\" instantiates undefined entity \"regFile_bypass\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "RISC-V Processor/decode.sv" "RF" { Text "I:/minilab000/Minilab0/RISC-V Processor/decode.sv" 75 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1745471927038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memory memory " "Node instance \"memory\" instantiates undefined entity \"memory\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "RISC-V Processor/proc.sv" "memory" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 288 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1745471927039 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ME_WB ME_WB " "Node instance \"ME_WB\" instantiates undefined entity \"ME_WB\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "RISC-V Processor/proc.sv" "ME_WB" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 319 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1745471927039 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "writeback writeback " "Node instance \"writeback\" instantiates undefined entity \"writeback\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "RISC-V Processor/proc.sv" "writeback" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 330 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1745471927039 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "interrupt_handler interrupt_handler " "Node instance \"interrupt_handler\" instantiates undefined entity \"interrupt_handler\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "RISC-V Processor/proc.sv" "interrupt_handler" { Text "I:/minilab000/Minilab0/RISC-V Processor/proc.sv" 372 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1745471927039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/minilab000/Minilab0/Minilab0.map.smsg " "Generated suppressed messages file I:/minilab000/Minilab0/Minilab0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471927264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745471927597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 24 00:18:47 2025 " "Processing ended: Thu Apr 24 00:18:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745471927597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745471927597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745471927597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471927597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745471937646 ""}
