
*** Running vivado
    with args -log SOC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SOC.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source SOC.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1477.996 ; gain = 61.828 ; free physical = 13838 ; free virtual = 28622
Command: read_checkpoint -auto_incremental -incremental /home/jakaufmann/vivadoProjects/SoC/SoC.srcs/utils_1/imports/synth_1/SOC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jakaufmann/vivadoProjects/SoC/SoC.srcs/utils_1/imports/synth_1/SOC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SOC -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11439
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2221.016 ; gain = 403.602 ; free physical = 12780 ; free virtual = 27564
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:214]
WARNING: [Synth 8-6901] identifier 'EXECUTE' is used before its declaration [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:214]
INFO: [Synth 8-11241] undeclared symbol 'mem_addr', assumed default net type 'wire' [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:284]
INFO: [Synth 8-11241] undeclared symbol 'mem_rdata', assumed default net type 'wire' [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:285]
INFO: [Synth 8-11241] undeclared symbol 'mem_rstrb', assumed default net type 'wire' [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:286]
WARNING: [Synth 8-8895] 'mem_addr' is already implicitly declared on line 284 [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:289]
WARNING: [Synth 8-8895] 'mem_rdata' is already implicitly declared on line 285 [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:290]
WARNING: [Synth 8-8895] 'mem_rstrb' is already implicitly declared on line 286 [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:291]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:271]
INFO: [Synth 8-6157] synthesizing module 'Memory' [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:12]
INFO: [Synth 8-3876] $readmem data file 'program.hex' is read successfully [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:12]
INFO: [Synth 8-6157] synthesizing module 'Processor' [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (0#1) [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:33]
INFO: [Synth 8-6157] synthesizing module 'Clockworks' [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/clockworks.v:23]
	Parameter SLOW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clockworks' (0#1) [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/clockworks.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:271]
WARNING: [Synth 8-3917] design SOC has port TXD driven by constant 0
WARNING: [Synth 8-7129] Port mem_addr[1] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_addr[0] in module Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port RXD in module SOC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2297.000 ; gain = 479.586 ; free physical = 12674 ; free virtual = 27458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.797 ; gain = 497.383 ; free physical = 12682 ; free virtual = 27466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.797 ; gain = 497.383 ; free physical = 12682 ; free virtual = 27466
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2314.797 ; gain = 0.000 ; free physical = 12682 ; free virtual = 27466
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/constrs_1/new/SoC.xdc]
Finished Parsing XDC File [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/constrs_1/new/SoC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/constrs_1/new/SoC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SOC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SOC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.547 ; gain = 0.000 ; free physical = 12672 ; free virtual = 27456
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.547 ; gain = 0.000 ; free physical = 12672 ; free virtual = 27456
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12703 ; free virtual = 27488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12703 ; free virtual = 27488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12703 ; free virtual = 27488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             FETCH_INSTR |                             0001 |                               00
              WAIT_INSTR |                             0010 |                               01
              FETCH_REGS |                             0100 |                               10
                 EXECUTE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Processor'
INFO: [Synth 8-3971] The signal "Processor:/RegisterBank_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12703 ; free virtual = 27487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	 257 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	   8 Input   32 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'CPU/x10_reg' and it is trimmed from '32' to '5' bits. [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sources_1/new/SoC.v:236]
WARNING: [Synth 8-3917] design SOC has port TXD driven by constant 0
WARNING: [Synth 8-7129] Port RXD in module SOC is either unconnected or has no load
INFO: [Synth 8-3971] The signal "SOC/CPU/RegisterBank_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance CPU/RegisterBank_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance CPU/RegisterBank_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12655 ; free virtual = 27444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12656 ; free virtual = 27445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12656 ; free virtual = 27445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    46|
|3     |LUT1     |     6|
|4     |LUT2     |    26|
|5     |LUT3     |    24|
|6     |LUT4     |   167|
|7     |LUT5     |    92|
|8     |LUT6     |   234|
|9     |MUXF7    |    12|
|10    |RAMB18E1 |     2|
|11    |FDRE     |    97|
|12    |FDSE     |     1|
|13    |IBUF     |     2|
|14    |OBUF     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12656 ; free virtual = 27445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.547 ; gain = 497.383 ; free physical = 12656 ; free virtual = 27445
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2459.547 ; gain = 642.133 ; free physical = 12656 ; free virtual = 27445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2459.547 ; gain = 0.000 ; free physical = 12806 ; free virtual = 27595
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.547 ; gain = 0.000 ; free physical = 12940 ; free virtual = 27729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fa99e16c
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2459.547 ; gain = 978.566 ; free physical = 12940 ; free virtual = 27729
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1874.383; main = 1586.527; forked = 368.470
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3735.152; main = 2459.551; forked = 1307.617
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2483.559 ; gain = 0.000 ; free physical = 12938 ; free virtual = 27727
INFO: [Common 17-1381] The checkpoint '/home/jakaufmann/vivadoProjects/SoC/SoC.runs/synth_1/SOC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SOC_utilization_synth.rpt -pb SOC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 01:11:59 2024...
