strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fdd2fca4210>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'reset', 'data']"];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdd2fca4890>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdd2fc4ebd0>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdd2fcbdc50>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF" -> "14:IF"	[cond="['reset']",
		label="!((reset == 1'b0))",
		lineno=12];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2fc4e4d0>",
		fillcolor=firebrick,
		label="13:NS
out <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2fc4e4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"12:IF" -> "13:NS"	[cond="['reset']",
		label="(reset == 1'b0)",
		lineno=12];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2fcbdd10>",
		fillcolor=firebrick,
		label="15:NS
out <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2fcbdd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "15:NS"	[cond="['load']",
		label="(load == 1'b1)",
		lineno=14];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fdd2f918790>",
		fillcolor=turquoise,
		label="16:BL
out[0] <= data[7];
out[1] <= data[6];
out[2] <= data[5];
out[3] <= data[4];
out[4] <= data[3];
out[5] <= data[2];
out[6] <= \
data[1];
out[7] <= data[0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2fca7090>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fdd2fd2ae90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2fcc6150>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fdd2f918d10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2f9184d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fdd2f918f10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdd2f918450>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fdd2f9182d0>]",
		style=filled,
		typ=Block];
	"14:IF" -> "16:BL"	[cond="['load']",
		label="!((load == 1'b1))",
		lineno=14];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"15:NS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"13:NS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
}
