$date
2024-03-25T14:06+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module shiftReg_L $end
 $var wire 8 ! io_out $end
 $var wire 8 " io_in $end
 $var wire 1 # reset $end
 $var wire 1 $ clock $end
 $var wire 32 % shiftReg $end
$upscope $end
$enddefinitions $end
$dumpvars
0#
0$
b00000000 "
b00000000000000000000000000000000 %
b00000000 !
$end
#0
1#
#1
1$
#6
b00000111 "
0#
0$
#11
1$
b00000000000000000000000000000111 %
#16
b00000000 "
0$
#21
1$
b00000000000000000000011100000000 %
#26
b00000011 "
0$
#31
1$
b00000000000001110000000000000011 %
#36
b00000000 "
0$
#41
b00000111 !
1$
b00000111000000000000001100000000 %
#46
0$
#51
b00000000 !
1$
b00000000000000110000000000000000 %
#56
0$
#61
b00000011 !
1$
b00000011000000000000000000000000 %
#66
0$
#71
b00000000 !
1$
b00000000000000000000000000000000 %
#76
0$
#81
1$
#86
0$
