Output for test 3: Branch
Assembly:

.orig x3000
add r6 r6 #-1
lshf r6 r6 #1
add r5 r5 #1
add r1 r1 #3
add r2 r2 #1
add r3 r3 #-1
add r4 r4 #-1
loopStart lshf r2 r2 #1
rshfl r3 r3 #1
rshfa r4 r4 #1
add r1 r1 #-1
brp loopStart
halt
.end


START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 13 words from program into memory.

LC-3b-SIM> 
Simulating...

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 53
PC          : 0x0000
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x0000
1: 0x0000
2: 0x0008
3: 0x1fff
4: 0xffff
5: 0x0001
6: 0xfffe
7: 0x301a

LC-3b-SIM> 

Memory content [0x3000..0x3020] :
-------------------------------------
  0x3000 (12288) : 0x1dbf
  0x3002 (12290) : 0xdd81
  0x3004 (12292) : 0x1b61
  0x3006 (12294) : 0x1263
  0x3008 (12296) : 0x14a1
  0x300a (12298) : 0x16ff
  0x300c (12300) : 0x193f
  0x300e (12302) : 0xd481
  0x3010 (12304) : 0xd6d1
  0x3012 (12306) : 0xd931
  0x3014 (12308) : 0x127f
  0x3016 (12310) : 0x03fb
  0x3018 (12312) : 0xf025
  0x301a (12314) : 0x0000
  0x301c (12316) : 0x0000
  0x301e (12318) : 0x0000
  0x3020 (12320) : 0x0000

LC-3b-SIM> 
Bye.
