Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 13 10:13:37 2024
| Host         : SDY_NoteBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Remo_cuckoo_wrapper_timing_summary_routed.rpt -pb Remo_cuckoo_wrapper_timing_summary_routed.pb -rpx Remo_cuckoo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Remo_cuckoo_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.015        0.000                      0                 9731        0.029        0.000                      0                 9731        3.000        0.000                       0                  3328  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                          ------------       ----------      --------------
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                      {0.000 5.000}      10.000          100.000         
  clk_out1_Remo_cuckoo_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_Remo_cuckoo_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.865        0.000                      0                  222        0.030        0.000                      0                  222       15.686        0.000                       0                   233  
Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.993        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_Remo_cuckoo_clk_wiz_0_0                                   1.280        0.000                      0                 9221        0.029        0.000                      0                 9221        3.750        0.000                       0                  3050  
  clkfbout_Remo_cuckoo_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_Remo_cuckoo_clk_wiz_0_0  clk_out1_Remo_cuckoo_clk_wiz_0_0        1.015        0.000                      0                  241        0.909        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.865ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.766ns (30.330%)  route 1.760ns (69.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 19.825 - 16.667 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.548     3.549    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.518     4.067 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.023     5.091    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[7]
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.124     5.215 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.149     5.364    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.488 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.587     6.075    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.431    19.825    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.352    20.177    
                         clock uncertainty           -0.035    20.142    
    SLICE_X33Y62         FDRE (Setup_fdre_C_CE)      -0.202    19.940    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                 13.865    

Slack (MET) :             14.086ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.570ns  (logic 0.735ns (28.604%)  route 1.835ns (71.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.002    22.635    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.152    22.787 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.787    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y59         FDCE (Setup_fdce_C_D)        0.047    36.872    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                         -22.787    
  -------------------------------------------------------------------
                         slack                                 14.086    

Slack (MET) :             14.105ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.534ns  (logic 0.707ns (27.897%)  route 1.827ns (72.103%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.994    22.627    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.124    22.751 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.751    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y59         FDCE (Setup_fdce_C_D)        0.031    36.856    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                         -22.751    
  -------------------------------------------------------------------
                         slack                                 14.105    

Slack (MET) :             14.121ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.562ns  (logic 0.735ns (28.685%)  route 1.827ns (71.315%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.994    22.627    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y59         LUT3 (Prop_lut3_I0_O)        0.152    22.779 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.779    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y59         FDCE (Setup_fdce_C_D)        0.075    36.900    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.900    
                         arrival time                         -22.779    
  -------------------------------------------------------------------
                         slack                                 14.121    

Slack (MET) :             14.254ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.383ns  (logic 0.707ns (29.663%)  route 1.676ns (70.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.844    22.476    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.124    22.600 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.600    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y60         FDCE (Setup_fdce_C_D)        0.029    36.854    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.854    
                         arrival time                         -22.600    
  -------------------------------------------------------------------
                         slack                                 14.254    

Slack (MET) :             14.263ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.376ns  (logic 0.707ns (29.753%)  route 1.669ns (70.247%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.836    22.469    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y60         LUT3 (Prop_lut3_I0_O)        0.124    22.593 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.593    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y60         FDCE (Setup_fdce_C_D)        0.031    36.856    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                         -22.593    
  -------------------------------------------------------------------
                         slack                                 14.263    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.369ns  (logic 0.707ns (29.841%)  route 1.662ns (70.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.829    22.462    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    22.586 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.586    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y59         FDCE (Setup_fdce_C_D)        0.031    36.856    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                         -22.586    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.272ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.411ns  (logic 0.735ns (30.480%)  route 1.676ns (69.520%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.844    22.476    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y60         LUT5 (Prop_lut5_I0_O)        0.152    22.628 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.628    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y60         FDCE (Setup_fdce_C_D)        0.075    36.900    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.900    
                         arrival time                         -22.628    
  -------------------------------------------------------------------
                         slack                                 14.272    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.404ns  (logic 0.735ns (30.571%)  route 1.669ns (69.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.833    21.509    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.633 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.836    22.469    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.152    22.621 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.621    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y60         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X32Y60         FDCE (Setup_fdce_C_D)        0.075    36.900    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.900    
                         arrival time                         -22.621    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.486ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.199ns  (logic 0.707ns (32.148%)  route 1.492ns (67.852%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.160ns = ( 36.493 - 33.333 ) 
    Source Clock Delay      (SCD):    3.550ns = ( 20.217 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.217    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X33Y62         FDRE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.459    20.676 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.672    21.348    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X30Y61         LUT6 (Prop_lut6_I4_O)        0.124    21.472 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.820    22.292    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X30Y60         LUT6 (Prop_lut6_I1_O)        0.124    22.416 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.416    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X30Y60         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.433    36.493    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y60         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.367    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X30Y60         FDCE (Setup_fdce_C_D)        0.077    36.902    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.902    
                         arrival time                         -22.416    
  -------------------------------------------------------------------
                         slack                                 14.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.345%)  route 0.227ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y48         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.227     1.716    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X41Y48         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.742    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y48         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.128     1.614    
    SLICE_X41Y48         FDCE (Hold_fdce_C_D)         0.072     1.686    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.627%)  route 0.212ns (56.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.349    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y48         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.164     1.513 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.212     1.725    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.128     1.612    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.072     1.684    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.273%)  route 0.179ns (54.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.349    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y48         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.148     1.497 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.179     1.676    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.128     1.612    
    SLICE_X35Y49         FDCE (Hold_fdce_C_D)         0.018     1.630    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.340    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y67         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.537    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X29Y67         FDPE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.731    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y67         FDPE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.391     1.340    
    SLICE_X29Y67         FDPE (Hold_fdpe_C_D)         0.075     1.415    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.842%)  route 0.213ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.346    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y56         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.213     1.700    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.123     1.617    
    SLICE_X35Y49         FDCE (Hold_fdce_C_CE)       -0.039     1.578    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.842%)  route 0.213ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.346    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y56         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.213     1.700    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                         clock pessimism             -0.123     1.617    
    SLICE_X35Y49         FDCE (Hold_fdce_C_CE)       -0.039     1.578    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.842%)  route 0.213ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.346    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y56         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.213     1.700    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                         clock pessimism             -0.123     1.617    
    SLICE_X35Y49         FDCE (Hold_fdce_C_CE)       -0.039     1.578    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.842%)  route 0.213ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.346    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y56         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.213     1.700    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.123     1.617    
    SLICE_X35Y49         FDCE (Hold_fdce_C_CE)       -0.039     1.578    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.842%)  route 0.213ns (60.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.561     1.346    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y56         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.141     1.487 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.213     1.700    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.123     1.617    
    SLICE_X35Y49         FDCE (Hold_fdce_C_CE)       -0.039     1.578    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
                            (rising edge-triggered cell SRL16E clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.340    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y67         FDPE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.481 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.112     1.593    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y67         SRL16E                                       r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.730    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y67         SRL16E                                       r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
                         clock pessimism             -0.377     1.353    
    SLICE_X30Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.468    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  Remo_cuckoo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X34Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y67   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y53   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y55   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y55   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y59   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y60   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y67   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y67   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y67   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y67   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y67   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y52   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y52   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y53   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y55   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y55   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y57   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y59   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.993ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.128ns  (logic 0.859ns (16.751%)  route 4.269ns (83.249%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 36.526 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.419    25.364    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y47         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.526    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y47         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.273    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X37Y47         FDCE (Setup_fdce_C_CE)      -0.407    36.357    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                         -25.364    
  -------------------------------------------------------------------
                         slack                                 10.993    

Slack (MET) :             11.145ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.977ns  (logic 0.859ns (17.260%)  route 4.118ns (82.740%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 36.526 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.267    25.212    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.526    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.273    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X33Y49         FDCE (Setup_fdce_C_CE)      -0.407    36.357    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                         -25.212    
  -------------------------------------------------------------------
                         slack                                 11.145    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.788ns  (logic 0.859ns (17.942%)  route 3.929ns (82.058%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 36.526 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.078    25.023    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.526    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y49         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.273    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X32Y49         FDCE (Setup_fdce_C_CE)      -0.407    36.357    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                         -25.023    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.383ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.738ns  (logic 0.859ns (18.129%)  route 3.879ns (81.871%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 36.526 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.029    24.974    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y48         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.526    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y48         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.273    36.799    
                         clock uncertainty           -0.035    36.764    
    SLICE_X32Y48         FDCE (Setup_fdce_C_CE)      -0.407    36.357    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.357    
                         arrival time                         -24.974    
  -------------------------------------------------------------------
                         slack                                 11.383    

Slack (MET) :             11.412ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.706ns  (logic 0.859ns (18.254%)  route 3.847ns (81.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.996    24.941    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.516    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.280    36.796    
                         clock uncertainty           -0.035    36.760    
    SLICE_X36Y50         FDCE (Setup_fdce_C_CE)      -0.407    36.353    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.353    
                         arrival time                         -24.941    
  -------------------------------------------------------------------
                         slack                                 11.412    

Slack (MET) :             11.412ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.706ns  (logic 0.859ns (18.254%)  route 3.847ns (81.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.996    24.941    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.516    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.280    36.796    
                         clock uncertainty           -0.035    36.760    
    SLICE_X36Y50         FDCE (Setup_fdce_C_CE)      -0.407    36.353    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.353    
                         arrival time                         -24.941    
  -------------------------------------------------------------------
                         slack                                 11.412    

Slack (MET) :             11.412ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.706ns  (logic 0.859ns (18.254%)  route 3.847ns (81.746%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.996    24.941    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.516    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.280    36.796    
                         clock uncertainty           -0.035    36.760    
    SLICE_X36Y50         FDCE (Setup_fdce_C_CE)      -0.407    36.353    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.353    
                         arrival time                         -24.941    
  -------------------------------------------------------------------
                         slack                                 11.412    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.474ns  (logic 0.859ns (19.198%)  route 3.615ns (80.802%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.765    24.710    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y52         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.516    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y52         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.366    36.882    
                         clock uncertainty           -0.035    36.847    
    SLICE_X32Y52         FDCE (Setup_fdce_C_CE)      -0.407    36.440    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.440    
                         arrival time                         -24.710    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.800ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.424ns  (logic 0.859ns (19.417%)  route 3.565ns (80.583%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.515 - 33.333 ) 
    Source Clock Delay      (SCD):    3.569ns = ( 20.235 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.549    20.235    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.459    20.694 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.998    21.692    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.124    21.816 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.738    22.555    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I2_O)        0.124    22.679 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.114    23.793    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.152    23.945 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.714    24.659    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X34Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.515    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X34Y50         FDCE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.351    36.866    
                         clock uncertainty           -0.035    36.831    
    SLICE_X34Y50         FDCE (Setup_fdce_C_CE)      -0.371    36.460    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.460    
                         arrival time                         -24.659    
  -------------------------------------------------------------------
                         slack                                 11.800    

Slack (MET) :             12.428ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.251ns  (logic 0.859ns (20.209%)  route 3.392ns (79.791%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.570ns = ( 20.236 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.590    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.686 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.550    20.236    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.459    20.695 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.859    22.555    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.124    22.679 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0_i_4/O
                         net (fo=7, routed)           0.537    23.215    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.339 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.996    24.335    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X32Y63         LUT3 (Prop_lut3_I1_O)        0.152    24.487 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    24.487    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.080 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.430    36.510    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.366    36.876    
                         clock uncertainty           -0.035    36.841    
    SLICE_X32Y63         FDCE (Setup_fdce_C_D)        0.075    36.916    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         36.916    
                         arrival time                         -24.487    
  -------------------------------------------------------------------
                         slack                                 12.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785     0.785    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.556     1.367    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.141     1.508 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.675    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X35Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.720 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.720    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X35Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.933 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.823     1.756    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.390     1.367    
    SLICE_X35Y63         FDCE (Hold_fdce_C_D)         0.091     1.458    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.230ns (57.995%)  route 0.167ns (42.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785     0.785    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.368    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.128     1.496 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.662    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X32Y63         LUT3 (Prop_lut3_I2_O)        0.102     1.764 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.933 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.824     1.757    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.390     1.368    
    SLICE_X32Y63         FDCE (Hold_fdce_C_D)         0.107     1.475    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.493ns  (logic 0.191ns (38.782%)  route 0.301ns (61.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 18.427 - 16.667 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 18.034 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.451    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.477 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.034    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y64         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.146    18.180 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.122    18.302    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.045    18.347 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.179    18.527    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.570    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.599 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.427    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.052    
    SLICE_X31Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.020    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.020    
                         arrival time                          18.527    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.493ns  (logic 0.191ns (38.782%)  route 0.301ns (61.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 18.427 - 16.667 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 18.034 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.451    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.477 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.034    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y64         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.146    18.180 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.122    18.302    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.045    18.347 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.179    18.527    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.570    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.599 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.427    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.052    
    SLICE_X31Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.020    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.020    
                         arrival time                          18.527    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.493ns  (logic 0.191ns (38.782%)  route 0.301ns (61.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 18.427 - 16.667 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 18.034 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.451    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.477 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.034    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y64         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.146    18.180 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.122    18.302    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.045    18.347 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.179    18.527    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.570    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.599 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.427    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.052    
    SLICE_X31Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.020    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.020    
                         arrival time                          18.527    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.493ns  (logic 0.191ns (38.782%)  route 0.301ns (61.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 18.427 - 16.667 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 18.034 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.451    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.477 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.034    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y64         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.146    18.180 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.122    18.302    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.045    18.347 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.179    18.527    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.570    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.599 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.427    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.052    
    SLICE_X31Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.020    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.020    
                         arrival time                          18.527    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.493ns  (logic 0.191ns (38.782%)  route 0.301ns (61.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 18.427 - 16.667 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 18.034 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.451    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.477 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.034    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y64         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.146    18.180 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.122    18.302    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.045    18.347 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.179    18.527    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.570    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.599 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.427    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.052    
    SLICE_X31Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.020    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.020    
                         arrival time                          18.527    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.539%)  route 0.423ns (69.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785     0.785    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.811 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557     1.368    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.423     1.932    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y63         LUT3 (Prop_lut3_I2_O)        0.045     1.977 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.977    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.933 r  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.824     1.757    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y63         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.390     1.368    
    SLICE_X32Y63         FDCE (Hold_fdce_C_D)         0.091     1.459    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.605ns  (logic 0.191ns (31.576%)  route 0.414ns (68.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 18.425 - 16.667 ) 
    Source Clock Delay      (SCD):    1.369ns = ( 18.035 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.451    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.477 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.558    18.035    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.146    18.181 f  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.242    18.423    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y62         LUT1 (Prop_lut1_I0_O)        0.045    18.468 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.172    18.640    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.570    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.599 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.425    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X31Y62         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.390    18.035    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.077    18.112    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.112    
                         arrival time                          18.640    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.637ns  (logic 0.191ns (29.992%)  route 0.446ns (70.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 18.427 - 16.667 ) 
    Source Clock Delay      (SCD):    1.368ns = ( 18.034 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.451    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.477 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.034    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X33Y64         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.146    18.180 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.122    18.302    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.045    18.347 r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.324    18.671    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.570    Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.599 f  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.427    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y61         FDCE                                         r  Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.375    18.052    
    SLICE_X32Y61         FDCE (Hold_fdce_C_CE)       -0.032    18.020    Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.020    
                         arrival time                          18.671    
  -------------------------------------------------------------------
                         slack                                  0.651    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Remo_cuckoo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  Remo_cuckoo_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y52   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y52   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y63   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y63   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y63   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y62   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y52   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y49   Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y64   Remo_cuckoo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0
  To Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.727ns  (logic 2.004ns (53.766%)  route 1.723ns (46.234%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 4.024 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.536     4.024    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/s00_axi_aclk
    SLICE_X42Y76         FDCE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.484     4.508 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[3]/Q
                         net (fo=6, routed)           0.679     5.187    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/cnt_duty_reg[3]
    SLICE_X43Y76         LUT4 (Prop_lut4_I3_O)        0.295     5.482 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry_i_7/O
                         net (fo=1, routed)           0.000     5.482    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry_i_7_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.032 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry/CO[3]
                         net (fo=1, routed)           0.000     6.032    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.146 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__0_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.260 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.260    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__1_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.374 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm_carry__2/CO[3]
                         net (fo=2, routed)           1.045     7.418    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/pwm
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.542 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.000     7.542    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/axi_rdata[0]_i_2_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     7.751 r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/pwm_motor/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.751    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X50Y76         FDRE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.427     8.431    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y76         FDRE                                         r  Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.113     9.032    Remo_cuckoo_i/myip_pwm_0/inst/myip_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.139ns  (logic 1.027ns (32.716%)  route 2.112ns (67.284%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.543     4.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.484     4.515 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=24, routed)          0.762     5.277    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.295     5.572 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/bcd1[3]_i_3/O
                         net (fo=16, routed)          0.732     6.304    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd10_reg[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.428 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd10[2]_i_2__0/O
                         net (fo=3, routed)           0.618     7.046    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.170 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10[2]_i_1/O
                         net (fo=1, routed)           0.000     7.170    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10[2]_i_1_n_0
    SLICE_X38Y81         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.425     8.429    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/s00_axi_aclk
    SLICE_X38Y81         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[2]/C
                         clock pessimism              0.491     8.920    
                         clock uncertainty           -0.074     8.845    
    SLICE_X38Y81         FDCE (Setup_fdce_C_D)        0.079     8.924    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.122ns  (logic 1.027ns (32.894%)  route 2.095ns (67.106%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 8.429 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.543     4.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.484     4.515 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=24, routed)          0.762     5.277    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X34Y79         LUT2 (Prop_lut2_I0_O)        0.295     5.572 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/bcd1[3]_i_3/O
                         net (fo=16, routed)          0.732     6.304    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd10_reg[0]
    SLICE_X37Y81         LUT6 (Prop_lut6_I5_O)        0.124     6.428 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk/bcd10[2]_i_2__0/O
                         net (fo=3, routed)           0.601     7.029    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/ed_clk_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.153 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10[0]_i_1/O
                         net (fo=1, routed)           0.000     7.153    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10[0]_i_1_n_0
    SLICE_X38Y81         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.425     8.429    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/s00_axi_aclk
    SLICE_X38Y81         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[0]/C
                         clock pessimism              0.491     8.920    
                         clock uncertainty           -0.074     8.845    
    SLICE_X38Y81         FDCE (Setup_fdce_C_D)        0.079     8.924    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/sec_watch/bcd10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -7.153    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 1.888ns (25.153%)  route 5.618ns (74.847%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.559    -0.953    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y53         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.497 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/Q
                         net (fo=1, routed)           1.398     0.901    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[5]
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.025 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.025    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.575 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.689    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.960 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.413     3.374    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_decode_reg
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.373     3.747 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=33, routed)          2.806     6.553    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y13         RAMB36E1                                     r  Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.475     8.480    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.330    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -6.553    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.131ns  (logic 1.027ns (32.799%)  route 2.104ns (67.201%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.543     4.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.484     4.515 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=24, routed)          0.804     5.319    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.295     5.614 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/bcd1[0]_i_2/O
                         net (fo=14, routed)          0.836     6.451    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/down/bcd10_reg[0]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.575 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/down/bcd10[2]_i_3__0/O
                         net (fo=3, routed)           0.464     7.038    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/down_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.162 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10[1]_i_1/O
                         net (fo=1, routed)           0.000     7.162    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10[1]_i_1_n_0
    SLICE_X31Y77         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.421     8.425    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/s00_axi_aclk
    SLICE_X31Y77         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[1]/C
                         clock pessimism              0.562     8.987    
                         clock uncertainty           -0.074     8.913    
    SLICE_X31Y77         FDCE (Setup_fdce_C_D)        0.029     8.942    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.942    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.128ns  (logic 1.027ns (32.830%)  route 2.101ns (67.170%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.543     4.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.484     4.515 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=24, routed)          0.804     5.319    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.295     5.614 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/bcd1[0]_i_2/O
                         net (fo=14, routed)          0.836     6.451    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/down/bcd10_reg[0]_2
    SLICE_X29Y78         LUT6 (Prop_lut6_I5_O)        0.124     6.575 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/down/bcd10[2]_i_3__0/O
                         net (fo=3, routed)           0.461     7.035    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/down_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.159 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10[2]_i_1/O
                         net (fo=1, routed)           0.000     7.159    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10[2]_i_1_n_0
    SLICE_X31Y77         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.421     8.425    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/s00_axi_aclk
    SLICE_X31Y77         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[2]/C
                         clock pessimism              0.562     8.987    
                         clock uncertainty           -0.074     8.913    
    SLICE_X31Y77         FDCE (Setup_fdce_C_D)        0.031     8.944    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_updown_set/bcd10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.944    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.711ns  (logic 0.807ns (29.764%)  route 1.904ns (70.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.543     4.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.484     4.515 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=24, routed)          1.360     5.875    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.323     6.198 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/hour[6]_i_1/O
                         net (fo=7, routed)           0.545     6.742    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/E[0]
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.423     8.427    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/s00_axi_aclk
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[0]/C
                         clock pessimism              0.577     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X34Y79         FDCE (Setup_fdce_C_CE)      -0.371     8.559    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[0]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.711ns  (logic 0.807ns (29.764%)  route 1.904ns (70.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.543     4.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.484     4.515 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=24, routed)          1.360     5.875    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.323     6.198 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/hour[6]_i_1/O
                         net (fo=7, routed)           0.545     6.742    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/E[0]
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.423     8.427    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/s00_axi_aclk
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[1]/C
                         clock pessimism              0.577     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X34Y79         FDCE (Setup_fdce_C_CE)      -0.371     8.559    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[1]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.711ns  (logic 0.807ns (29.764%)  route 1.904ns (70.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.969ns = ( 4.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.543     4.031    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/s00_axi_aclk
    SLICE_X34Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDCE (Prop_fdce_C_Q)         0.484     4.515 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/ff_old_reg/Q
                         net (fo=24, routed)          1.360     5.875    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/p_0_in[0]
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.323     6.198 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/ed_source/hour[6]_i_1/O
                         net (fo=7, routed)           0.545     6.742    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/E[0]
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.423     8.427    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/s00_axi_aclk
    SLICE_X34Y79         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[2]/C
                         clock pessimism              0.577     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X34Y79         FDCE (Setup_fdce_C_CE)      -0.371     8.559    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hout_watch/hour_reg[2]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@10.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 1.916ns (26.486%)  route 5.318ns (73.514%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.559    -0.953    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y53         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.497 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[24]/Q
                         net (fo=1, routed)           1.398     0.901    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[5]
    SLICE_X43Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.025 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.025    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.575 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.689    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.960 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.485     3.446    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_decode_reg
    SLICE_X52Y52         LUT3 (Prop_lut3_I1_O)        0.401     3.847 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          2.435     6.281    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y13         RAMB36E1                                     r  Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.475     8.480    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790     8.106    Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.730%)  route 0.214ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.560    -0.621    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y57         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_DelaySlot_Instr_reg/Q
                         net (fo=1, routed)           0.214    -0.266    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/D[0]
    SLICE_X34Y57         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.827    -0.862    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X34Y57         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg/C
                         clock pessimism              0.503    -0.358    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.063    -0.295    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/delay_slot_instr_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.731%)  route 0.149ns (37.269%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.551    -0.630    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y72         FDRE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/slv_reg5_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/slv_reg5_reg[25]/Q
                         net (fo=1, routed)           0.149    -0.340    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/slv_reg5[25]
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata[25]_i_3/O
                         net (fo=1, routed)           0.000    -0.295    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata[25]_i_3_n_0
    SLICE_X35Y73         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.230 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X35Y73         FDRE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.813    -0.876    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y73         FDRE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X35Y73         FDRE (Hold_fdre_C_D)         0.105    -0.267    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.507%)  route 0.214ns (53.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.564    -0.617    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y49         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_cmd_reg/Q
                         net (fo=3, routed)           0.214    -0.262    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd
    SLICE_X32Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.217 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X32Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.830    -0.859    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X32Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.092    -0.258    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.583    -0.598    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X62Y78         FDRE                                         r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.339    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_6[0]
    SLICE_X60Y78         SRL16E                                       r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.850    -0.840    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X60Y78         SRL16E                                       r  Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism              0.275    -0.565    
    SLICE_X60Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.382    Remo_cuckoo_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/ed_clk/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.436ns  (logic 0.215ns (49.276%)  route 0.221ns (50.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 4.131 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.624ns = ( 4.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     3.307 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.793    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.819 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557     4.376    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDCE (Prop_fdce_C_Q)         0.167     4.543 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.221     4.764    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/p_0_in[1]
    SLICE_X35Y82         LUT2 (Prop_lut2_I1_O)        0.048     4.812 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_i_1__3/O
                         net (fo=1, routed)           0.000     4.812    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/ed_clk/clk_min
    SLICE_X35Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/ed_clk/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     2.752 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.282    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.311 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.820     4.131    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/ed_clk/s00_axi_aclk
    SLICE_X35Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/ed_clk/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism              0.503     4.635    
    SLICE_X35Y82         FDCE (Hold_fdce_C_D)         0.114     4.749    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_watch/ed_clk/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -4.749    
                         arrival time                           4.812    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.424%)  route 0.232ns (58.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X38Y65         FDSE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/SEQ/Core_reg/Q
                         net (fo=3, routed)           0.232    -0.228    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/MB_out
    SLICE_X34Y64         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.823    -0.866    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X34Y64         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                         clock pessimism              0.503    -0.362    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.063    -0.299    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_cmd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.170%)  route 0.245ns (56.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.564    -0.617    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y49         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_cmd_reg/Q
                         net (fo=3, routed)           0.245    -0.232    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_cmd
    SLICE_X31Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_i_1/O
                         net (fo=1, routed)           0.000    -0.187    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.830    -0.859    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y50         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                         clock pessimism              0.508    -0.350    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.091    -0.259    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/up_source/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.433ns  (logic 0.212ns (48.924%)  route 0.221ns (51.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 4.131 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.624ns = ( 4.376 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360     3.307 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.793    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.819 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557     4.376    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/s00_axi_aclk
    SLICE_X38Y85         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDCE (Prop_fdce_C_Q)         0.167     4.543 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.221     4.764    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/p_0_in[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I3_O)        0.045     4.809 r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/min_clock/ed/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     4.809    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/up_source/inc_min
    SLICE_X35Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/up_source/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142     2.752 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.282    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.311 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.820     4.131    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/up_source/s00_axi_aclk
    SLICE_X35Y82         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/up_source/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism              0.503     4.635    
    SLICE_X35Y82         FDCE (Hold_fdce_C_D)         0.098     4.733    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/up_source/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           4.809    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_step_continue_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.980%)  route 0.227ns (52.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.561    -0.620    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y55         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_step_continue_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_step_continue_hold_reg/Q
                         net (fo=1, routed)           0.227    -0.230    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_step_continue_hold
    SLICE_X37Y58         LUT3 (Prop_lut3_I1_O)        0.045    -0.185 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit[0]_i_1_n_0
    SLICE_X37Y58         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.828    -0.861    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X37Y58         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091    -0.266    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.m0_dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Remo_cuckoo_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.670%)  route 0.278ns (66.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.564    -0.617    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Clk
    SLICE_X43Y49         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.278    -0.199    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/of_imm_data[11]
    SLICE_X43Y54         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.831    -0.859    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X43Y54         FDRE                                         r  Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.070    -0.280    Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Remo_cuckoo_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10     Remo_cuckoo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66     Remo_cuckoo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y54     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y59     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y57     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y57     Remo_cuckoo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Remo_cuckoo_clk_wiz_0_0
  To Clock:  clkfbout_Remo_cuckoo_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Remo_cuckoo_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Remo_cuckoo_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0
  To Clock:  clk_out1_Remo_cuckoo_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.573ns (17.928%)  route 2.623ns (82.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.415     2.230    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/AR[0]
    SLICE_X32Y96         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/s00_axi_aclk
    SLICE_X32Y96         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[7]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.573ns (17.928%)  route 2.623ns (82.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.415     2.230    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/AR[0]
    SLICE_X32Y96         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/s00_axi_aclk
    SLICE_X32Y96         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[8]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.196ns  (logic 0.573ns (17.928%)  route 2.623ns (82.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.415     2.230    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/AR[0]
    SLICE_X32Y96         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/s00_axi_aclk
    SLICE_X32Y96         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X32Y96         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[9]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.573ns (17.952%)  route 2.619ns (82.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.411     2.226    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/AR[0]
    SLICE_X33Y96         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X33Y96         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[5]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.573ns (17.952%)  route 2.619ns (82.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.411     2.226    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/AR[0]
    SLICE_X33Y96         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/s00_axi_aclk
    SLICE_X33Y96         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X33Y96         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[6]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/ed/ff_cur_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.573ns (18.019%)  route 2.607ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.399     2.214    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/ed/AR[0]
    SLICE_X33Y95         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/ed/ff_cur_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/ed/s00_axi_aclk
    SLICE_X33Y95         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/ed/ff_old_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.573ns (18.019%)  route 2.607ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.399     2.214    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/ed/AR[0]
    SLICE_X33Y95         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/ed/ff_old_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/ed/s00_axi_aclk
    SLICE_X33Y95         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X33Y95         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/cnt_sysclk_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.573ns (18.241%)  route 2.568ns (81.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 3.438 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.361     2.175    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/AR[0]
    SLICE_X35Y93         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/cnt_sysclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.434     3.438    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/s00_axi_aclk
    SLICE_X35Y93         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.929    
                         clock uncertainty           -0.074     3.854    
    SLICE_X35Y93         FDCE (Recov_fdce_C_CLR)     -0.610     3.244    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/usec_clock/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.573ns (18.531%)  route 2.519ns (81.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.311     2.126    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/AR[0]
    SLICE_X33Y94         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/s00_axi_aclk
    SLICE_X33Y94         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X33Y94         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[0]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 fall@5.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.573ns (18.531%)  route 2.519ns (81.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 3.439 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.546    -0.966    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          1.208     0.698    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.117     0.815 f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/hour_clock/ed/axi_awready_i_1/O
                         net (fo=391, routed)         1.311     2.126    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/AR[0]
    SLICE_X33Y94         FDCE                                         f  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        1.435     3.439    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/s00_axi_aclk
    SLICE_X33Y94         FDCE                                         r  Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.491     3.930    
                         clock uncertainty           -0.074     3.855    
    SLICE_X33Y94         FDCE (Recov_fdce_C_CLR)     -0.610     3.245    Remo_cuckoo_i/myip_clock_timer_0/inst/myip_clock_timer_v1_0_S00_AXI_inst/nolabel_line446/msec_clock/cnt_clksource_reg[1]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -2.126    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.772%)  route 0.668ns (78.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.153     0.230    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/tx_shift_reg_reg[0]_0
    SLICE_X49Y84         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.827    -0.862    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[12]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.772%)  route 0.668ns (78.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.153     0.230    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/tx_shift_reg_reg[0]_0
    SLICE_X49Y84         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.827    -0.862    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[13]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.772%)  route 0.668ns (78.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.153     0.230    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/tx_shift_reg_reg[0]_0
    SLICE_X49Y84         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.827    -0.862    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[1]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.772%)  route 0.668ns (78.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.153     0.230    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/tx_shift_reg_reg[0]_0
    SLICE_X49Y84         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.827    -0.862    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[2]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.661%)  route 0.673ns (78.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.157     0.234    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/tx_shift_reg_reg[0]_0
    SLICE_X48Y84         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.827    -0.862    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/s00_axi_aclk
    SLICE_X48Y84         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[0]/C
                         clock pessimism              0.275    -0.587    
    SLICE_X48Y84         FDCE (Remov_fdce_C_CLR)     -0.092    -0.679    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.302%)  route 0.730ns (79.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.214     0.292    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/SR[0]
    SLICE_X50Y85         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.829    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/s00_axi_aclk
    SLICE_X50Y85         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[0]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[0]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.302%)  route 0.730ns (79.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.214     0.292    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/SR[0]
    SLICE_X51Y85         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.829    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/s00_axi_aclk
    SLICE_X51Y85         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[1]/C
                         clock pessimism              0.275    -0.585    
    SLICE_X51Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/data_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/send_reg/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.943%)  route 0.796ns (81.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.280     0.358    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/SR[0]
    SLICE_X52Y85         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/send_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.829    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/s00_axi_aclk
    SLICE_X52Y85         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/send_reg/C
                         clock pessimism              0.275    -0.585    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/send_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/set_watch_value_reg/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.943%)  route 0.796ns (81.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.280     0.358    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/SR[0]
    SLICE_X52Y85         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/set_watch_value_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.829    -0.860    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/s00_axi_aclk
    SLICE_X52Y85         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/set_watch_value_reg/C
                         clock pessimism              0.275    -0.585    
    SLICE_X52Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/set_watch_value_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_Remo_cuckoo_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns - clk_out1_Remo_cuckoo_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.068%)  route 0.789ns (80.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.557    -0.624    Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X39Y65         FDRE                                         r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Remo_cuckoo_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=40, routed)          0.516     0.033    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/s00_axi_aresetn
    SLICE_X49Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.078 f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_receiver/tx_i_2/O
                         net (fo=249, routed)         0.274     0.351    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/tx_shift_reg_reg[0]_0
    SLICE_X49Y86         FDCE                                         f  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Remo_cuckoo_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Remo_cuckoo_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Remo_cuckoo_i/clk_wiz_0/inst/clk_in1_Remo_cuckoo_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Remo_cuckoo_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Remo_cuckoo_i/clk_wiz_0/inst/clk_out1_Remo_cuckoo_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Remo_cuckoo_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3048, routed)        0.828    -0.861    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/s00_axi_aclk
    SLICE_X49Y86         FDCE                                         r  Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[10]/C
                         clock pessimism              0.275    -0.586    
    SLICE_X49Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    Remo_cuckoo_i/myip_bluetooth_0/inst/myip_bluetooth_v1_0_S00_AXI_inst/nolabel_line448/uart_tx_inst/baud_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  1.029    





