{% extends "base.yml" %}
{% block description %}YAML config for post-synthesis simulation of module "{{top_module}}"{% endblock %}
{% block content %}
# Name of submodule
name: {{top_module}} 

# Name of testbench
testbench: {{top_module}}_tb 

# Select sublist of global filelist as dependencies
filelist:
  defines_src:
  rtl_src:
  test_src:

# Std_cells - For including std cell rtl
std_cells:
  #- name_of_std_cells0
  #- name_of_std_cells1

# Template for simulation tcl. Used for setting DB format and probe depth
tcl_template:
#tcl_template: {{rel_home}}/templates/sim_shm.tcl
#tcl_template: {{rel_home}}/templates/sim_vcd.tcl

# Synthesized or PAR files that should be used in simulation (give rel path)
syn_par_filelist:
  #- build/syn/test_module_0/current/test_module_0.mapped.v 

# Simulation flags
sim_flags:
  #- +access+r
  #- -define "NCVLOG"
  #- -define "BEHAVIORAL"
  #- -allowredefinition
  #- -define "EXPERIMENT=\"$(experiment).v\""
  #- -NOPORTERR \"?*\"
{% endblock %}
