chisualizer
===========

Block diagram style emulation visualizer for Chisel HDL.

This is still very much a work-in-progress. The interface, visualizer descriptor language, and internals are subject to change. You have been warned!

==Pretty Pictures==
An example visualization of a RISC-V 3-stage pipelined processor, showing the relevant state per cycle:

![Image](../blob/master/docs/images/rv3s_main_10_141202_000249.png?raw=true)


Another visualization of the same design, showing a summary of each cycle over multiple cycles:

![Image](../blob/master/docs/images/rv3s_temporal_3_141202_001206.png?raw=true)

