$date
	Thu Oct 19 11:51:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ks_vandana_fp_div_tb $end
$var wire 32 ! c1 [31:0] $end
$var reg 32 " a1 [31:0] $end
$var reg 32 # b1 [31:0] $end
$var reg 1 $ clk $end
$scope module DUT $end
$var wire 32 % a1 [31:0] $end
$var wire 32 & b1 [31:0] $end
$var wire 1 $ clk $end
$var reg 32 ' a [31:0] $end
$var reg 32 ( b [31:0] $end
$var reg 32 ) c [31:0] $end
$var reg 8 * ea [7:0] $end
$var reg 8 + eb [7:0] $end
$var reg 8 , ec [7:0] $end
$var reg 24 - ma [23:0] $end
$var reg 24 . mb [23:0] $end
$var reg 24 / mc [23:0] $end
$var reg 50 0 rq [49:0] $end
$var reg 1 1 sa $end
$var reg 1 2 sb $end
$var reg 1 3 sc $end
$scope begin sv2v_autoblock_1 $end
$var reg 2 4 _sv2v_jump [0:1] $end
$scope begin sv2v_autoblock_2 $end
$var reg 32 5 t [31:0] $end
$upscope $end
$scope begin sv2v_autoblock_3 $end
$var reg 32 6 l [31:0] $end
$scope begin sv2v_autoblock_4 $end
$var reg 32 7 _sv2v_value_on_break [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 7
bx 6
bx 5
bx 4
x3
x2
x1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
b1000010001101000000000000000000 &
b1000001000100000000000000000000 %
0$
b1000010001101000000000000000000 #
b1000001000100000000000000000000 "
bx !
$end
#5
b0 7
b0 6
b11000 5
b10010000000000000000000011001100110011001100110 0
b110011001100110011001100 /
b101101000000000000000000 .
b100100000000000000000000 -
b1111100 ,
b10000100 +
b10000010 *
03
02
01
b0 4
b1000010001101000000000000000000 (
b1000001000100000000000000000000 '
1$
#10
0$
#15
b111110010011001100110011001100 !
b111110010011001100110011001100 )
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
#220
0$
#225
1$
#230
0$
#235
1$
#240
0$
#245
1$
#250
0$
