{"vcs1":{"timestamp_begin":1681426065.815555071, "rt":1.21, "ut":0.17, "st":0.13}}
{"vcselab":{"timestamp_begin":1681426067.063606305, "rt":1.50, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1681426068.584435882, "rt":0.73, "ut":0.06, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681426065.523324905}
{"VCS_COMP_START_TIME": 1681426065.523324905}
{"VCS_COMP_END_TIME": 1681426070.017017270}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 238984}}
