{"Source Block": ["oh/elink/hdl/elink.v@306:316@HdlIdDef", "   wire [31:0]\t\tmi_din;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_en;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_we;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttxlclk_out;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_p;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_s;\t\t// From eclock of eclock.v\n   // End of automatics\n \n   \n   /***********************************************************/\n"], "Clone Blocks": [["oh/elink/hdl/elink.v@304:314", "   wire [RFAW-1:0]\tmi_addr;\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxilite of esaxilite.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_en;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_we;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttxlclk_out;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_p;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_s;\t\t// From eclock of eclock.v\n   // End of automatics\n \n"], ["oh/elink/hdl/elink.v@305:315", "   wire\t\t\tmi_clk;\t\t\t// From esaxilite of esaxilite.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_en;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_we;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttxlclk_out;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_p;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_s;\t\t// From eclock of eclock.v\n   // End of automatics\n \n   \n"], ["oh/elink/hdl/elink.v@307:317", "   wire\t\t\tmi_en;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\tmi_we;\t\t\t// From esaxilite of esaxilite.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttxlclk_out;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_p;\t\t// From eclock of eclock.v\n   wire\t\t\ttxlclk_s;\t\t// From eclock of eclock.v\n   // End of automatics\n \n   \n   /***********************************************************/\n   /*AXI MASTER                                               */\n"]], "Diff Content": {"Delete": [[311, "   wire\t\t\ttxlclk_p;\t\t// From eclock of eclock.v\n"]], "Add": []}}