<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>up_1553</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic136"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">up_1553</div>
 <div id="NDPrototype136" class="NDPrototype WideForm"><div class="PSection PParameterSection SystemVerilogStyle"><div class="PParameterCells" data-WideColumnCount="2" data-NarrowColumnCount="1"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/2" style="grid-area:1/1/2/2"><span class="SHKeyword">module</span> up_1553 #(</div><div class="PParameterCells Nested" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/2" style="grid-area:1/1/2/2"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/2/2/3" data-NarrowGridArea="1/2/2/3" style="grid-area:1/2/2/3">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/3/2/4" data-NarrowGridArea="1/3/2/4" style="grid-area:1/3/2/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="1/4/2/5" style="grid-area:1/4/2/5"><span class="SHNumber">32</span>,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="2/1/3/2" data-NarrowGridArea="2/1/3/2" style="grid-area:2/1/3/2"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/2/3/3" data-NarrowGridArea="2/2/3/3" style="grid-area:2/2/3/3">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/3/3/4" data-NarrowGridArea="2/3/3/4" style="grid-area:2/3/3/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="2/4/3/5" style="grid-area:2/4/3/5"><span class="SHNumber">4</span>,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="3/1/4/2" data-NarrowGridArea="3/1/4/2" style="grid-area:3/1/4/2"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/2/4/3" data-NarrowGridArea="3/2/4/3" style="grid-area:3/2/4/3">CLOCK_SPEED</div><div class="PDefaultValueSeparator" data-WideGridArea="3/3/4/4" data-NarrowGridArea="3/3/4/4" style="grid-area:3/3/4/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/4/4/5" data-NarrowGridArea="3/4/4/5" style="grid-area:3/4/4/5"><span class="SHNumber">100000000</span></div><div class="PAfterParameters" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/1/5/6" style="grid-area:3/5/4/6">)</div></div><div class="PBeforeParameters RightAlignOnWide FitIntoLeftIndentOnNarrow RightAlignOnNarrow" data-WideGridArea="2/1/3/2" data-NarrowGridArea="3/1/4/2" style="grid-area:2/1/3/2">(</div><div class="PParameterCells Nested" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/2" style="grid-area:1/1/2/2"><span class="SHKeyword">input</span></div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="1/3/2/4" style="grid-area:1/3/2/4">clk,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="2/1/3/2" data-NarrowGridArea="2/1/3/2" style="grid-area:2/1/3/2"><span class="SHKeyword">input</span></div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="2/3/3/4" style="grid-area:2/3/3/4">rstn,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="3/1/4/2" data-NarrowGridArea="3/1/4/2" style="grid-area:3/1/4/2"><span class="SHKeyword">input</span></div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="3/3/4/4" style="grid-area:3/3/4/4">up_rreq,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="4/1/5/2" data-NarrowGridArea="4/1/5/2" style="grid-area:4/1/5/2"><span class="SHKeyword">output</span></div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="4/3/5/4" style="grid-area:4/3/5/4">up_rack,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="5/1/6/2" data-NarrowGridArea="5/1/6/2" style="grid-area:5/1/6/2"><span class="SHKeyword">input</span></div><div class="PPackedDimensions" data-WideGridArea="5/2/6/3" data-NarrowGridArea="5/2/6/3" style="grid-area:5/2/6/3">&nbsp[ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="5/3/6/4" style="grid-area:5/3/6/4">up_raddr,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="6/1/7/2" data-NarrowGridArea="6/1/7/2" style="grid-area:6/1/7/2"><span class="SHKeyword">output</span></div><div class="PPackedDimensions" data-WideGridArea="6/2/7/3" data-NarrowGridArea="6/2/7/3" style="grid-area:6/2/7/3">&nbsp[(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="6/3/7/4" style="grid-area:6/3/7/4">up_rdata,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="7/1/8/2" data-NarrowGridArea="7/1/8/2" style="grid-area:7/1/8/2"><span class="SHKeyword">input</span></div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="7/3/8/4" style="grid-area:7/3/8/4">up_wreq,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="8/1/9/2" data-NarrowGridArea="8/1/9/2" style="grid-area:8/1/9/2"><span class="SHKeyword">output</span></div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="8/3/9/4" style="grid-area:8/3/9/4">up_wack,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="9/1/10/2" data-NarrowGridArea="9/1/10/2" style="grid-area:9/1/10/2"><span class="SHKeyword">input</span></div><div class="PPackedDimensions" data-WideGridArea="9/2/10/3" data-NarrowGridArea="9/2/10/3" style="grid-area:9/2/10/3">&nbsp[ADDRESS_WIDTH-(BUS_WIDTH/<span class="SHNumber">2</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="9/3/10/4" style="grid-area:9/3/10/4">up_waddr,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="10/1/11/2" data-NarrowGridArea="10/1/11/2" style="grid-area:10/1/11/2"><span class="SHKeyword">input</span></div><div class="PPackedDimensions" data-WideGridArea="10/2/11/3" data-NarrowGridArea="10/2/11/3" style="grid-area:10/2/11/3">&nbsp[(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="10/3/11/4" style="grid-area:10/3/11/4">up_wdata,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="11/1/12/2" data-NarrowGridArea="11/1/12/2" style="grid-area:11/1/12/2"><span class="SHKeyword">input</span></div><div class="PPackedDimensions" data-WideGridArea="11/2/12/3" data-NarrowGridArea="11/2/12/3" style="grid-area:11/2/12/3">&nbsp[<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="11/3/12/4" data-NarrowGridArea="11/3/12/4" style="grid-area:11/3/12/4">rx_diff,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="12/1/13/2" data-NarrowGridArea="12/1/13/2" style="grid-area:12/1/13/2"><span class="SHKeyword">output</span></div><div class="PPackedDimensions" data-WideGridArea="12/2/13/3" data-NarrowGridArea="12/2/13/3" style="grid-area:12/2/13/3">&nbsp[<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="12/3/13/4" data-NarrowGridArea="12/3/13/4" style="grid-area:12/3/13/4">tx_diff,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="13/1/14/2" data-NarrowGridArea="13/1/14/2" style="grid-area:13/1/14/2"><span class="SHKeyword">output</span></div><div class="PName InLastParameterColumn" data-WideGridArea="13/3/14/4" data-NarrowGridArea="13/3/14/4" style="grid-area:13/3/14/4">tx_active,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="14/1/15/2" data-NarrowGridArea="14/1/15/2" style="grid-area:14/1/15/2"><span class="SHKeyword">output</span></div><div class="PName InLastParameterColumn" data-WideGridArea="14/3/15/4" data-NarrowGridArea="14/3/15/4" style="grid-area:14/3/15/4">irq</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="14/4/15/5" data-NarrowGridArea="15/1/16/5" style="grid-area:14/4/15/5">)</div></div></div></div></div>
 <div class="CBody"><p>uP based 1553 communications device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP address port, max 32 bit.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP bus data port.</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>This is the aclk frequency in Hz</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rstn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">up_rreq<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr<div class="CDLParameterType"><span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/ <span class="SHNumber">2</span>)<span class="SHNumber">- 1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata<div class="CDLParameterType"><span class="SHKeyword">output</span> [(BUS_WIDTH* <span class="SHNumber">8</span>)<span class="SHNumber">- 1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq<div class="CDLParameterType"><span class="SHKeyword">input</span> [(BUS_WIDTH* <span class="SHNumber">8</span>)<span class="SHNumber">- 1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack<div class="CDLParameterType"><span class="SHKeyword">output</span> [(BUS_WIDTH* <span class="SHNumber">8</span>)<span class="SHNumber">- 1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr<div class="CDLParameterType"><span class="SHKeyword">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/ <span class="SHNumber">2</span>)<span class="SHNumber">- 1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata<div class="CDLParameterType"><span class="SHKeyword">input</span> [(BUS_WIDTH* <span class="SHNumber">8</span>)<span class="SHNumber">- 1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>uP bus write data</p></td></tr><tr><td class="CDLEntry">rx_diff<div class="CDLParameterType"><span class="SHKeyword">input</span> [<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Input differential signal for 1553 bus</p></td></tr><tr><td class="CDLEntry">tx_diff<div class="CDLParameterType"><span class="SHKeyword">output</span> [<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Output differential signal for 1553 bus</p></td></tr><tr><td class="CDLEntry">tx_active<div class="CDLParameterType"><span class="SHKeyword">output</span> [<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Enable output of differential signal as this indicates tx is active (for signal switching on 1553 module)</p></td></tr><tr><td class="CDLEntry">irq<div class="CDLParameterType"><span class="SHKeyword">output</span> [<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr></table></div>
</div>

<a name="DIVISOR"></a><a name="Topic137"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DIVISOR</div>
 <div id="NDPrototype137" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> DIVISOR = BUS_WIDTH/<span class="SHNumber">2</span></div></div>
 <div class="CBody"><p>Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).</p></div>
</div>

<a name="FIFO_DEPTH"></a><a name="Topic138"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">FIFO_DEPTH</div>
 <div id="NDPrototype138" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> FIFO_DEPTH = <span class="SHNumber">16</span></div></div>
 <div class="CBody"><p>Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause</p></div>
</div>

<a name="DATA_BITS"></a><a name="Topic139"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DATA_BITS</div>
 <div id="NDPrototype139" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> DATA_BITS = <span class="SHNumber">21</span></div></div>
 <div class="CBody"><p>Number of bits in RX/TX FIFO that are valid.</p></div>
</div>

<a name="Register_Information"></a><a name="Topic140"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 4 registers at the offsets that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:RX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,141);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RX_FIFO_REG</a></td><td class="CDLDefinition"><p>h0</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:TX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,142);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TX_FIFO_REG</a></td><td class="CDLDefinition"><p>h4</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:STATUS_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,143);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >STATUS_REG</a></td><td class="CDLDefinition"><p>h8</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,152);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></td><td class="CDLDefinition"><p>hC</p></td></tr></table></div>
</div>

<a name="RX_FIFO_REG"></a><a name="Topic141"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RX_FIFO_REG</div>
 <div id="NDPrototype141" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RX_FIFO_REG = <span class="SHNumber">4'h0</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset for RX FIFO</p><div class="CImage"><a href="../../images/diagrams/reg_RX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_RX_FIFO.png" loading="lazy" class="KnownDimensions" width="932" height="156" style="max-width: 932px" alt="reg_RX_FIFO" /></a></div><p>Valid bits are from 20:0. Bits 20:16 are status bits information about the data.&nbsp; Bit 15:0 are data.</p><div class="CHeading">Status Bits</div><p>{S:1,D:1,TY:3}</p><table class="CDefinitionList"><tr><td class="CDLEntry">TY</td><td class="CDLDefinition"><p>Type is 3 bits, 000 NA, 001 = REG, 010 = DATA, 100 = CMD/STATUS</p></td></tr><tr><td class="CDLEntry">D</td><td class="CDLDefinition"><p>Delay Enabled is 1 bit, 1 is there was be a delay of 4 us or more, or 0 no delay.</p></td></tr><tr><td class="CDLEntry">S</td><td class="CDLDefinition"><p>Sync only when 1, normal is 0</p></td></tr></table></div>
</div>

<a name="TX_FIFO_REG"></a><a name="Topic142"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">TX_FIFO_REG</div>
 <div id="NDPrototype142" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> TX_FIFO_REG = <span class="SHNumber">4'h4</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to write the TX FIFO.</p><div class="CImage"><a href="../../images/diagrams/reg_TX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_TX_FIFO.png" loading="lazy" class="KnownDimensions" width="935" height="156" style="max-width: 935px" alt="reg_TX_FIFO" /></a></div><p>Valid bits are from 20:0. Bits 20:16 are status bits information about the data.&nbsp; Bit 15:0 are data.</p><div class="CHeading">Status Bits</div><p>{S:1,D:1,TY:3}</p><table class="CDefinitionList"><tr><td class="CDLEntry">TY</td><td class="CDLDefinition"><p>Type is 3 bits, 000 NA, 001 = REG, 010 = DATA, 100 = CMD/STATUS</p></td></tr><tr><td class="CDLEntry">D</td><td class="CDLDefinition"><p>Delay Enabled is 1 bit, 1 is there must be a delay of 4 us or more, or 0 no delay.</p></td></tr><tr><td class="CDLEntry">S</td><td class="CDLDefinition"><p>Sync only when 1, normal is 0</p></td></tr></table></div>
</div>

<a name="STATUS_REG"></a><a name="Topic143"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">STATUS_REG</div>
 <div id="NDPrototype143" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> STATUS_REG = <span class="SHNumber">4'h8</span> &gt;&gt; DIVISOR</div></div>
 <div class="CBody"><p>Defines the address offset to read the status bits.</p><div class="CImage"><a href="../../images/diagrams/reg_STATUS.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_STATUS.png" loading="lazy" class="KnownDimensions" width="1931" height="156" style="max-width: 1931px" alt="reg_STATUS" /></a></div></div>
</div>

<a name="Status_Register_Bits"></a><a name="Topic144"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle">Status Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="parity_err"></a><a name="Topic145"></a>parity_err</td><td class="CDLDefinition"><p>7, When 1 an error in the RX parity check has occured</p></td></tr><tr><td class="CDLEntry"><a name="frame_err"></a><a name="Topic146"></a>frame_err</td><td class="CDLDefinition"><p>6, When 1 an error in the RX frame has occured (manchester data 2'b11 or 2'b00).</p></td></tr><tr><td class="CDLEntry"><a name="rx_hold_en"></a><a name="Topic147"></a>rx_hold_en</td><td class="CDLDefinition"><p>5, When 1 the RX HOLD is enable by <a href="../../index.html#SystemVerilogModule:up_1553:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,152);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></p></td></tr><tr><td class="CDLEntry"><a name="irq_en"></a><a name="Topic163"></a>irq_en</td><td class="CDLDefinition"><p>4, When 1 the IRQ is enabled by <a href="../../index.html#SystemVerilogModule:up_1553:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,152);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></p></td></tr><tr><td class="CDLEntry"><a name="tx_full"></a><a name="Topic148"></a>tx_full</td><td class="CDLDefinition"><p>3, When 1 the tx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="tx_empty"></a><a name="Topic149"></a>tx_empty</td><td class="CDLDefinition"><p>2, When 1 the tx fifo is empty.</p></td></tr><tr><td class="CDLEntry"><a name="rx_full"></a><a name="Topic150"></a>rx_full</td><td class="CDLDefinition"><p>1, When 1 the rx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="rx_valid"></a><a name="Topic151"></a>rx_valid</td><td class="CDLDefinition"><p>0, When 1 the rx fifo contains valid data.</p></td></tr></table></div>
</div>

<a name="CONTROL_REG"></a><a name="Topic152"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">CONTROL_REG</div>
 <div id="NDPrototype152" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CONTROL_REG = <span class="SHNumber">4'hC</span></div></div>
 <div class="CBody"><p>Defines the address offset to set the control bits.</p><div class="CImage"><a href="../../images/diagrams/reg_CONTROL.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_CONTROL.png" loading="lazy" class="KnownDimensions" width="1822" height="156" style="max-width: 1822px" alt="reg_CONTROL" /></a></div><p>See Also: <a href="../../index.html#SystemVerilogModule:up_1553:ENABLE_INTR_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,154);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >ENABLE_INTR_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_1553:RESET_RX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,155);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_RX_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_1553:RESET_TX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,156);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_TX_BIT</a></p></div>
</div>

<a name="Control_Register_Bits"></a><a name="Topic164"></a><div class="CTopic TRegisterBit LSystemVerilog last">
 <div class="CTitle">Control Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="ENABLE_INTR_BIT"></a><a name="Topic154"></a>ENABLE_INTR_BIT</td><td class="CDLDefinition"><p>4, Control Register offset bit for enabling the interrupt.</p></td></tr><tr><td class="CDLEntry"><a name="ENABLE_RX_HOLD_BIT"></a><a name="Topic165"></a>ENABLE_RX_HOLD_BIT</td><td class="CDLDefinition"><p>3, Control that RX will hold its clock on non diffs for a moment.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_RX_BIT"></a><a name="Topic155"></a>RESET_RX_BIT</td><td class="CDLDefinition"><p>1, Control Register offset bit for resetting the RX FIFO.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_TX_BIT"></a><a name="Topic156"></a>RESET_TX_BIT</td><td class="CDLDefinition"><p>0, Control Register offset bit for resetting the TX FIFO.</p></td></tr></table></div>
</div>

</body></html>