#  **A2 - RISC-V ALU Design Assignment**
- The assignment is based on the design of single bit ALU .\
Expand to 64-bit ALU 

- Designing ALU control unit 


---
 ## **GROUP MEMBERS**
---


- ***CHINTAMANI MASTHANAIAH*** (191CS115)  
  Mail id - <masthanaiah.191cs115@nitk.edu.in>

![MASTHANAIAH](https://lh3.googleusercontent.com/-l8OX4VDf0NE/YDsoCJKLzjI/AAAAAAAAADA/jLDs606WTt0Md-zIew8q8Mqpd_H2zrTIwCEwYBhgLKtMDAL1OcqyG1S9L0XEFQ-NEaOuADG0pSEo5_t1qniyBVlfhlDWOYk8JfzeiEEzkq5IiQ0_yMITiI9KxaWYXr70jgeKL7bAfwbSgbEKiKwf24ib9-QwK9w-uj12XBWMIJW0wHA2uSeesUWWRjptDxoV4piZnhE1r0qgFtl-chLJs2JlAdu_eoA9X0H8iJDv_gZ-gO63FV8aTZgfb09LPuVagpaAP5P-pBVrUrsgJpQpMSXLe8UZs4lNPuiRvSvdIU0hb79VL9fg5sawwGqt8Lev-t-xa8y27hAyeFsZk2-hNy40SUU1eZLK025Jc-nrudCGE1N_Io8RgwLwFfK3qBHLQ-2Q5fiD7hZ_nlTpV4cX1DXn-KgoAm6Wes_vOqno00sW1k0LyTInBw3mTOco0LIDzFixuXq7m5JQO63dhGFm5H-CITtyirRVdy1g_RUoyiU3uvs8xySfy42kJjxgP83NTRXPSbvEjM_eP6FYiAWKwGVpQMaZfh96g5o8Djp34bxtN32F64Ta4hVmRrv8BcivQk0wdrc3ZevxB3boOKde6bjkxu9cfJp7IdhRuyTKH1tWl01IRsCrRkjqfya7QuLMiu7FMHr3h5wJx8pBJBAg4mxAqB7sw69TsgQY/w139-h140-p/cr.JPG)

---
- ***L.S.V.SANDEEP.M*** (191CS226)

  Mail id - <lsvsandeep.191cs226@nitk.edu.in>

![SANDEEP](https://lh3.googleusercontent.com/-O5kY2Iw6ZDc/YDsnxUCmnRI/AAAAAAAAACc/qzuczHVsLeoz--0UZDttKdf5RINtlrLwwCEwYBhgLKtMDAL1OcqxK0_ivdRBlducLlKDJicC7XpMZnR9he125D_OSTKvA9rKI45OVIt7CfoNg1ytD_X_KHx1ESuricYQf0TzAENFvDfS5eQjzanhZ5JA1J3CyvxuDq1A-EbE1yb98d6MSQZoBBpdNnMKa-n7SNf5pWJIyZ0OynPRdfDNBN1ao507oDEY31CcSHhKV811nTYKnzKw3rbYX7UrQaqei7ZLBbPF61l3-6jf51atHgBYIl85fPsJmh6QkrOVY_7_bSdT8mwy-MM7JpeXoA3fshsM2JcJwvt_kwahBnivbjIynA2Zl0W4X928rhCNPlP4bzn5F8dF0mHUi8yeKW7GVFBNP5aEPTUzz15ilqBzyDJe5UA1zBsnmNW8tLYM1XqL-Ti_xjokAq6RxVGCB6gljoe90gnmG4IawQ349Qx4rpS-M4ipf3kBtQKVX6jai52lT1oUprCoaMJ0x1kUo5qHJhkom8bKFvbBVQmrnuJ6ZR7wBK5gCJA7ziQdVRIIWfEaNbfh8v8ZlhvCgUUO_rP29UFkIOcFECn5C9hT4qctmfyZ3QBovvJzmSg3qmu2I5stnL0GLYMd7ml1qgPJZNfgSPYIAi0VGSuC54K_LnT2Jd3EX6aQwqNTsgQY/w139-h140-p/sp.jpg)


---
## **SUBMISSION DETAILS**
---

```bash
We have created directory A2 having the following directories and Readme file:
1.ALU Design
2.ALU Control Design
```
**And each of the above directories namely ALU Design , ALU Control Design have:**

#### 1. ALU DESIGN
- alu_64_bit 
- alu_bit 
#### 2.ALU CONTROL DESIGN
- alu_control 



Each of the above bulleted subdirectories has the following information:\
1.verilog modules of code and testbench.\
2.block diagrams in the form of PDF generated from the  [Xilinx 14.7 Design Suite](https://www.xilinx.com).\
3.screen shots of the outputs generated by the testbench.\
4.gtkwave file generated by the output.\
5.generated a.out file.


---
## **CONTRIBUTIONS**
---

- As it is a team based assignment, both of us have been contributed for this assignment.



- We have shared the assignment  and when ever we had any doubt we both helped each other by conducting a meet in microsoft teams and made this assignment happen.


---
## **REFERENCES**
---
[ALU design and control unit design](https://bt.nitk.ac.in/c/18b/co200/notes/M3-ALU-Design.pdf) \
[overflow and set connections ](https://www.cise.ufl.edu/~mssz/CompOrg/Figure3.11-ALU-slt.gif) \
[verilog playlist](https://youtube.com/playlist?list=PLwnOadrXHQ__J9JXBIPTmLtVPStTiUadc) 

---

                                      THANKYOU