; Modifications Copyright (c) 2020 Advanced Micro Devices, Inc. All rights reserved.
; Notified per clause 4(b) of the license.
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -global-isel -march=amdgcn -mcpu=fiji -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GCN-64,PRE-GFX10,VI %s
; RUN: llc -global-isel -march=amdgcn -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GCN-64,PRE-GFX10,GFX9 %s
; RUN: llc -global-isel -march=amdgcn -mcpu=gfx1010 -mattr=+wavefrontsize32,-wavefrontsize64 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GFX10-32 %s
; RUN: llc -global-isel -march=amdgcn -mcpu=gfx1010 -mattr=-wavefrontsize32,+wavefrontsize64 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN,GCN-64,GFX10-64 %s

define amdgpu_ps void @test_waterfall_readlane(i32 addrspace(1)* inreg %out, <2 x i32> addrspace(1)* inreg %in, i32 %tid) #1 {
; VI-LABEL: test_waterfall_readlane:
; VI:       ; %bb.0:
; VI-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; VI-NEXT:    v_lshlrev_b64 v[0:1], 3, v[0:1]
; VI-NEXT:    v_mov_b32_e32 v2, s2
; VI-NEXT:    v_mov_b32_e32 v3, s3
; VI-NEXT:    v_add_u32_e32 v0, vcc, v2, v0
; VI-NEXT:    v_addc_u32_e32 v1, vcc, v3, v1, vcc
; VI-NEXT:    flat_load_dwordx2 v[1:2], v[0:1]
; VI-NEXT:    v_mov_b32_e32 v0, 0
; VI-NEXT:    s_mov_b64 s[2:3], exec
; VI-NEXT:  BB0_1: ; =>This Inner Loop Header: Depth=1
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_readfirstlane_b32 s6, v2
; VI-NEXT:    v_cmp_eq_u32_e64 s[4:5], s6, v2
; VI-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_nop 1
; VI-NEXT:    v_readlane_b32 s6, v1, s6
; VI-NEXT:    v_mov_b32_e32 v3, s6
; VI-NEXT:    v_or_b32_e32 v0, v0, v3
; VI-NEXT:    s_xor_b64 exec, exec, s[4:5]
; VI-NEXT:    s_cbranch_execnz BB0_1
; VI-NEXT:  ; %bb.2:
; VI-NEXT:    s_mov_b64 exec, s[2:3]
; VI-NEXT:    v_mov_b32_e32 v2, s1
; VI-NEXT:    v_mov_b32_e32 v1, s0
; VI-NEXT:    flat_store_dword v[1:2], v0
; VI-NEXT:    s_endpgm
;
; GFX9-LABEL: test_waterfall_readlane:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX9-NEXT:    v_lshlrev_b64 v[0:1], 3, v[0:1]
; GFX9-NEXT:    v_mov_b32_e32 v2, s2
; GFX9-NEXT:    v_mov_b32_e32 v3, s3
; GFX9-NEXT:    v_add_co_u32_e32 v0, vcc, v2, v0
; GFX9-NEXT:    v_addc_co_u32_e32 v1, vcc, v3, v1, vcc
; GFX9-NEXT:    global_load_dwordx2 v[1:2], v[0:1], off
; GFX9-NEXT:    v_mov_b32_e32 v0, 0
; GFX9-NEXT:    s_mov_b64 s[2:3], exec
; GFX9-NEXT:  BB0_1: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_readfirstlane_b32 s6, v2
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[4:5], s6, v2
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_nop 1
; GFX9-NEXT:    v_readlane_b32 s6, v1, s6
; GFX9-NEXT:    v_mov_b32_e32 v3, s6
; GFX9-NEXT:    v_or_b32_e32 v0, v0, v3
; GFX9-NEXT:    s_xor_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execnz BB0_1
; GFX9-NEXT:  ; %bb.2:
; GFX9-NEXT:    s_mov_b64 exec, s[2:3]
; GFX9-NEXT:    v_mov_b32_e32 v2, s1
; GFX9-NEXT:    v_mov_b32_e32 v1, s0
; GFX9-NEXT:    global_store_dword v[1:2], v0, off
; GFX9-NEXT:    s_endpgm
;
; GFX10-32-LABEL: test_waterfall_readlane:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v2, s2
; GFX10-32-NEXT:    v_mov_b32_e32 v3, s3
; GFX10-32-NEXT:    s_mov_b32 s2, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    v_lshlrev_b64 v[0:1], 3, v[0:1]
; GFX10-32-NEXT:    v_add_co_u32_e64 v0, vcc_lo, v2, v0
; GFX10-32-NEXT:    v_add_co_ci_u32_e32 v1, vcc_lo, v3, v1, vcc_lo
; GFX10-32-NEXT:    global_load_dwordx2 v[1:2], v[0:1], off
; GFX10-32-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-32-NEXT:  BB0_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_readfirstlane_b32 s4, v2
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s3, s4, v2
; GFX10-32-NEXT:    s_and_saveexec_b32 s3, s3
; GFX10-32-NEXT:    v_readlane_b32 s4, v1, s4
; GFX10-32-NEXT:    v_mov_b32_e32 v3, s4
; GFX10-32-NEXT:    v_or_b32_e32 v0, v0, v3
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s3
; GFX10-32-NEXT:    s_cbranch_execnz BB0_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s2
; GFX10-32-NEXT:    v_mov_b32_e32 v2, s1
; GFX10-32-NEXT:    v_mov_b32_e32 v1, s0
; GFX10-32-NEXT:    global_store_dword v[1:2], v0, off
; GFX10-32-NEXT:    s_endpgm
;
; GFX10-64-LABEL: test_waterfall_readlane:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX10-64-NEXT:    v_mov_b32_e32 v2, s2
; GFX10-64-NEXT:    v_mov_b32_e32 v3, s3
; GFX10-64-NEXT:    s_mov_b64 s[2:3], exec
; GFX10-64-NEXT:    v_lshlrev_b64 v[0:1], 3, v[0:1]
; GFX10-64-NEXT:    v_add_co_u32_e64 v0, vcc, v2, v0
; GFX10-64-NEXT:    v_add_co_ci_u32_e32 v1, vcc, v3, v1, vcc
; GFX10-64-NEXT:    global_load_dwordx2 v[1:2], v[0:1], off
; GFX10-64-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-64-NEXT:  BB0_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_readfirstlane_b32 s6, v2
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[4:5], s6, v2
; GFX10-64-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; GFX10-64-NEXT:    v_readlane_b32 s6, v1, s6
; GFX10-64-NEXT:    v_mov_b32_e32 v3, s6
; GFX10-64-NEXT:    v_or_b32_e32 v0, v0, v3
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[4:5]
; GFX10-64-NEXT:    s_cbranch_execnz BB0_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[2:3]
; GFX10-64-NEXT:    v_mov_b32_e32 v2, s1
; GFX10-64-NEXT:    v_mov_b32_e32 v1, s0
; GFX10-64-NEXT:    global_store_dword v[1:2], v0, off
; GFX10-64-NEXT:    s_endpgm
  %gep.in = getelementptr <2 x i32>, <2 x i32> addrspace(1)* %in, i32 %tid
  %args = load <2 x i32>, <2 x i32> addrspace(1)* %gep.in
  %value = extractelement <2 x i32> %args, i32 0
  %lane = extractelement <2 x i32> %args, i32 1
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %lane)
  %readlane = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %lane)
  %readlane1 = call i32 @llvm.amdgcn.readlane(i32 %value, i32 %readlane)
  %readlane2 = call i32 @llvm.amdgcn.waterfall.end.i32(i32 %wf_token, i32 %readlane1)
  ; This store instruction should be outside the waterfall loop and the value
  ; being stored generated incrementally in the loop itself
  store i32 %readlane2, i32 addrspace(1)* %out, align 4

  ret void
}

define amdgpu_ps <4 x float> @test_waterfall_non_uniform_img(<8 x i32> addrspace(4)* inreg %in, i32 %index, float %s, <4 x i32> inreg %samp) #1 {
; PRE-GFX10-LABEL: test_waterfall_non_uniform_img:
; PRE-GFX10:       ; %bb.0:
; PRE-GFX10-NEXT:    s_mov_b64 s[6:7], exec
; PRE-GFX10-NEXT:    s_wqm_b64 exec, exec
; PRE-GFX10-NEXT:    s_mov_b32 s8, s2
; PRE-GFX10-NEXT:    s_mov_b32 s9, s3
; PRE-GFX10-NEXT:    s_mov_b32 s10, s4
; PRE-GFX10-NEXT:    s_mov_b32 s11, s5
; PRE-GFX10-NEXT:    v_mov_b32_e32 v2, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v3, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v4, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v5, 0
; PRE-GFX10-NEXT:    s_mov_b64 s[2:3], exec
; PRE-GFX10-NEXT:  BB1_1: ; =>This Inner Loop Header: Depth=1
; PRE-GFX10-NEXT:    v_readfirstlane_b32 s12, v0
; PRE-GFX10-NEXT:    v_cmp_eq_u32_e64 s[4:5], s12, v0
; PRE-GFX10-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; PRE-GFX10-NEXT:    s_bfe_i64 s[12:13], s[12:13], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[12:13], s[12:13], 5
; PRE-GFX10-NEXT:    s_add_u32 s12, s0, s12
; PRE-GFX10-NEXT:    s_addc_u32 s13, s1, s13
; PRE-GFX10-NEXT:    s_load_dwordx8 s[12:19], s[12:13], 0x0
; PRE-GFX10-NEXT:    s_waitcnt lgkmcnt(0)
; PRE-GFX10-NEXT:    image_sample v[6:9], v1, s[12:19], s[8:11] dmask:0xf
; PRE-GFX10-NEXT:    s_waitcnt vmcnt(0)
; PRE-GFX10-NEXT:    v_or_b32_e32 v2, v2, v6
; PRE-GFX10-NEXT:    v_or_b32_e32 v3, v3, v7
; PRE-GFX10-NEXT:    v_or_b32_e32 v4, v4, v8
; PRE-GFX10-NEXT:    v_or_b32_e32 v5, v5, v9
; PRE-GFX10-NEXT:    s_xor_b64 exec, exec, s[4:5]
; PRE-GFX10-NEXT:    s_cbranch_execnz BB1_1
; PRE-GFX10-NEXT:  ; %bb.2:
; PRE-GFX10-NEXT:    s_mov_b64 exec, s[2:3]
; PRE-GFX10-NEXT:    s_and_b64 exec, exec, s[6:7]
; PRE-GFX10-NEXT:    v_mov_b32_e32 v0, v2
; PRE-GFX10-NEXT:    v_mov_b32_e32 v1, v3
; PRE-GFX10-NEXT:    v_mov_b32_e32 v2, v4
; PRE-GFX10-NEXT:    v_mov_b32_e32 v3, v5
; PRE-GFX10-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_waterfall_non_uniform_img:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s6, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v11, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v13, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v15, 0
; GFX10-32-NEXT:    s_mov_b32 s8, s2
; GFX10-32-NEXT:    s_mov_b32 s9, s3
; GFX10-32-NEXT:    s_mov_b32 s10, s4
; GFX10-32-NEXT:    s_mov_b32 s11, s5
; GFX10-32-NEXT:    s_mov_b32 s2, exec_lo
; GFX10-32-NEXT:  BB1_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s4, v0
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s3, s4, v0
; GFX10-32-NEXT:    s_and_saveexec_b32 s3, s3
; GFX10-32-NEXT:    s_bfe_i64 s[4:5], s[4:5], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[4:5], s[4:5], 5
; GFX10-32-NEXT:    s_add_u32 s4, s0, s4
; GFX10-32-NEXT:    s_addc_u32 s5, s1, s5
; GFX10-32-NEXT:    s_load_dwordx8 s[12:19], s[4:5], 0x0
; GFX10-32-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-32-NEXT:    image_sample v[6:9], v1, s[12:19], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v11, v11, v6
; GFX10-32-NEXT:    v_or_b32_e32 v13, v13, v7
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v8
; GFX10-32-NEXT:    v_or_b32_e32 v15, v15, v9
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s3
; GFX10-32-NEXT:    s_cbranch_execnz BB1_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s2
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s6
; GFX10-32-NEXT:    v_mov_b32_e32 v2, v3
; GFX10-32-NEXT:    v_mov_b32_e32 v0, v11
; GFX10-32-NEXT:    v_mov_b32_e32 v1, v13
; GFX10-32-NEXT:    v_mov_b32_e32 v3, v15
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_waterfall_non_uniform_img:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[6:7], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v11, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v13, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v15, 0
; GFX10-64-NEXT:    s_mov_b32 s8, s2
; GFX10-64-NEXT:    s_mov_b32 s9, s3
; GFX10-64-NEXT:    s_mov_b32 s10, s4
; GFX10-64-NEXT:    s_mov_b32 s11, s5
; GFX10-64-NEXT:    s_mov_b64 s[2:3], exec
; GFX10-64-NEXT:  BB1_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s12, v0
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[4:5], s12, v0
; GFX10-64-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; GFX10-64-NEXT:    s_bfe_i64 s[12:13], s[12:13], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[12:13], s[12:13], 5
; GFX10-64-NEXT:    s_add_u32 s12, s0, s12
; GFX10-64-NEXT:    s_addc_u32 s13, s1, s13
; GFX10-64-NEXT:    s_load_dwordx8 s[12:19], s[12:13], 0x0
; GFX10-64-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-64-NEXT:    image_sample v[6:9], v1, s[12:19], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v11, v11, v6
; GFX10-64-NEXT:    v_or_b32_e32 v13, v13, v7
; GFX10-64-NEXT:    v_or_b32_e32 v3, v3, v8
; GFX10-64-NEXT:    v_or_b32_e32 v15, v15, v9
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[4:5]
; GFX10-64-NEXT:    s_cbranch_execnz BB1_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[2:3]
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[6:7]
; GFX10-64-NEXT:    v_mov_b32_e32 v2, v3
; GFX10-64-NEXT:    v_mov_b32_e32 v0, v11
; GFX10-64-NEXT:    v_mov_b32_e32 v1, v13
; GFX10-64-NEXT:    v_mov_b32_e32 v3, v15
; GFX10-64-NEXT:    ; return to shader part epilog
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_idx = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %index)
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %r = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %s, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %wf_token, <4 x float> %r)

  ret <4 x float> %r1
}

define amdgpu_ps <4 x float> @test_waterfall_non_uniform_img_single_read(<8 x i32> addrspace(4)* inreg %in, i32 %index, float %s, <4 x i32> inreg %samp) #1 {
; VI-LABEL: test_waterfall_non_uniform_img_single_read:
; VI:       ; %bb.0:
; VI-NEXT:    s_mov_b64 s[6:7], exec
; VI-NEXT:    s_wqm_b64 exec, exec
; VI-NEXT:    v_mov_b32_e32 v2, v1
; VI-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; VI-NEXT:    v_mov_b32_e32 v6, s1
; VI-NEXT:    v_lshlrev_b64 v[3:4], 5, v[0:1]
; VI-NEXT:    v_mov_b32_e32 v5, s0
; VI-NEXT:    v_add_u32_e32 v3, vcc, v5, v3
; VI-NEXT:    v_addc_u32_e32 v4, vcc, v6, v4, vcc
; VI-NEXT:    v_add_u32_e32 v10, vcc, 16, v3
; VI-NEXT:    v_addc_u32_e32 v11, vcc, 0, v4, vcc
; VI-NEXT:    flat_load_dwordx4 v[6:9], v[3:4]
; VI-NEXT:    flat_load_dwordx4 v[10:13], v[10:11]
; VI-NEXT:    s_mov_b32 s8, s2
; VI-NEXT:    s_mov_b32 s9, s3
; VI-NEXT:    s_mov_b32 s10, s4
; VI-NEXT:    s_mov_b32 s11, s5
; VI-NEXT:    s_and_b64 exec, exec, s[6:7]
; VI-NEXT:    v_mov_b32_e32 v1, 0
; VI-NEXT:    v_mov_b32_e32 v3, 0
; VI-NEXT:    v_mov_b32_e32 v4, 0
; VI-NEXT:    v_mov_b32_e32 v5, 0
; VI-NEXT:    s_mov_b64 s[0:1], exec
; VI-NEXT:  BB2_1: ; =>This Inner Loop Header: Depth=1
; VI-NEXT:    v_readfirstlane_b32 s2, v0
; VI-NEXT:    v_cmp_eq_u32_e64 s[2:3], s2, v0
; VI-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; VI-NEXT:    s_waitcnt vmcnt(1)
; VI-NEXT:    v_readfirstlane_b32 s12, v6
; VI-NEXT:    v_readfirstlane_b32 s13, v7
; VI-NEXT:    v_readfirstlane_b32 s14, v8
; VI-NEXT:    v_readfirstlane_b32 s15, v9
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_readfirstlane_b32 s16, v10
; VI-NEXT:    v_readfirstlane_b32 s17, v11
; VI-NEXT:    v_readfirstlane_b32 s18, v12
; VI-NEXT:    v_readfirstlane_b32 s19, v13
; VI-NEXT:    s_nop 4
; VI-NEXT:    image_sample v[14:17], v2, s[12:19], s[8:11] dmask:0xf
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_e32 v1, v1, v14
; VI-NEXT:    v_or_b32_e32 v3, v3, v15
; VI-NEXT:    v_or_b32_e32 v4, v4, v16
; VI-NEXT:    v_or_b32_e32 v5, v5, v17
; VI-NEXT:    s_xor_b64 exec, exec, s[2:3]
; VI-NEXT:    s_cbranch_execnz BB2_1
; VI-NEXT:  ; %bb.2:
; VI-NEXT:    s_mov_b64 exec, s[0:1]
; VI-NEXT:    v_mov_b32_e32 v0, v1
; VI-NEXT:    v_mov_b32_e32 v1, v3
; VI-NEXT:    v_mov_b32_e32 v2, v4
; VI-NEXT:    v_mov_b32_e32 v3, v5
; VI-NEXT:    ; return to shader part epilog
;
; GFX9-LABEL: test_waterfall_non_uniform_img_single_read:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_mov_b64 s[6:7], exec
; GFX9-NEXT:    s_wqm_b64 exec, exec
; GFX9-NEXT:    v_mov_b32_e32 v2, v1
; GFX9-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX9-NEXT:    v_mov_b32_e32 v6, s1
; GFX9-NEXT:    v_lshlrev_b64 v[3:4], 5, v[0:1]
; GFX9-NEXT:    v_mov_b32_e32 v5, s0
; GFX9-NEXT:    v_add_co_u32_e32 v3, vcc, v5, v3
; GFX9-NEXT:    v_addc_co_u32_e32 v4, vcc, v6, v4, vcc
; GFX9-NEXT:    global_load_dwordx4 v[6:9], v[3:4], off
; GFX9-NEXT:    global_load_dwordx4 v[10:13], v[3:4], off offset:16
; GFX9-NEXT:    s_mov_b32 s8, s2
; GFX9-NEXT:    s_mov_b32 s9, s3
; GFX9-NEXT:    s_mov_b32 s10, s4
; GFX9-NEXT:    s_mov_b32 s11, s5
; GFX9-NEXT:    s_and_b64 exec, exec, s[6:7]
; GFX9-NEXT:    v_mov_b32_e32 v1, 0
; GFX9-NEXT:    v_mov_b32_e32 v3, 0
; GFX9-NEXT:    v_mov_b32_e32 v4, 0
; GFX9-NEXT:    v_mov_b32_e32 v5, 0
; GFX9-NEXT:    s_mov_b64 s[0:1], exec
; GFX9-NEXT:  BB2_1: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT:    v_readfirstlane_b32 s2, v0
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[2:3], s2, v0
; GFX9-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; GFX9-NEXT:    s_waitcnt vmcnt(1)
; GFX9-NEXT:    v_readfirstlane_b32 s12, v6
; GFX9-NEXT:    v_readfirstlane_b32 s13, v7
; GFX9-NEXT:    v_readfirstlane_b32 s14, v8
; GFX9-NEXT:    v_readfirstlane_b32 s15, v9
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_readfirstlane_b32 s16, v10
; GFX9-NEXT:    v_readfirstlane_b32 s17, v11
; GFX9-NEXT:    v_readfirstlane_b32 s18, v12
; GFX9-NEXT:    v_readfirstlane_b32 s19, v13
; GFX9-NEXT:    s_nop 4
; GFX9-NEXT:    image_sample v[14:17], v2, s[12:19], s[8:11] dmask:0xf
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_e32 v1, v1, v14
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v15
; GFX9-NEXT:    v_or_b32_e32 v4, v4, v16
; GFX9-NEXT:    v_or_b32_e32 v5, v5, v17
; GFX9-NEXT:    s_xor_b64 exec, exec, s[2:3]
; GFX9-NEXT:    s_cbranch_execnz BB2_1
; GFX9-NEXT:  ; %bb.2:
; GFX9-NEXT:    s_mov_b64 exec, s[0:1]
; GFX9-NEXT:    v_mov_b32_e32 v0, v1
; GFX9-NEXT:    v_mov_b32_e32 v1, v3
; GFX9-NEXT:    v_mov_b32_e32 v2, v4
; GFX9-NEXT:    v_mov_b32_e32 v3, v5
; GFX9-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_waterfall_non_uniform_img_single_read:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s6, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v2, v1
; GFX10-32-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v6, s1
; GFX10-32-NEXT:    v_mov_b32_e32 v5, s0
; GFX10-32-NEXT:    s_mov_b32 s8, s2
; GFX10-32-NEXT:    s_mov_b32 s9, s3
; GFX10-32-NEXT:    v_lshlrev_b64 v[3:4], 5, v[0:1]
; GFX10-32-NEXT:    s_mov_b32 s10, s4
; GFX10-32-NEXT:    s_mov_b32 s11, s5
; GFX10-32-NEXT:    v_add_co_u32_e64 v3, vcc_lo, v5, v3
; GFX10-32-NEXT:    v_add_co_ci_u32_e32 v4, vcc_lo, v6, v4, vcc_lo
; GFX10-32-NEXT:    s_clause 0x1
; GFX10-32-NEXT:    global_load_dwordx4 v[6:9], v[3:4], off
; GFX10-32-NEXT:    global_load_dwordx4 v[10:13], v[3:4], off offset:16
; GFX10-32-NEXT:    s_waitcnt_depctr 0xffe3
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s6
; GFX10-32-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v21, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v19, 0
; GFX10-32-NEXT:    s_mov_b32 s0, exec_lo
; GFX10-32-NEXT:  BB2_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s1, v0
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s1, s1, v0
; GFX10-32-NEXT:    s_and_saveexec_b32 s1, s1
; GFX10-32-NEXT:    s_waitcnt vmcnt(1)
; GFX10-32-NEXT:    v_readfirstlane_b32 s12, v6
; GFX10-32-NEXT:    v_readfirstlane_b32 s13, v7
; GFX10-32-NEXT:    v_readfirstlane_b32 s14, v8
; GFX10-32-NEXT:    v_readfirstlane_b32 s15, v9
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_readfirstlane_b32 s16, v10
; GFX10-32-NEXT:    v_readfirstlane_b32 s17, v11
; GFX10-32-NEXT:    v_readfirstlane_b32 s18, v12
; GFX10-32-NEXT:    v_readfirstlane_b32 s19, v13
; GFX10-32-NEXT:    s_nop 4
; GFX10-32-NEXT:    image_sample v[14:17], v2, s[12:19], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v1, v1, v14
; GFX10-32-NEXT:    v_or_b32_e32 v21, v21, v15
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v16
; GFX10-32-NEXT:    v_or_b32_e32 v19, v19, v17
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s1
; GFX10-32-NEXT:    s_cbranch_execnz BB2_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s0
; GFX10-32-NEXT:    v_mov_b32_e32 v0, v1
; GFX10-32-NEXT:    v_mov_b32_e32 v2, v3
; GFX10-32-NEXT:    v_mov_b32_e32 v1, v21
; GFX10-32-NEXT:    v_mov_b32_e32 v3, v19
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_waterfall_non_uniform_img_single_read:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[6:7], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v2, v1
; GFX10-64-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX10-64-NEXT:    v_mov_b32_e32 v6, s1
; GFX10-64-NEXT:    v_mov_b32_e32 v5, s0
; GFX10-64-NEXT:    s_mov_b32 s8, s2
; GFX10-64-NEXT:    s_mov_b32 s9, s3
; GFX10-64-NEXT:    v_lshlrev_b64 v[3:4], 5, v[0:1]
; GFX10-64-NEXT:    s_mov_b32 s10, s4
; GFX10-64-NEXT:    s_mov_b32 s11, s5
; GFX10-64-NEXT:    v_add_co_u32_e64 v3, vcc, v5, v3
; GFX10-64-NEXT:    v_add_co_ci_u32_e32 v4, vcc, v6, v4, vcc
; GFX10-64-NEXT:    s_clause 0x1
; GFX10-64-NEXT:    global_load_dwordx4 v[6:9], v[3:4], off
; GFX10-64-NEXT:    global_load_dwordx4 v[10:13], v[3:4], off offset:16
; GFX10-64-NEXT:    s_waitcnt_depctr 0xffe3
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[6:7]
; GFX10-64-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v21, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v19, 0
; GFX10-64-NEXT:    s_mov_b64 s[0:1], exec
; GFX10-64-NEXT:  BB2_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s2, v0
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[2:3], s2, v0
; GFX10-64-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; GFX10-64-NEXT:    s_waitcnt vmcnt(1)
; GFX10-64-NEXT:    v_readfirstlane_b32 s12, v6
; GFX10-64-NEXT:    v_readfirstlane_b32 s13, v7
; GFX10-64-NEXT:    v_readfirstlane_b32 s14, v8
; GFX10-64-NEXT:    v_readfirstlane_b32 s15, v9
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_readfirstlane_b32 s16, v10
; GFX10-64-NEXT:    v_readfirstlane_b32 s17, v11
; GFX10-64-NEXT:    v_readfirstlane_b32 s18, v12
; GFX10-64-NEXT:    v_readfirstlane_b32 s19, v13
; GFX10-64-NEXT:    s_nop 4
; GFX10-64-NEXT:    image_sample v[14:17], v2, s[12:19], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v1, v1, v14
; GFX10-64-NEXT:    v_or_b32_e32 v21, v21, v15
; GFX10-64-NEXT:    v_or_b32_e32 v3, v3, v16
; GFX10-64-NEXT:    v_or_b32_e32 v19, v19, v17
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[2:3]
; GFX10-64-NEXT:    s_cbranch_execnz BB2_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[0:1]
; GFX10-64-NEXT:    v_mov_b32_e32 v0, v1
; GFX10-64-NEXT:    v_mov_b32_e32 v2, v3
; GFX10-64-NEXT:    v_mov_b32_e32 v1, v21
; GFX10-64-NEXT:    v_mov_b32_e32 v3, v19
; GFX10-64-NEXT:    ; return to shader part epilog
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %index
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_rsrc = call <8 x i32> @llvm.amdgcn.waterfall.readfirstlane.v8i32.v8i32(i32 %wf_token, <8 x i32> %rsrc)
  %r = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %s, <8 x i32> %s_rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %wf_token, <4 x float> %r)

  ret <4 x float> %r1
}

define amdgpu_ps void @test_multiple_groups(i32 addrspace(1)* inreg %out1, i32 addrspace(1)* inreg %out2, i32 %idx1, i32 %idx2, i32 %val) #1 {
; VI-LABEL: test_multiple_groups:
; VI:       ; %bb.0:
; VI-NEXT:    v_mov_b32_e32 v3, 0
; VI-NEXT:    s_mov_b64 s[4:5], exec
; VI-NEXT:  BB3_1: ; =>This Inner Loop Header: Depth=1
; VI-NEXT:    v_readfirstlane_b32 s8, v0
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s8, v0
; VI-NEXT:    s_and_saveexec_b64 s[6:7], s[6:7]
; VI-NEXT:    s_nop 1
; VI-NEXT:    v_readlane_b32 s8, v2, s8
; VI-NEXT:    v_mov_b32_e32 v4, s8
; VI-NEXT:    v_or_b32_e32 v3, v3, v4
; VI-NEXT:    s_xor_b64 exec, exec, s[6:7]
; VI-NEXT:    s_cbranch_execnz BB3_1
; VI-NEXT:  ; %bb.2:
; VI-NEXT:    s_mov_b64 exec, s[4:5]
; VI-NEXT:    v_mov_b32_e32 v5, s1
; VI-NEXT:    v_mov_b32_e32 v4, s0
; VI-NEXT:    v_mov_b32_e32 v0, 0
; VI-NEXT:    s_mov_b64 s[0:1], exec
; VI-NEXT:    flat_store_dword v[4:5], v3
; VI-NEXT:  BB3_3: ; =>This Inner Loop Header: Depth=1
; VI-NEXT:    v_readfirstlane_b32 s6, v1
; VI-NEXT:    v_cmp_eq_u32_e64 s[4:5], s6, v1
; VI-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; VI-NEXT:    s_nop 1
; VI-NEXT:    v_readlane_b32 s6, v2, s6
; VI-NEXT:    v_mov_b32_e32 v3, s6
; VI-NEXT:    v_or_b32_e32 v0, v0, v3
; VI-NEXT:    s_xor_b64 exec, exec, s[4:5]
; VI-NEXT:    s_cbranch_execnz BB3_3
; VI-NEXT:  ; %bb.4:
; VI-NEXT:    s_mov_b64 exec, s[0:1]
; VI-NEXT:    v_mov_b32_e32 v1, s2
; VI-NEXT:    v_mov_b32_e32 v2, s3
; VI-NEXT:    flat_store_dword v[1:2], v0
; VI-NEXT:    s_endpgm
;
; GFX9-LABEL: test_multiple_groups:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    v_mov_b32_e32 v3, 0
; GFX9-NEXT:    s_mov_b64 s[4:5], exec
; GFX9-NEXT:  BB3_1: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT:    v_readfirstlane_b32 s8, v0
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s8, v0
; GFX9-NEXT:    s_and_saveexec_b64 s[6:7], s[6:7]
; GFX9-NEXT:    s_nop 1
; GFX9-NEXT:    v_readlane_b32 s8, v2, s8
; GFX9-NEXT:    v_mov_b32_e32 v4, s8
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v4
; GFX9-NEXT:    s_xor_b64 exec, exec, s[6:7]
; GFX9-NEXT:    s_cbranch_execnz BB3_1
; GFX9-NEXT:  ; %bb.2:
; GFX9-NEXT:    s_mov_b64 exec, s[4:5]
; GFX9-NEXT:    v_mov_b32_e32 v5, s1
; GFX9-NEXT:    v_mov_b32_e32 v4, s0
; GFX9-NEXT:    v_mov_b32_e32 v0, 0
; GFX9-NEXT:    s_mov_b64 s[0:1], exec
; GFX9-NEXT:    global_store_dword v[4:5], v3, off
; GFX9-NEXT:  BB3_3: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT:    v_readfirstlane_b32 s6, v1
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[4:5], s6, v1
; GFX9-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; GFX9-NEXT:    s_nop 1
; GFX9-NEXT:    v_readlane_b32 s6, v2, s6
; GFX9-NEXT:    v_mov_b32_e32 v3, s6
; GFX9-NEXT:    v_or_b32_e32 v0, v0, v3
; GFX9-NEXT:    s_xor_b64 exec, exec, s[4:5]
; GFX9-NEXT:    s_cbranch_execnz BB3_3
; GFX9-NEXT:  ; %bb.4:
; GFX9-NEXT:    s_mov_b64 exec, s[0:1]
; GFX9-NEXT:    v_mov_b32_e32 v1, s2
; GFX9-NEXT:    v_mov_b32_e32 v2, s3
; GFX9-NEXT:    global_store_dword v[1:2], v0, off
; GFX9-NEXT:    s_endpgm
;
; GFX10-32-LABEL: test_multiple_groups:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:    s_mov_b32 s4, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:  BB3_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s6, v0
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s5, s6, v0
; GFX10-32-NEXT:    s_and_saveexec_b32 s5, s5
; GFX10-32-NEXT:    v_readlane_b32 s6, v2, s6
; GFX10-32-NEXT:    v_mov_b32_e32 v4, s6
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v4
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s5
; GFX10-32-NEXT:    s_cbranch_execnz BB3_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s4
; GFX10-32-NEXT:    v_mov_b32_e32 v5, s1
; GFX10-32-NEXT:    v_mov_b32_e32 v4, s0
; GFX10-32-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-32-NEXT:    s_mov_b32 s0, exec_lo
; GFX10-32-NEXT:    global_store_dword v[4:5], v3, off
; GFX10-32-NEXT:  BB3_3: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s4, v1
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s1, s4, v1
; GFX10-32-NEXT:    s_and_saveexec_b32 s1, s1
; GFX10-32-NEXT:    v_readlane_b32 s4, v2, s4
; GFX10-32-NEXT:    v_mov_b32_e32 v3, s4
; GFX10-32-NEXT:    v_or_b32_e32 v0, v0, v3
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s1
; GFX10-32-NEXT:    s_cbranch_execnz BB3_3
; GFX10-32-NEXT:  ; %bb.4:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s0
; GFX10-32-NEXT:    v_mov_b32_e32 v1, s2
; GFX10-32-NEXT:    v_mov_b32_e32 v2, s3
; GFX10-32-NEXT:    global_store_dword v[1:2], v0, off
; GFX10-32-NEXT:    s_endpgm
;
; GFX10-64-LABEL: test_multiple_groups:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-64-NEXT:    s_mov_b64 s[4:5], exec
; GFX10-64-NEXT:  BB3_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s8, v0
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[6:7], s8, v0
; GFX10-64-NEXT:    s_and_saveexec_b64 s[6:7], s[6:7]
; GFX10-64-NEXT:    v_readlane_b32 s8, v2, s8
; GFX10-64-NEXT:    v_mov_b32_e32 v4, s8
; GFX10-64-NEXT:    v_or_b32_e32 v3, v3, v4
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[6:7]
; GFX10-64-NEXT:    s_cbranch_execnz BB3_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[4:5]
; GFX10-64-NEXT:    v_mov_b32_e32 v5, s1
; GFX10-64-NEXT:    v_mov_b32_e32 v4, s0
; GFX10-64-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-64-NEXT:    s_mov_b64 s[0:1], exec
; GFX10-64-NEXT:    global_store_dword v[4:5], v3, off
; GFX10-64-NEXT:  BB3_3: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s6, v1
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[4:5], s6, v1
; GFX10-64-NEXT:    s_and_saveexec_b64 s[4:5], s[4:5]
; GFX10-64-NEXT:    v_readlane_b32 s6, v2, s6
; GFX10-64-NEXT:    v_mov_b32_e32 v3, s6
; GFX10-64-NEXT:    v_or_b32_e32 v0, v0, v3
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[4:5]
; GFX10-64-NEXT:    s_cbranch_execnz BB3_3
; GFX10-64-NEXT:  ; %bb.4:
; GFX10-64-NEXT:    s_mov_b64 exec, s[0:1]
; GFX10-64-NEXT:    v_mov_b32_e32 v1, s2
; GFX10-64-NEXT:    v_mov_b32_e32 v2, s3
; GFX10-64-NEXT:    global_store_dword v[1:2], v0, off
; GFX10-64-NEXT:    s_endpgm
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %idx1)
  %readlane1 = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %idx1)
  %readlane1.1 = call i32 @llvm.amdgcn.readlane(i32 %val, i32 %readlane1)
  %readlane1.2 = call i32 @llvm.amdgcn.waterfall.end.i32(i32 %wf_token, i32 %readlane1.1)
  ; This store instruction should be outside the waterfall loop and the value
  ; being stored generated incrementally in the loop itself
  store i32 %readlane1.2, i32 addrspace(1)* %out1, align 4

  %wf_token2 = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %idx2)
  %readlane2 = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token2, i32 %idx2)
  %readlane2.1 = call i32 @llvm.amdgcn.readlane(i32 %val, i32 %readlane2)
  %readlane2.2 = call i32 @llvm.amdgcn.waterfall.end.i32(i32 %wf_token2, i32 %readlane2.1)
  store i32 %readlane2.2, i32 addrspace(1)* %out2, align 4

  ret void
}


define amdgpu_ps <4 x float> @test_waterfall_non_uniform_img_multi_rl(<8 x i32> addrspace(4)* inreg %in, <4 x i32> addrspace(4)* inreg %samp_in, i32 %index, float %s, i32 %val) #1 {
; PRE-GFX10-LABEL: test_waterfall_non_uniform_img_multi_rl:
; PRE-GFX10:       ; %bb.0:
; PRE-GFX10-NEXT:    s_mov_b64 s[4:5], exec
; PRE-GFX10-NEXT:    s_wqm_b64 exec, exec
; PRE-GFX10-NEXT:    v_mov_b32_e32 v4, v0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v5, v1
; PRE-GFX10-NEXT:    v_mov_b32_e32 v6, v2
; PRE-GFX10-NEXT:    v_mov_b32_e32 v0, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v1, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v2, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v3, 0
; PRE-GFX10-NEXT:    s_mov_b64 s[6:7], exec
; PRE-GFX10-NEXT:  BB4_1: ; =>This Inner Loop Header: Depth=1
; PRE-GFX10-NEXT:    v_readfirstlane_b32 s10, v4
; PRE-GFX10-NEXT:    v_cmp_eq_u32_e64 s[8:9], s10, v4
; PRE-GFX10-NEXT:    s_and_saveexec_b64 s[20:21], s[8:9]
; PRE-GFX10-NEXT:    s_bfe_i64 s[10:11], s[10:11], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[10:11], s[10:11], 5
; PRE-GFX10-NEXT:    s_add_u32 s10, s0, s10
; PRE-GFX10-NEXT:    v_readfirstlane_b32 s8, v6
; PRE-GFX10-NEXT:    s_addc_u32 s11, s1, s11
; PRE-GFX10-NEXT:    s_bfe_i64 s[8:9], s[8:9], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[8:9], s[8:9], 4
; PRE-GFX10-NEXT:    s_add_u32 s16, s2, s8
; PRE-GFX10-NEXT:    s_addc_u32 s17, s3, s9
; PRE-GFX10-NEXT:    s_load_dwordx8 s[8:15], s[10:11], 0x0
; PRE-GFX10-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; PRE-GFX10-NEXT:    s_waitcnt lgkmcnt(0)
; PRE-GFX10-NEXT:    image_sample v[7:10], v5, s[8:15], s[16:19] dmask:0xf
; PRE-GFX10-NEXT:    s_waitcnt vmcnt(0)
; PRE-GFX10-NEXT:    v_or_b32_e32 v0, v0, v7
; PRE-GFX10-NEXT:    v_or_b32_e32 v1, v1, v8
; PRE-GFX10-NEXT:    v_or_b32_e32 v2, v2, v9
; PRE-GFX10-NEXT:    v_or_b32_e32 v3, v3, v10
; PRE-GFX10-NEXT:    s_xor_b64 exec, exec, s[20:21]
; PRE-GFX10-NEXT:    s_cbranch_execnz BB4_1
; PRE-GFX10-NEXT:  ; %bb.2:
; PRE-GFX10-NEXT:    s_mov_b64 exec, s[6:7]
; PRE-GFX10-NEXT:    s_and_b64 exec, exec, s[4:5]
; PRE-GFX10-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_waterfall_non_uniform_img_multi_rl:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s4, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v4, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v5, v1
; GFX10-32-NEXT:    v_mov_b32_e32 v6, v2
; GFX10-32-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v2, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:    s_mov_b32 s5, exec_lo
; GFX10-32-NEXT:  BB4_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s6, v4
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s7, s6, v4
; GFX10-32-NEXT:    s_and_saveexec_b32 s20, s7
; GFX10-32-NEXT:    s_bfe_i64 s[6:7], s[6:7], 0x200000
; GFX10-32-NEXT:    v_readfirstlane_b32 s8, v6
; GFX10-32-NEXT:    s_lshl_b64 s[6:7], s[6:7], 5
; GFX10-32-NEXT:    s_add_u32 s6, s0, s6
; GFX10-32-NEXT:    s_addc_u32 s7, s1, s7
; GFX10-32-NEXT:    s_bfe_i64 s[8:9], s[8:9], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[8:9], s[8:9], 4
; GFX10-32-NEXT:    s_add_u32 s16, s2, s8
; GFX10-32-NEXT:    s_addc_u32 s17, s3, s9
; GFX10-32-NEXT:    s_load_dwordx8 s[8:15], s[6:7], 0x0
; GFX10-32-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; GFX10-32-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-32-NEXT:    image_sample v[7:10], v5, s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v0, v0, v7
; GFX10-32-NEXT:    v_or_b32_e32 v1, v1, v8
; GFX10-32-NEXT:    v_or_b32_e32 v2, v2, v9
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v10
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s20
; GFX10-32-NEXT:    s_cbranch_execnz BB4_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s5
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s4
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_waterfall_non_uniform_img_multi_rl:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[4:5], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v4, v0
; GFX10-64-NEXT:    v_mov_b32_e32 v5, v1
; GFX10-64-NEXT:    v_mov_b32_e32 v6, v2
; GFX10-64-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v2, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-64-NEXT:    s_mov_b64 s[6:7], exec
; GFX10-64-NEXT:  BB4_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s10, v4
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[8:9], s10, v4
; GFX10-64-NEXT:    s_and_saveexec_b64 s[20:21], s[8:9]
; GFX10-64-NEXT:    s_bfe_i64 s[8:9], s[10:11], 0x200000
; GFX10-64-NEXT:    v_readfirstlane_b32 s10, v6
; GFX10-64-NEXT:    s_lshl_b64 s[8:9], s[8:9], 5
; GFX10-64-NEXT:    s_add_u32 s8, s0, s8
; GFX10-64-NEXT:    s_addc_u32 s9, s1, s9
; GFX10-64-NEXT:    s_bfe_i64 s[10:11], s[10:11], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[10:11], s[10:11], 4
; GFX10-64-NEXT:    s_add_u32 s16, s2, s10
; GFX10-64-NEXT:    s_addc_u32 s17, s3, s11
; GFX10-64-NEXT:    s_load_dwordx8 s[8:15], s[8:9], 0x0
; GFX10-64-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; GFX10-64-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-64-NEXT:    image_sample v[7:10], v5, s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v0, v0, v7
; GFX10-64-NEXT:    v_or_b32_e32 v1, v1, v8
; GFX10-64-NEXT:    v_or_b32_e32 v2, v2, v9
; GFX10-64-NEXT:    v_or_b32_e32 v3, v3, v10
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[20:21]
; GFX10-64-NEXT:    s_cbranch_execnz BB4_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[6:7]
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[4:5]
; GFX10-64-NEXT:    ; return to shader part epilog
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_idx = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %index)
  %s_idx2 = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %val)
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx
  %ptr2 = getelementptr <4 x i32>, <4 x i32> addrspace(4)* %samp_in, i32 %s_idx2
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %samp = load <4 x i32>, <4 x i32> addrspace(4) * %ptr2, align 32
  %r = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %s, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %wf_token, <4 x float> %r)

  ret <4 x float> %r1
}

define amdgpu_ps <4 x float> @test_waterfall_non_uni_img_2_idx(<8 x i32> addrspace(4)* inreg %in, <4 x i32> addrspace(4)* inreg %samp_in, i32 %index1, i32 %index2, float %s) #1 {
; PRE-GFX10-LABEL: test_waterfall_non_uni_img_2_idx:
; PRE-GFX10:       ; %bb.0:
; PRE-GFX10-NEXT:    s_mov_b64 s[4:5], exec
; PRE-GFX10-NEXT:    s_wqm_b64 exec, exec
; PRE-GFX10-NEXT:    v_mov_b32_e32 v3, v0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v4, v1
; PRE-GFX10-NEXT:    v_mov_b32_e32 v5, v2
; PRE-GFX10-NEXT:    v_mov_b32_e32 v0, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v1, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v2, 0
; PRE-GFX10-NEXT:    s_mov_b64 s[6:7], exec
; PRE-GFX10-NEXT:    v_mov_b32_e32 v6, 0
; PRE-GFX10-NEXT:  BB5_1: ; =>This Inner Loop Header: Depth=1
; PRE-GFX10-NEXT:    v_readfirstlane_b32 s12, v3
; PRE-GFX10-NEXT:    v_readfirstlane_b32 s13, v4
; PRE-GFX10-NEXT:    v_cmp_eq_u32_e64 s[8:9], s12, v3
; PRE-GFX10-NEXT:    v_cmp_eq_u32_e64 s[10:11], s13, v4
; PRE-GFX10-NEXT:    s_and_b64 s[8:9], s[8:9], s[10:11]
; PRE-GFX10-NEXT:    s_and_saveexec_b64 s[20:21], s[8:9]
; PRE-GFX10-NEXT:    s_bfe_i64 s[8:9], s[12:13], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[8:9], s[8:9], 5
; PRE-GFX10-NEXT:    s_add_u32 s8, s0, s8
; PRE-GFX10-NEXT:    s_mov_b32 s10, s13
; PRE-GFX10-NEXT:    s_addc_u32 s9, s1, s9
; PRE-GFX10-NEXT:    s_bfe_i64 s[10:11], s[10:11], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[10:11], s[10:11], 4
; PRE-GFX10-NEXT:    s_add_u32 s16, s2, s10
; PRE-GFX10-NEXT:    s_addc_u32 s17, s3, s11
; PRE-GFX10-NEXT:    s_load_dwordx8 s[8:15], s[8:9], 0x0
; PRE-GFX10-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; PRE-GFX10-NEXT:    s_waitcnt lgkmcnt(0)
; PRE-GFX10-NEXT:    image_sample v[7:10], v5, s[8:15], s[16:19] dmask:0xf
; PRE-GFX10-NEXT:    s_waitcnt vmcnt(0)
; PRE-GFX10-NEXT:    v_or_b32_e32 v0, v0, v7
; PRE-GFX10-NEXT:    v_or_b32_e32 v1, v1, v8
; PRE-GFX10-NEXT:    v_or_b32_e32 v2, v2, v9
; PRE-GFX10-NEXT:    v_or_b32_e32 v6, v6, v10
; PRE-GFX10-NEXT:    s_xor_b64 exec, exec, s[20:21]
; PRE-GFX10-NEXT:    s_cbranch_execnz BB5_1
; PRE-GFX10-NEXT:  ; %bb.2:
; PRE-GFX10-NEXT:    s_mov_b64 exec, s[6:7]
; PRE-GFX10-NEXT:    s_and_b64 exec, exec, s[4:5]
; PRE-GFX10-NEXT:    v_mov_b32_e32 v3, v6
; PRE-GFX10-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_waterfall_non_uni_img_2_idx:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s4, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v4, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v5, v1
; GFX10-32-NEXT:    v_mov_b32_e32 v6, v2
; GFX10-32-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v2, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:    s_mov_b32 s5, exec_lo
; GFX10-32-NEXT:  BB5_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s8, v4
; GFX10-32-NEXT:    v_readfirstlane_b32 s9, v5
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s6, s8, v4
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s7, s9, v5
; GFX10-32-NEXT:    s_and_b32 s6, s6, s7
; GFX10-32-NEXT:    s_and_saveexec_b32 s20, s6
; GFX10-32-NEXT:    s_bfe_i64 s[6:7], s[8:9], 0x200000
; GFX10-32-NEXT:    s_mov_b32 s8, s9
; GFX10-32-NEXT:    s_lshl_b64 s[6:7], s[6:7], 5
; GFX10-32-NEXT:    s_add_u32 s6, s0, s6
; GFX10-32-NEXT:    s_addc_u32 s7, s1, s7
; GFX10-32-NEXT:    s_bfe_i64 s[8:9], s[8:9], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[8:9], s[8:9], 4
; GFX10-32-NEXT:    s_add_u32 s16, s2, s8
; GFX10-32-NEXT:    s_addc_u32 s17, s3, s9
; GFX10-32-NEXT:    s_load_dwordx8 s[8:15], s[6:7], 0x0
; GFX10-32-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; GFX10-32-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-32-NEXT:    image_sample v[7:10], v6, s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v0, v0, v7
; GFX10-32-NEXT:    v_or_b32_e32 v1, v1, v8
; GFX10-32-NEXT:    v_or_b32_e32 v2, v2, v9
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v10
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s20
; GFX10-32-NEXT:    s_cbranch_execnz BB5_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s5
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s4
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_waterfall_non_uni_img_2_idx:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[4:5], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v3, v0
; GFX10-64-NEXT:    v_mov_b32_e32 v4, v1
; GFX10-64-NEXT:    v_mov_b32_e32 v5, v2
; GFX10-64-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v2, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v13, 0
; GFX10-64-NEXT:    s_mov_b64 s[6:7], exec
; GFX10-64-NEXT:  BB5_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s12, v3
; GFX10-64-NEXT:    v_readfirstlane_b32 s13, v4
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[8:9], s12, v3
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[10:11], s13, v4
; GFX10-64-NEXT:    s_and_b64 s[8:9], s[8:9], s[10:11]
; GFX10-64-NEXT:    s_and_saveexec_b64 s[20:21], s[8:9]
; GFX10-64-NEXT:    s_bfe_i64 s[8:9], s[12:13], 0x200000
; GFX10-64-NEXT:    s_mov_b32 s10, s13
; GFX10-64-NEXT:    s_lshl_b64 s[8:9], s[8:9], 5
; GFX10-64-NEXT:    s_add_u32 s8, s0, s8
; GFX10-64-NEXT:    s_addc_u32 s9, s1, s9
; GFX10-64-NEXT:    s_bfe_i64 s[10:11], s[10:11], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[10:11], s[10:11], 4
; GFX10-64-NEXT:    s_add_u32 s16, s2, s10
; GFX10-64-NEXT:    s_addc_u32 s17, s3, s11
; GFX10-64-NEXT:    s_load_dwordx8 s[8:15], s[8:9], 0x0
; GFX10-64-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; GFX10-64-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-64-NEXT:    image_sample v[7:10], v5, s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v0, v0, v7
; GFX10-64-NEXT:    v_or_b32_e32 v1, v1, v8
; GFX10-64-NEXT:    v_or_b32_e32 v2, v2, v9
; GFX10-64-NEXT:    v_or_b32_e32 v13, v13, v10
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[20:21]
; GFX10-64-NEXT:    s_cbranch_execnz BB5_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[6:7]
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[4:5]
; GFX10-64-NEXT:    v_mov_b32_e32 v3, v13
; GFX10-64-NEXT:    ; return to shader part epilog
  %t_idx = insertelement <2 x i32> undef, i32 %index1, i32 0
  %combined_idx = insertelement <2 x i32> %t_idx, i32 %index2, i32 1
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.v2i32(<2 x i32> %combined_idx)
  %s_c_idx = call <2 x i32> @llvm.amdgcn.waterfall.readfirstlane.v2i32.v2i32(i32 %wf_token, <2 x i32> %combined_idx)
  %s_idx1 = extractelement <2 x i32> %s_c_idx, i32 0
  %s_idx2 = extractelement <2 x i32> %s_c_idx, i32 1
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx1
  %ptr2 = getelementptr <4 x i32>, <4 x i32> addrspace(4)* %samp_in, i32 %s_idx2
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %samp = load <4 x i32>, <4 x i32> addrspace(4) * %ptr2, align 32
  %r = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %s, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %wf_token, <4 x float> %r)

  ret <4 x float> %r1
}

define amdgpu_ps void @test_waterfall_non_uniform_img_single_store(<8 x i32> addrspace(4)* inreg %in, i32 %index, i32 %s, <4 x float> %data) #1 {
; VI-LABEL: test_waterfall_non_uniform_img_single_store:
; VI:       ; %bb.0:
; VI-NEXT:    v_mov_b32_e32 v6, v1
; VI-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; VI-NEXT:    v_mov_b32_e32 v10, s1
; VI-NEXT:    v_lshlrev_b64 v[7:8], 5, v[0:1]
; VI-NEXT:    v_mov_b32_e32 v9, s0
; VI-NEXT:    v_add_u32_e32 v7, vcc, v9, v7
; VI-NEXT:    v_addc_u32_e32 v8, vcc, v10, v8, vcc
; VI-NEXT:    v_add_u32_e32 v11, vcc, 16, v7
; VI-NEXT:    v_addc_u32_e32 v12, vcc, 0, v8, vcc
; VI-NEXT:    flat_load_dwordx4 v[7:10], v[7:8]
; VI-NEXT:    flat_load_dwordx4 v[11:14], v[11:12]
; VI-NEXT:    s_mov_b64 s[0:1], exec
; VI-NEXT:  BB6_1: ; =>This Inner Loop Header: Depth=1
; VI-NEXT:    v_readfirstlane_b32 s0, v0
; VI-NEXT:    v_cmp_eq_u32_e64 s[0:1], s0, v0
; VI-NEXT:    s_and_saveexec_b64 s[8:9], s[0:1]
; VI-NEXT:    s_waitcnt vmcnt(1)
; VI-NEXT:    v_readfirstlane_b32 s0, v7
; VI-NEXT:    v_readfirstlane_b32 s1, v8
; VI-NEXT:    v_readfirstlane_b32 s2, v9
; VI-NEXT:    v_readfirstlane_b32 s3, v10
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_readfirstlane_b32 s4, v11
; VI-NEXT:    v_readfirstlane_b32 s5, v12
; VI-NEXT:    v_readfirstlane_b32 s6, v13
; VI-NEXT:    v_readfirstlane_b32 s7, v14
; VI-NEXT:    s_nop 4
; VI-NEXT:    image_store v[2:5], v6, s[0:7] dmask:0xf unorm
; VI-NEXT:    s_xor_b64 exec, exec, s[8:9]
; VI-NEXT:    s_cbranch_execnz BB6_1
; VI-NEXT:  ; %bb.2:
; VI-NEXT:    s_endpgm
;
; GFX9-LABEL: test_waterfall_non_uniform_img_single_store:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    v_mov_b32_e32 v6, v1
; GFX9-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX9-NEXT:    v_mov_b32_e32 v10, s1
; GFX9-NEXT:    v_lshlrev_b64 v[7:8], 5, v[0:1]
; GFX9-NEXT:    v_mov_b32_e32 v9, s0
; GFX9-NEXT:    v_add_co_u32_e32 v11, vcc, v9, v7
; GFX9-NEXT:    v_addc_co_u32_e32 v12, vcc, v10, v8, vcc
; GFX9-NEXT:    global_load_dwordx4 v[7:10], v[11:12], off
; GFX9-NEXT:    global_load_dwordx4 v[11:14], v[11:12], off offset:16
; GFX9-NEXT:    s_mov_b64 s[0:1], exec
; GFX9-NEXT:  BB6_1: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT:    v_readfirstlane_b32 s0, v0
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[0:1], s0, v0
; GFX9-NEXT:    s_and_saveexec_b64 s[8:9], s[0:1]
; GFX9-NEXT:    s_waitcnt vmcnt(1)
; GFX9-NEXT:    v_readfirstlane_b32 s0, v7
; GFX9-NEXT:    v_readfirstlane_b32 s1, v8
; GFX9-NEXT:    v_readfirstlane_b32 s2, v9
; GFX9-NEXT:    v_readfirstlane_b32 s3, v10
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_readfirstlane_b32 s4, v11
; GFX9-NEXT:    v_readfirstlane_b32 s5, v12
; GFX9-NEXT:    v_readfirstlane_b32 s6, v13
; GFX9-NEXT:    v_readfirstlane_b32 s7, v14
; GFX9-NEXT:    s_nop 4
; GFX9-NEXT:    image_store v[2:5], v6, s[0:7] dmask:0xf unorm
; GFX9-NEXT:    s_xor_b64 exec, exec, s[8:9]
; GFX9-NEXT:    s_cbranch_execnz BB6_1
; GFX9-NEXT:  ; %bb.2:
; GFX9-NEXT:    s_endpgm
;
; GFX10-32-LABEL: test_waterfall_non_uniform_img_single_store:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    v_mov_b32_e32 v6, v1
; GFX10-32-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v10, s1
; GFX10-32-NEXT:    v_mov_b32_e32 v9, s0
; GFX10-32-NEXT:    s_mov_b32 s0, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    v_lshlrev_b64 v[7:8], 5, v[0:1]
; GFX10-32-NEXT:    v_add_co_u32_e64 v11, vcc_lo, v9, v7
; GFX10-32-NEXT:    v_add_co_ci_u32_e32 v12, vcc_lo, v10, v8, vcc_lo
; GFX10-32-NEXT:    s_clause 0x1
; GFX10-32-NEXT:    global_load_dwordx4 v[7:10], v[11:12], off
; GFX10-32-NEXT:    global_load_dwordx4 v[11:14], v[11:12], off offset:16
; GFX10-32-NEXT:  BB6_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s0, v0
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s0, s0, v0
; GFX10-32-NEXT:    s_and_saveexec_b32 s8, s0
; GFX10-32-NEXT:    s_waitcnt vmcnt(1)
; GFX10-32-NEXT:    v_readfirstlane_b32 s0, v7
; GFX10-32-NEXT:    v_readfirstlane_b32 s1, v8
; GFX10-32-NEXT:    v_readfirstlane_b32 s2, v9
; GFX10-32-NEXT:    v_readfirstlane_b32 s3, v10
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_readfirstlane_b32 s4, v11
; GFX10-32-NEXT:    v_readfirstlane_b32 s5, v12
; GFX10-32-NEXT:    v_readfirstlane_b32 s6, v13
; GFX10-32-NEXT:    v_readfirstlane_b32 s7, v14
; GFX10-32-NEXT:    s_nop 4
; GFX10-32-NEXT:    image_store v[2:5], v6, s[0:7] dmask:0xf dim:SQ_RSRC_IMG_1D unorm
; GFX10-32-NEXT:    s_waitcnt_depctr 0xffe3
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s8
; GFX10-32-NEXT:    s_cbranch_execnz BB6_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_endpgm
;
; GFX10-64-LABEL: test_waterfall_non_uniform_img_single_store:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    v_mov_b32_e32 v6, v1
; GFX10-64-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX10-64-NEXT:    v_mov_b32_e32 v10, s1
; GFX10-64-NEXT:    v_mov_b32_e32 v9, s0
; GFX10-64-NEXT:    s_mov_b64 s[0:1], exec
; GFX10-64-NEXT:    v_lshlrev_b64 v[7:8], 5, v[0:1]
; GFX10-64-NEXT:    v_add_co_u32_e64 v11, vcc, v9, v7
; GFX10-64-NEXT:    v_add_co_ci_u32_e32 v12, vcc, v10, v8, vcc
; GFX10-64-NEXT:    s_clause 0x1
; GFX10-64-NEXT:    global_load_dwordx4 v[7:10], v[11:12], off
; GFX10-64-NEXT:    global_load_dwordx4 v[11:14], v[11:12], off offset:16
; GFX10-64-NEXT:  BB6_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s0, v0
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[0:1], s0, v0
; GFX10-64-NEXT:    s_and_saveexec_b64 s[8:9], s[0:1]
; GFX10-64-NEXT:    s_waitcnt vmcnt(1)
; GFX10-64-NEXT:    v_readfirstlane_b32 s0, v7
; GFX10-64-NEXT:    v_readfirstlane_b32 s1, v8
; GFX10-64-NEXT:    v_readfirstlane_b32 s2, v9
; GFX10-64-NEXT:    v_readfirstlane_b32 s3, v10
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_readfirstlane_b32 s4, v11
; GFX10-64-NEXT:    v_readfirstlane_b32 s5, v12
; GFX10-64-NEXT:    v_readfirstlane_b32 s6, v13
; GFX10-64-NEXT:    v_readfirstlane_b32 s7, v14
; GFX10-64-NEXT:    s_nop 4
; GFX10-64-NEXT:    image_store v[2:5], v6, s[0:7] dmask:0xf dim:SQ_RSRC_IMG_1D unorm
; GFX10-64-NEXT:    s_waitcnt_depctr 0xffe3
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[8:9]
; GFX10-64-NEXT:    s_cbranch_execnz BB6_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_endpgm
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %index
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_rsrc = call <8 x i32> @llvm.amdgcn.waterfall.readfirstlane.v8i32.v8i32(i32 %wf_token, <8 x i32> %rsrc)
  %s_rsrc_use = call <8 x i32> @llvm.amdgcn.waterfall.last.use.v8i32(i32 %wf_token, <8 x i32> %s_rsrc)
  call void @llvm.amdgcn.image.store.1d.v4f32.i32(<4 x float> %data, i32 15, i32 %s, <8 x i32> %s_rsrc_use, i32 0, i32 0)

  ret void
}

define amdgpu_ps void @test_remove_waterfall_last_use(<8 x i32> addrspace(4)* inreg %in, i32 %index, i32 %s, <4 x float> %data) #1 {
; PRE-GFX10-LABEL: test_remove_waterfall_last_use:
; PRE-GFX10:       ; %bb.0:
; PRE-GFX10-NEXT:    s_load_dwordx8 s[0:7], s[0:1], 0x0
; PRE-GFX10-NEXT:    s_waitcnt lgkmcnt(0)
; PRE-GFX10-NEXT:    image_store v[2:5], v1, s[0:7] dmask:0xf unorm
; PRE-GFX10-NEXT:    s_endpgm
;
; GFX10-32-LABEL: test_remove_waterfall_last_use:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_load_dwordx8 s[0:7], s[0:1], 0x0
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-32-NEXT:    image_store v[2:5], v1, s[0:7] dmask:0xf dim:SQ_RSRC_IMG_1D unorm
; GFX10-32-NEXT:    s_endpgm
;
; GFX10-64-LABEL: test_remove_waterfall_last_use:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_load_dwordx8 s[0:7], s[0:1], 0x0
; GFX10-64-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-64-NEXT:    image_store v[2:5], v1, s[0:7] dmask:0xf dim:SQ_RSRC_IMG_1D unorm
; GFX10-64-NEXT:    s_endpgm
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %in, align 32
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_rsrc = call <8 x i32> @llvm.amdgcn.waterfall.readfirstlane.v8i32.v8i32(i32 %wf_token, <8 x i32> %rsrc)
  %s_rsrc_use = call <8 x i32> @llvm.amdgcn.waterfall.last.use.v8i32(i32 %wf_token, <8 x i32> %s_rsrc)
  call void @llvm.amdgcn.image.store.1d.v4f32.i32(<4 x float> %data, i32 15, i32 %s, <8 x i32> %s_rsrc_use, i32 0, i32 0)

  ret void
}

define amdgpu_ps <4 x float> @test_remove_waterfall_multi_rl(<8 x i32> addrspace(4)* inreg %in, <4 x i32> addrspace(4)* inreg %samp_in, i32 %index, float %s, i32 inreg %val1, i32 inreg %val2) #1 {
; PRE-GFX10-LABEL: test_remove_waterfall_multi_rl:
; PRE-GFX10:       ; %bb.0:
; PRE-GFX10-NEXT:    s_mov_b64 s[12:13], exec
; PRE-GFX10-NEXT:    s_wqm_b64 exec, exec
; PRE-GFX10-NEXT:    s_mov_b32 s6, s5
; PRE-GFX10-NEXT:    s_bfe_i64 s[4:5], s[4:5], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[4:5], s[4:5], 5
; PRE-GFX10-NEXT:    s_add_u32 s0, s0, s4
; PRE-GFX10-NEXT:    s_addc_u32 s1, s1, s5
; PRE-GFX10-NEXT:    s_bfe_i64 s[4:5], s[6:7], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[4:5], s[4:5], 4
; PRE-GFX10-NEXT:    s_add_u32 s8, s2, s4
; PRE-GFX10-NEXT:    s_addc_u32 s9, s3, s5
; PRE-GFX10-NEXT:    s_load_dwordx8 s[0:7], s[0:1], 0x0
; PRE-GFX10-NEXT:    s_load_dwordx4 s[8:11], s[8:9], 0x0
; PRE-GFX10-NEXT:    s_waitcnt lgkmcnt(0)
; PRE-GFX10-NEXT:    image_sample v[0:3], v1, s[0:7], s[8:11] dmask:0xf
; PRE-GFX10-NEXT:    s_and_b64 exec, exec, s[12:13]
; PRE-GFX10-NEXT:    s_waitcnt vmcnt(0)
; PRE-GFX10-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_remove_waterfall_multi_rl:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s12, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    s_mov_b32 s6, s5
; GFX10-32-NEXT:    s_bfe_i64 s[4:5], s[4:5], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[4:5], s[4:5], 5
; GFX10-32-NEXT:    s_add_u32 s0, s0, s4
; GFX10-32-NEXT:    s_addc_u32 s1, s1, s5
; GFX10-32-NEXT:    s_bfe_i64 s[4:5], s[6:7], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[4:5], s[4:5], 4
; GFX10-32-NEXT:    s_add_u32 s8, s2, s4
; GFX10-32-NEXT:    s_addc_u32 s9, s3, s5
; GFX10-32-NEXT:    s_load_dwordx8 s[0:7], s[0:1], 0x0
; GFX10-32-NEXT:    s_load_dwordx4 s[8:11], s[8:9], 0x0
; GFX10-32-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-32-NEXT:    image_sample v[0:3], v1, s[0:7], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-32-NEXT:    s_waitcnt_depctr 0xffe3
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s12
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_remove_waterfall_multi_rl:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[12:13], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    s_mov_b32 s6, s5
; GFX10-64-NEXT:    s_bfe_i64 s[4:5], s[4:5], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[4:5], s[4:5], 5
; GFX10-64-NEXT:    s_add_u32 s0, s0, s4
; GFX10-64-NEXT:    s_addc_u32 s1, s1, s5
; GFX10-64-NEXT:    s_bfe_i64 s[4:5], s[6:7], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[4:5], s[4:5], 4
; GFX10-64-NEXT:    s_add_u32 s8, s2, s4
; GFX10-64-NEXT:    s_addc_u32 s9, s3, s5
; GFX10-64-NEXT:    s_load_dwordx8 s[0:7], s[0:1], 0x0
; GFX10-64-NEXT:    s_load_dwordx4 s[8:11], s[8:9], 0x0
; GFX10-64-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-64-NEXT:    image_sample v[0:3], v1, s[0:7], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-64-NEXT:    s_waitcnt_depctr 0xffe3
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[12:13]
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    ; return to shader part epilog
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_idx = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %val1)
  %s_idx2 = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %val2)
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx
  %ptr2 = getelementptr <4 x i32>, <4 x i32> addrspace(4)* %samp_in, i32 %s_idx2
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %samp = load <4 x i32>, <4 x i32> addrspace(4) * %ptr2, align 32
  %r = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %s, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %wf_token, <4 x float> %r)

  ret <4 x float> %r1
}

define amdgpu_ps <4 x float> @test_keep_waterfall_multi_rl(<8 x i32> addrspace(4)* inreg %in, <4 x i32> addrspace(4)* inreg %samp_in, i32 %index, float %s, i32 inreg %val) #1 {
; PRE-GFX10-LABEL: test_keep_waterfall_multi_rl:
; PRE-GFX10:       ; %bb.0:
; PRE-GFX10-NEXT:    s_mov_b64 s[6:7], exec
; PRE-GFX10-NEXT:    s_wqm_b64 exec, exec
; PRE-GFX10-NEXT:    v_mov_b32_e32 v4, v0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v5, v1
; PRE-GFX10-NEXT:    v_mov_b32_e32 v0, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v1, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v2, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v3, 0
; PRE-GFX10-NEXT:    s_mov_b64 s[8:9], exec
; PRE-GFX10-NEXT:  BB9_1: ; =>This Inner Loop Header: Depth=1
; PRE-GFX10-NEXT:    v_readfirstlane_b32 s12, v4
; PRE-GFX10-NEXT:    v_cmp_eq_u32_e64 s[10:11], s12, v4
; PRE-GFX10-NEXT:    s_and_saveexec_b64 s[10:11], s[10:11]
; PRE-GFX10-NEXT:    s_bfe_i64 s[12:13], s[12:13], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[12:13], s[12:13], 5
; PRE-GFX10-NEXT:    s_add_u32 s12, s0, s12
; PRE-GFX10-NEXT:    s_addc_u32 s13, s1, s13
; PRE-GFX10-NEXT:    s_bfe_i64 s[14:15], s[4:5], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[14:15], s[14:15], 4
; PRE-GFX10-NEXT:    s_add_u32 s20, s2, s14
; PRE-GFX10-NEXT:    s_addc_u32 s21, s3, s15
; PRE-GFX10-NEXT:    s_load_dwordx8 s[12:19], s[12:13], 0x0
; PRE-GFX10-NEXT:    s_load_dwordx4 s[20:23], s[20:21], 0x0
; PRE-GFX10-NEXT:    s_waitcnt lgkmcnt(0)
; PRE-GFX10-NEXT:    image_sample v[6:9], v5, s[12:19], s[20:23] dmask:0xf
; PRE-GFX10-NEXT:    s_waitcnt vmcnt(0)
; PRE-GFX10-NEXT:    v_or_b32_e32 v0, v0, v6
; PRE-GFX10-NEXT:    v_or_b32_e32 v1, v1, v7
; PRE-GFX10-NEXT:    v_or_b32_e32 v2, v2, v8
; PRE-GFX10-NEXT:    v_or_b32_e32 v3, v3, v9
; PRE-GFX10-NEXT:    s_xor_b64 exec, exec, s[10:11]
; PRE-GFX10-NEXT:    s_cbranch_execnz BB9_1
; PRE-GFX10-NEXT:  ; %bb.2:
; PRE-GFX10-NEXT:    s_mov_b64 exec, s[8:9]
; PRE-GFX10-NEXT:    s_and_b64 exec, exec, s[6:7]
; PRE-GFX10-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_keep_waterfall_multi_rl:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s5, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v4, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v5, v1
; GFX10-32-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v2, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:    s_mov_b32 s6, exec_lo
; GFX10-32-NEXT:  BB9_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s8, v4
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s7, s8, v4
; GFX10-32-NEXT:    s_and_saveexec_b32 s7, s7
; GFX10-32-NEXT:    s_bfe_i64 s[8:9], s[8:9], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[8:9], s[8:9], 5
; GFX10-32-NEXT:    s_add_u32 s8, s0, s8
; GFX10-32-NEXT:    s_addc_u32 s9, s1, s9
; GFX10-32-NEXT:    s_bfe_i64 s[10:11], s[4:5], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[10:11], s[10:11], 4
; GFX10-32-NEXT:    s_add_u32 s16, s2, s10
; GFX10-32-NEXT:    s_addc_u32 s17, s3, s11
; GFX10-32-NEXT:    s_load_dwordx8 s[8:15], s[8:9], 0x0
; GFX10-32-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; GFX10-32-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-32-NEXT:    image_sample v[6:9], v5, s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v0, v0, v6
; GFX10-32-NEXT:    v_or_b32_e32 v1, v1, v7
; GFX10-32-NEXT:    v_or_b32_e32 v2, v2, v8
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v9
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s7
; GFX10-32-NEXT:    s_cbranch_execnz BB9_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s6
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s5
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_keep_waterfall_multi_rl:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[6:7], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v4, v0
; GFX10-64-NEXT:    v_mov_b32_e32 v5, v1
; GFX10-64-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v2, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-64-NEXT:    s_mov_b64 s[8:9], exec
; GFX10-64-NEXT:  BB9_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s12, v4
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[10:11], s12, v4
; GFX10-64-NEXT:    s_and_saveexec_b64 s[10:11], s[10:11]
; GFX10-64-NEXT:    s_bfe_i64 s[12:13], s[12:13], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[12:13], s[12:13], 5
; GFX10-64-NEXT:    s_add_u32 s12, s0, s12
; GFX10-64-NEXT:    s_addc_u32 s13, s1, s13
; GFX10-64-NEXT:    s_bfe_i64 s[14:15], s[4:5], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[14:15], s[14:15], 4
; GFX10-64-NEXT:    s_add_u32 s20, s2, s14
; GFX10-64-NEXT:    s_addc_u32 s21, s3, s15
; GFX10-64-NEXT:    s_load_dwordx8 s[12:19], s[12:13], 0x0
; GFX10-64-NEXT:    s_load_dwordx4 s[20:23], s[20:21], 0x0
; GFX10-64-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-64-NEXT:    image_sample v[6:9], v5, s[12:19], s[20:23] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v0, v0, v6
; GFX10-64-NEXT:    v_or_b32_e32 v1, v1, v7
; GFX10-64-NEXT:    v_or_b32_e32 v2, v2, v8
; GFX10-64-NEXT:    v_or_b32_e32 v3, v3, v9
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[10:11]
; GFX10-64-NEXT:    s_cbranch_execnz BB9_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[8:9]
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[6:7]
; GFX10-64-NEXT:    ; return to shader part epilog
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_idx = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %index)
  %s_idx2 = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %val)
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx
  %ptr2 = getelementptr <4 x i32>, <4 x i32> addrspace(4)* %samp_in, i32 %s_idx2
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %samp = load <4 x i32>, <4 x i32> addrspace(4) * %ptr2, align 32
  %r = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %s, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %wf_token, <4 x float> %r)

  ret <4 x float> %r1
}

define amdgpu_ps void @test_waterfall_sample_with_kill(<8 x i32> addrspace(4)* inreg %in, <4 x i32> addrspace(4)* inreg %samp_in, i32 %index, float %s, i32 inreg %val) #1 {
; PRE-GFX10-LABEL: test_waterfall_sample_with_kill:
; PRE-GFX10:       ; %bb.0:
; PRE-GFX10-NEXT:    s_mov_b64 s[6:7], exec
; PRE-GFX10-NEXT:    s_wqm_b64 exec, exec
; PRE-GFX10-NEXT:    v_mov_b32_e32 v2, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v3, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v4, 0
; PRE-GFX10-NEXT:    v_mov_b32_e32 v5, 0
; PRE-GFX10-NEXT:    s_mov_b64 s[8:9], exec
; PRE-GFX10-NEXT:  BB10_1: ; =>This Inner Loop Header: Depth=1
; PRE-GFX10-NEXT:    v_readfirstlane_b32 s12, v0
; PRE-GFX10-NEXT:    v_cmp_eq_u32_e64 s[10:11], s12, v0
; PRE-GFX10-NEXT:    s_and_saveexec_b64 s[10:11], s[10:11]
; PRE-GFX10-NEXT:    s_bfe_i64 s[12:13], s[12:13], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[12:13], s[12:13], 5
; PRE-GFX10-NEXT:    s_add_u32 s12, s0, s12
; PRE-GFX10-NEXT:    s_addc_u32 s13, s1, s13
; PRE-GFX10-NEXT:    s_bfe_i64 s[14:15], s[4:5], 0x200000
; PRE-GFX10-NEXT:    s_lshl_b64 s[14:15], s[14:15], 4
; PRE-GFX10-NEXT:    s_add_u32 s20, s2, s14
; PRE-GFX10-NEXT:    s_addc_u32 s21, s3, s15
; PRE-GFX10-NEXT:    s_load_dwordx8 s[12:19], s[12:13], 0x0
; PRE-GFX10-NEXT:    s_load_dwordx4 s[20:23], s[20:21], 0x0
; PRE-GFX10-NEXT:    s_waitcnt lgkmcnt(0)
; PRE-GFX10-NEXT:    image_sample v[6:9], v1, s[12:19], s[20:23] dmask:0xf
; PRE-GFX10-NEXT:    s_waitcnt vmcnt(0)
; PRE-GFX10-NEXT:    v_or_b32_e32 v2, v2, v6
; PRE-GFX10-NEXT:    v_or_b32_e32 v3, v3, v7
; PRE-GFX10-NEXT:    v_or_b32_e32 v4, v4, v8
; PRE-GFX10-NEXT:    v_or_b32_e32 v5, v5, v9
; PRE-GFX10-NEXT:    s_xor_b64 exec, exec, s[10:11]
; PRE-GFX10-NEXT:    s_cbranch_execnz BB10_1
; PRE-GFX10-NEXT:  ; %bb.2:
; PRE-GFX10-NEXT:    s_mov_b64 exec, s[8:9]
; PRE-GFX10-NEXT:    s_and_b64 exec, exec, s[6:7]
; PRE-GFX10-NEXT:    v_cmp_gt_f32_e32 vcc, 0, v2
; PRE-GFX10-NEXT:    s_and_saveexec_b64 s[0:1], vcc
; PRE-GFX10-NEXT:    s_xor_b64 s[0:1], exec, s[0:1]
; PRE-GFX10-NEXT:    s_cbranch_execz BB10_5
; PRE-GFX10-NEXT:  ; %bb.3: ; %.kill
; PRE-GFX10-NEXT:    v_cmp_ne_u32_e64 s[2:3], 0, 0
; PRE-GFX10-NEXT:    s_xor_b64 s[4:5], s[2:3], exec
; PRE-GFX10-NEXT:    s_andn2_b64 s[4:5], s[6:7], s[4:5]
; PRE-GFX10-NEXT:    s_cbranch_scc0 BB10_7
; PRE-GFX10-NEXT:  ; %bb.4: ; %.kill
; PRE-GFX10-NEXT:    s_and_b64 exec, exec, s[2:3]
; PRE-GFX10-NEXT:  BB10_5: ; %.exit
; PRE-GFX10-NEXT:    s_or_b64 exec, exec, s[0:1]
; PRE-GFX10-NEXT:    s_cbranch_execz BB10_7
; PRE-GFX10-NEXT:  ; %bb.6: ; %.exit
; PRE-GFX10-NEXT:    v_mov_b32_e32 v0, 0
; PRE-GFX10-NEXT:    exp mrt0 v0, off, off, off done vm
; PRE-GFX10-NEXT:    s_endpgm
; PRE-GFX10-NEXT:  BB10_7:
; PRE-GFX10-NEXT:    s_mov_b64 exec, 0
; PRE-GFX10-NEXT:    exp null off, off, off, off done vm
; PRE-GFX10-NEXT:    s_endpgm
;
; GFX10-32-LABEL: test_waterfall_sample_with_kill:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s5, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v11, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v13, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v15, 0
; GFX10-32-NEXT:    s_mov_b32 s6, exec_lo
; GFX10-32-NEXT:  BB10_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s8, v0
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s7, s8, v0
; GFX10-32-NEXT:    s_and_saveexec_b32 s7, s7
; GFX10-32-NEXT:    s_bfe_i64 s[8:9], s[8:9], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[8:9], s[8:9], 5
; GFX10-32-NEXT:    s_add_u32 s8, s0, s8
; GFX10-32-NEXT:    s_addc_u32 s9, s1, s9
; GFX10-32-NEXT:    s_bfe_i64 s[10:11], s[4:5], 0x200000
; GFX10-32-NEXT:    s_lshl_b64 s[10:11], s[10:11], 4
; GFX10-32-NEXT:    s_add_u32 s16, s2, s10
; GFX10-32-NEXT:    s_addc_u32 s17, s3, s11
; GFX10-32-NEXT:    s_load_dwordx8 s[8:15], s[8:9], 0x0
; GFX10-32-NEXT:    s_load_dwordx4 s[16:19], s[16:17], 0x0
; GFX10-32-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-32-NEXT:    image_sample v[6:9], v1, s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v11, v11, v6
; GFX10-32-NEXT:    v_or_b32_e32 v13, v13, v7
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v8
; GFX10-32-NEXT:    v_or_b32_e32 v15, v15, v9
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s7
; GFX10-32-NEXT:    s_cbranch_execnz BB10_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s6
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s5
; GFX10-32-NEXT:    v_cmp_gt_f32_e32 vcc_lo, 0, v11
; GFX10-32-NEXT:    s_and_saveexec_b32 s0, vcc_lo
; GFX10-32-NEXT:    s_xor_b32 s0, exec_lo, s0
; GFX10-32-NEXT:    s_cbranch_execz BB10_5
; GFX10-32-NEXT:  ; %bb.3: ; %.kill
; GFX10-32-NEXT:    v_cmp_ne_u32_e64 s1, 0, 0
; GFX10-32-NEXT:    s_xor_b32 s2, s1, exec_lo
; GFX10-32-NEXT:    s_andn2_b32 s2, s5, s2
; GFX10-32-NEXT:    s_cbranch_scc0 BB10_7
; GFX10-32-NEXT:  ; %bb.4: ; %.kill
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s1
; GFX10-32-NEXT:  BB10_5: ; %.exit
; GFX10-32-NEXT:    s_or_b32 exec_lo, exec_lo, s0
; GFX10-32-NEXT:    s_cbranch_execz BB10_7
; GFX10-32-NEXT:  ; %bb.6: ; %.exit
; GFX10-32-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-32-NEXT:    exp mrt0 v0, off, off, off done vm
; GFX10-32-NEXT:    s_endpgm
; GFX10-32-NEXT:  BB10_7:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, 0
; GFX10-32-NEXT:    exp null off, off, off, off done vm
; GFX10-32-NEXT:    s_endpgm
;
; GFX10-64-LABEL: test_waterfall_sample_with_kill:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[6:7], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v11, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v13, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v15, 0
; GFX10-64-NEXT:    s_mov_b64 s[8:9], exec
; GFX10-64-NEXT:  BB10_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s12, v0
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[10:11], s12, v0
; GFX10-64-NEXT:    s_and_saveexec_b64 s[10:11], s[10:11]
; GFX10-64-NEXT:    s_bfe_i64 s[12:13], s[12:13], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[12:13], s[12:13], 5
; GFX10-64-NEXT:    s_add_u32 s12, s0, s12
; GFX10-64-NEXT:    s_addc_u32 s13, s1, s13
; GFX10-64-NEXT:    s_bfe_i64 s[14:15], s[4:5], 0x200000
; GFX10-64-NEXT:    s_lshl_b64 s[14:15], s[14:15], 4
; GFX10-64-NEXT:    s_add_u32 s20, s2, s14
; GFX10-64-NEXT:    s_addc_u32 s21, s3, s15
; GFX10-64-NEXT:    s_load_dwordx8 s[12:19], s[12:13], 0x0
; GFX10-64-NEXT:    s_load_dwordx4 s[20:23], s[20:21], 0x0
; GFX10-64-NEXT:    s_waitcnt lgkmcnt(0)
; GFX10-64-NEXT:    image_sample v[6:9], v1, s[12:19], s[20:23] dmask:0xf dim:SQ_RSRC_IMG_1D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v11, v11, v6
; GFX10-64-NEXT:    v_or_b32_e32 v13, v13, v7
; GFX10-64-NEXT:    v_or_b32_e32 v3, v3, v8
; GFX10-64-NEXT:    v_or_b32_e32 v15, v15, v9
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[10:11]
; GFX10-64-NEXT:    s_cbranch_execnz BB10_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[8:9]
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[6:7]
; GFX10-64-NEXT:    v_cmp_gt_f32_e32 vcc, 0, v11
; GFX10-64-NEXT:    s_and_saveexec_b64 s[0:1], vcc
; GFX10-64-NEXT:    s_xor_b64 s[0:1], exec, s[0:1]
; GFX10-64-NEXT:    s_cbranch_execz BB10_5
; GFX10-64-NEXT:  ; %bb.3: ; %.kill
; GFX10-64-NEXT:    v_cmp_ne_u32_e64 s[2:3], 0, 0
; GFX10-64-NEXT:    s_xor_b64 s[4:5], s[2:3], exec
; GFX10-64-NEXT:    s_andn2_b64 s[4:5], s[6:7], s[4:5]
; GFX10-64-NEXT:    s_cbranch_scc0 BB10_7
; GFX10-64-NEXT:  ; %bb.4: ; %.kill
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[2:3]
; GFX10-64-NEXT:  BB10_5: ; %.exit
; GFX10-64-NEXT:    s_or_b64 exec, exec, s[0:1]
; GFX10-64-NEXT:    s_cbranch_execz BB10_7
; GFX10-64-NEXT:  ; %bb.6: ; %.exit
; GFX10-64-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-64-NEXT:    exp mrt0 v0, off, off, off done vm
; GFX10-64-NEXT:    s_endpgm
; GFX10-64-NEXT:  BB10_7:
; GFX10-64-NEXT:    s_mov_b64 exec, 0
; GFX10-64-NEXT:    exp null off, off, off, off done vm
; GFX10-64-NEXT:    s_endpgm
  %wf_token = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %index)
  %s_idx = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %index)
  %s_idx2 = call i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32 %wf_token, i32 %val)
  %ptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx
  %ptr2 = getelementptr <4 x i32>, <4 x i32> addrspace(4)* %samp_in, i32 %s_idx2
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4) * %ptr, align 32
  %samp = load <4 x i32>, <4 x i32> addrspace(4) * %ptr2, align 32
  %r = call <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32 15, float %s, <8 x i32> %rsrc, <4 x i32> %samp, i1 0, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %wf_token, <4 x float> %r)
  %r2 = extractelement <4 x float> %r1, i32 0
  %cond = fcmp olt float %r2, 0.000000e+00
  br i1 %cond, label %.kill, label %.exit

.kill:
  call void @llvm.amdgcn.kill(i1 false)
  br label %.exit

.exit:
  call void @llvm.amdgcn.exp.f32(i32 immarg 0, i32 immarg 1, float 0.000000e+00, float undef, float undef, float undef, i1 immarg true, i1 immarg true)
  ret void
}


define amdgpu_ps <4 x float> @test_waterfall_multi_begin(<8 x i32> addrspace(4)* inreg %in, <4 x i32> addrspace(4)* inreg %s_in,
; VI-LABEL: test_waterfall_multi_begin:
; VI:       ; %bb.0:
; VI-NEXT:    s_mov_b64 s[4:5], exec
; VI-NEXT:    s_wqm_b64 exec, exec
; VI-NEXT:    v_mov_b32_e32 v4, v3
; VI-NEXT:    v_ashrrev_i32_e32 v3, 31, v2
; VI-NEXT:    v_mov_b32_e32 v6, s1
; VI-NEXT:    v_lshlrev_b64 v[2:3], 5, v[2:3]
; VI-NEXT:    v_mov_b32_e32 v5, s0
; VI-NEXT:    v_add_u32_e32 v10, vcc, v5, v2
; VI-NEXT:    v_ashrrev_i32_e32 v5, 31, v4
; VI-NEXT:    v_addc_u32_e32 v11, vcc, v6, v3, vcc
; VI-NEXT:    v_lshlrev_b64 v[2:3], 4, v[4:5]
; VI-NEXT:    v_mov_b32_e32 v5, s3
; VI-NEXT:    v_mov_b32_e32 v4, s2
; VI-NEXT:    v_add_u32_e32 v2, vcc, v4, v2
; VI-NEXT:    v_addc_u32_e32 v3, vcc, v5, v3, vcc
; VI-NEXT:    v_add_u32_e32 v14, vcc, 16, v10
; VI-NEXT:    v_addc_u32_e32 v15, vcc, 0, v11, vcc
; VI-NEXT:    flat_load_dwordx4 v[6:9], v[2:3]
; VI-NEXT:    flat_load_dwordx4 v[10:13], v[10:11]
; VI-NEXT:    flat_load_dwordx4 v[14:17], v[14:15]
; VI-NEXT:    v_mov_b32_e32 v2, 0
; VI-NEXT:    v_mov_b32_e32 v3, 0
; VI-NEXT:    s_mov_b64 s[0:1], exec
; VI-NEXT:    v_mov_b32_e32 v5, 0
; VI-NEXT:    v_mov_b32_e32 v4, 0
; VI-NEXT:  BB11_1: ; =>This Inner Loop Header: Depth=1
; VI-NEXT:    v_readfirstlane_b32 s2, v0
; VI-NEXT:    v_readfirstlane_b32 s6, v1
; VI-NEXT:    v_cmp_eq_u32_e64 s[2:3], s2, v0
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s6, v1
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; VI-NEXT:    s_mov_b32 s6, 0
; VI-NEXT:    s_mov_b32 s7, s6
; VI-NEXT:    v_mov_b32_e32 v19, s7
; VI-NEXT:    s_waitcnt vmcnt(1)
; VI-NEXT:    v_readfirstlane_b32 s8, v10
; VI-NEXT:    v_readfirstlane_b32 s9, v11
; VI-NEXT:    v_readfirstlane_b32 s10, v12
; VI-NEXT:    v_readfirstlane_b32 s11, v13
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_readfirstlane_b32 s12, v14
; VI-NEXT:    v_readfirstlane_b32 s13, v15
; VI-NEXT:    v_readfirstlane_b32 s14, v16
; VI-NEXT:    v_readfirstlane_b32 s15, v17
; VI-NEXT:    v_readfirstlane_b32 s16, v6
; VI-NEXT:    v_readfirstlane_b32 s17, v7
; VI-NEXT:    v_readfirstlane_b32 s18, v8
; VI-NEXT:    v_readfirstlane_b32 s19, v9
; VI-NEXT:    v_mov_b32_e32 v18, s6
; VI-NEXT:    s_nop 3
; VI-NEXT:    image_sample v[18:21], v[18:19], s[8:15], s[16:19] dmask:0xf
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_e32 v2, v2, v18
; VI-NEXT:    v_or_b32_e32 v3, v3, v19
; VI-NEXT:    v_or_b32_e32 v5, v5, v20
; VI-NEXT:    v_or_b32_e32 v4, v4, v21
; VI-NEXT:    s_xor_b64 exec, exec, s[2:3]
; VI-NEXT:    s_cbranch_execnz BB11_1
; VI-NEXT:  ; %bb.2:
; VI-NEXT:    s_mov_b64 exec, s[0:1]
; VI-NEXT:    s_and_b64 exec, exec, s[4:5]
; VI-NEXT:    v_mov_b32_e32 v0, v2
; VI-NEXT:    v_mov_b32_e32 v1, v3
; VI-NEXT:    v_mov_b32_e32 v2, v5
; VI-NEXT:    v_mov_b32_e32 v3, v4
; VI-NEXT:    ; return to shader part epilog
;
; GFX9-LABEL: test_waterfall_multi_begin:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_mov_b64 s[4:5], exec
; GFX9-NEXT:    s_wqm_b64 exec, exec
; GFX9-NEXT:    v_mov_b32_e32 v4, v3
; GFX9-NEXT:    v_ashrrev_i32_e32 v3, 31, v2
; GFX9-NEXT:    v_mov_b32_e32 v6, s1
; GFX9-NEXT:    v_lshlrev_b64 v[2:3], 5, v[2:3]
; GFX9-NEXT:    v_mov_b32_e32 v5, s0
; GFX9-NEXT:    v_add_co_u32_e32 v14, vcc, v5, v2
; GFX9-NEXT:    v_ashrrev_i32_e32 v5, 31, v4
; GFX9-NEXT:    v_addc_co_u32_e32 v15, vcc, v6, v3, vcc
; GFX9-NEXT:    v_lshlrev_b64 v[2:3], 4, v[4:5]
; GFX9-NEXT:    v_mov_b32_e32 v5, s3
; GFX9-NEXT:    v_mov_b32_e32 v4, s2
; GFX9-NEXT:    v_add_co_u32_e32 v2, vcc, v4, v2
; GFX9-NEXT:    v_addc_co_u32_e32 v3, vcc, v5, v3, vcc
; GFX9-NEXT:    global_load_dwordx4 v[6:9], v[2:3], off
; GFX9-NEXT:    global_load_dwordx4 v[10:13], v[14:15], off
; GFX9-NEXT:    global_load_dwordx4 v[14:17], v[14:15], off offset:16
; GFX9-NEXT:    v_mov_b32_e32 v2, 0
; GFX9-NEXT:    v_mov_b32_e32 v3, 0
; GFX9-NEXT:    v_mov_b32_e32 v4, 0
; GFX9-NEXT:    s_mov_b64 s[0:1], exec
; GFX9-NEXT:    v_mov_b32_e32 v5, 0
; GFX9-NEXT:  BB11_1: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT:    v_readfirstlane_b32 s2, v0
; GFX9-NEXT:    v_readfirstlane_b32 s6, v1
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[2:3], s2, v0
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s6, v1
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; GFX9-NEXT:    s_mov_b32 s6, 0
; GFX9-NEXT:    s_mov_b32 s7, s6
; GFX9-NEXT:    v_mov_b32_e32 v19, s7
; GFX9-NEXT:    s_waitcnt vmcnt(1)
; GFX9-NEXT:    v_readfirstlane_b32 s8, v10
; GFX9-NEXT:    v_readfirstlane_b32 s9, v11
; GFX9-NEXT:    v_readfirstlane_b32 s10, v12
; GFX9-NEXT:    v_readfirstlane_b32 s11, v13
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_readfirstlane_b32 s12, v14
; GFX9-NEXT:    v_readfirstlane_b32 s13, v15
; GFX9-NEXT:    v_readfirstlane_b32 s14, v16
; GFX9-NEXT:    v_readfirstlane_b32 s15, v17
; GFX9-NEXT:    v_readfirstlane_b32 s16, v6
; GFX9-NEXT:    v_readfirstlane_b32 s17, v7
; GFX9-NEXT:    v_readfirstlane_b32 s18, v8
; GFX9-NEXT:    v_readfirstlane_b32 s19, v9
; GFX9-NEXT:    v_mov_b32_e32 v18, s6
; GFX9-NEXT:    s_nop 3
; GFX9-NEXT:    image_sample v[18:21], v[18:19], s[8:15], s[16:19] dmask:0xf
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_e32 v2, v2, v18
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v19
; GFX9-NEXT:    v_or_b32_e32 v4, v4, v20
; GFX9-NEXT:    v_or_b32_e32 v5, v5, v21
; GFX9-NEXT:    s_xor_b64 exec, exec, s[2:3]
; GFX9-NEXT:    s_cbranch_execnz BB11_1
; GFX9-NEXT:  ; %bb.2:
; GFX9-NEXT:    s_mov_b64 exec, s[0:1]
; GFX9-NEXT:    s_and_b64 exec, exec, s[4:5]
; GFX9-NEXT:    v_mov_b32_e32 v0, v2
; GFX9-NEXT:    v_mov_b32_e32 v1, v3
; GFX9-NEXT:    v_mov_b32_e32 v2, v4
; GFX9-NEXT:    v_mov_b32_e32 v3, v5
; GFX9-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_waterfall_multi_begin:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s4, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v4, v3
; GFX10-32-NEXT:    v_ashrrev_i32_e32 v3, 31, v2
; GFX10-32-NEXT:    v_mov_b32_e32 v12, s1
; GFX10-32-NEXT:    v_mov_b32_e32 v11, s0
; GFX10-32-NEXT:    v_mov_b32_e32 v8, s3
; GFX10-32-NEXT:    v_ashrrev_i32_e32 v5, 31, v4
; GFX10-32-NEXT:    v_lshlrev_b64 v[2:3], 5, v[2:3]
; GFX10-32-NEXT:    v_mov_b32_e32 v7, s2
; GFX10-32-NEXT:    v_mov_b32_e32 v23, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v25, 0
; GFX10-32-NEXT:    v_lshlrev_b64 v[4:5], 4, v[4:5]
; GFX10-32-NEXT:    v_mov_b32_e32 v27, 0
; GFX10-32-NEXT:    v_add_co_u32_e64 v2, vcc_lo, v11, v2
; GFX10-32-NEXT:    s_mov_b32 s0, exec_lo
; GFX10-32-NEXT:    v_add_co_ci_u32_e32 v3, vcc_lo, v12, v3, vcc_lo
; GFX10-32-NEXT:    v_add_co_u32_e64 v4, vcc_lo, v7, v4
; GFX10-32-NEXT:    v_add_co_ci_u32_e32 v5, vcc_lo, v8, v5, vcc_lo
; GFX10-32-NEXT:    s_clause 0x1
; GFX10-32-NEXT:    global_load_dwordx4 v[6:9], v[2:3], off
; GFX10-32-NEXT:    global_load_dwordx4 v[10:13], v[2:3], off offset:16
; GFX10-32-NEXT:    global_load_dwordx4 v[14:17], v[4:5], off
; GFX10-32-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-32-NEXT:  BB11_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    v_readfirstlane_b32 s1, v0
; GFX10-32-NEXT:    v_readfirstlane_b32 s2, v1
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s1, s1, v0
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s2, s2, v1
; GFX10-32-NEXT:    s_and_b32 s1, s1, s2
; GFX10-32-NEXT:    s_and_saveexec_b32 s1, s1
; GFX10-32-NEXT:    s_mov_b32 s2, 0
; GFX10-32-NEXT:    s_waitcnt vmcnt(2)
; GFX10-32-NEXT:    v_readfirstlane_b32 s8, v6
; GFX10-32-NEXT:    s_mov_b32 s3, s2
; GFX10-32-NEXT:    v_readfirstlane_b32 s9, v7
; GFX10-32-NEXT:    v_mov_b32_e32 v19, s3
; GFX10-32-NEXT:    v_readfirstlane_b32 s10, v8
; GFX10-32-NEXT:    v_readfirstlane_b32 s11, v9
; GFX10-32-NEXT:    s_waitcnt vmcnt(1)
; GFX10-32-NEXT:    v_readfirstlane_b32 s12, v10
; GFX10-32-NEXT:    v_readfirstlane_b32 s13, v11
; GFX10-32-NEXT:    v_readfirstlane_b32 s14, v12
; GFX10-32-NEXT:    v_readfirstlane_b32 s15, v13
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_readfirstlane_b32 s16, v14
; GFX10-32-NEXT:    v_readfirstlane_b32 s17, v15
; GFX10-32-NEXT:    v_readfirstlane_b32 s18, v16
; GFX10-32-NEXT:    v_readfirstlane_b32 s19, v17
; GFX10-32-NEXT:    v_mov_b32_e32 v18, s2
; GFX10-32-NEXT:    s_nop 3
; GFX10-32-NEXT:    image_sample v[18:21], v[18:19], s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_2D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v23, v23, v18
; GFX10-32-NEXT:    v_or_b32_e32 v25, v25, v19
; GFX10-32-NEXT:    v_or_b32_e32 v3, v3, v20
; GFX10-32-NEXT:    v_or_b32_e32 v27, v27, v21
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s1
; GFX10-32-NEXT:    s_cbranch_execnz BB11_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s0
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s4
; GFX10-32-NEXT:    v_mov_b32_e32 v2, v3
; GFX10-32-NEXT:    v_mov_b32_e32 v0, v23
; GFX10-32-NEXT:    v_mov_b32_e32 v1, v25
; GFX10-32-NEXT:    v_mov_b32_e32 v3, v27
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_waterfall_multi_begin:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[4:5], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v4, v3
; GFX10-64-NEXT:    v_ashrrev_i32_e32 v3, 31, v2
; GFX10-64-NEXT:    v_mov_b32_e32 v11, s3
; GFX10-64-NEXT:    v_mov_b32_e32 v10, s2
; GFX10-64-NEXT:    v_mov_b32_e32 v9, s1
; GFX10-64-NEXT:    v_ashrrev_i32_e32 v5, 31, v4
; GFX10-64-NEXT:    v_lshlrev_b64 v[2:3], 5, v[2:3]
; GFX10-64-NEXT:    v_mov_b32_e32 v8, s0
; GFX10-64-NEXT:    v_mov_b32_e32 v6, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v7, 0
; GFX10-64-NEXT:    v_lshlrev_b64 v[4:5], 4, v[4:5]
; GFX10-64-NEXT:    s_mov_b64 s[0:1], exec
; GFX10-64-NEXT:    v_add_co_u32_e64 v10, vcc, v10, v4
; GFX10-64-NEXT:    v_mov_b32_e32 v4, 0
; GFX10-64-NEXT:    v_add_co_ci_u32_e32 v11, vcc, v11, v5, vcc
; GFX10-64-NEXT:    v_add_co_u32_e64 v2, vcc, v8, v2
; GFX10-64-NEXT:    v_mov_b32_e32 v5, 0
; GFX10-64-NEXT:    v_add_co_ci_u32_e32 v3, vcc, v9, v3, vcc
; GFX10-64-NEXT:    global_load_dwordx4 v[8:11], v[10:11], off
; GFX10-64-NEXT:    s_clause 0x1
; GFX10-64-NEXT:    global_load_dwordx4 v[12:15], v[2:3], off
; GFX10-64-NEXT:    global_load_dwordx4 v[16:19], v[2:3], off offset:16
; GFX10-64-NEXT:  BB11_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    v_readfirstlane_b32 s2, v0
; GFX10-64-NEXT:    v_readfirstlane_b32 s6, v1
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[2:3], s2, v0
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[6:7], s6, v1
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX10-64-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; GFX10-64-NEXT:    s_mov_b32 s6, 0
; GFX10-64-NEXT:    s_waitcnt vmcnt(1)
; GFX10-64-NEXT:    v_readfirstlane_b32 s8, v12
; GFX10-64-NEXT:    s_mov_b32 s7, s6
; GFX10-64-NEXT:    v_mov_b32_e32 v2, s6
; GFX10-64-NEXT:    v_readfirstlane_b32 s9, v13
; GFX10-64-NEXT:    v_readfirstlane_b32 s10, v14
; GFX10-64-NEXT:    v_readfirstlane_b32 s11, v15
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_readfirstlane_b32 s12, v16
; GFX10-64-NEXT:    v_readfirstlane_b32 s13, v17
; GFX10-64-NEXT:    v_readfirstlane_b32 s14, v18
; GFX10-64-NEXT:    v_readfirstlane_b32 s15, v19
; GFX10-64-NEXT:    v_readfirstlane_b32 s16, v8
; GFX10-64-NEXT:    v_readfirstlane_b32 s17, v9
; GFX10-64-NEXT:    v_readfirstlane_b32 s18, v10
; GFX10-64-NEXT:    v_readfirstlane_b32 s19, v11
; GFX10-64-NEXT:    v_mov_b32_e32 v3, s7
; GFX10-64-NEXT:    s_nop 3
; GFX10-64-NEXT:    image_sample v[20:23], v[2:3], s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_2D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v6, v6, v20
; GFX10-64-NEXT:    v_or_b32_e32 v7, v7, v21
; GFX10-64-NEXT:    v_or_b32_e32 v4, v4, v22
; GFX10-64-NEXT:    v_or_b32_e32 v5, v5, v23
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[2:3]
; GFX10-64-NEXT:    s_cbranch_execnz BB11_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[0:1]
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[4:5]
; GFX10-64-NEXT:    v_mov_b32_e32 v0, v6
; GFX10-64-NEXT:    v_mov_b32_e32 v1, v7
; GFX10-64-NEXT:    v_mov_b32_e32 v2, v4
; GFX10-64-NEXT:    v_mov_b32_e32 v3, v5
; GFX10-64-NEXT:    ; return to shader part epilog
                                                         i32 %idx1, i32 %idx2, i32 %s_idx, i32 %s_idx2) #1 {
  %rptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx
  %sptr = getelementptr <4 x i32>, <4 x i32> addrspace(4)* %s_in, i32 %s_idx2
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4)* %rptr, align 16
  %srsrc = load <4 x i32>, <4 x i32> addrspace(4)* %sptr, align 16
  %tok = call i32 @llvm.amdgcn.waterfall.begin.i32(i32 %idx1)
  %tok1 = call i32 @llvm.amdgcn.waterfall.begin.cont.i32(i32 %tok, i32 %idx2)
  %s_rsrc = call <8 x i32> @llvm.amdgcn.waterfall.readfirstlane.v8i32.v8i32(i32 %tok1, <8 x i32> %rsrc)
  %s_srsrc = call <4 x i32> @llvm.amdgcn.waterfall.readfirstlane.v4i32.v4i32(i32 %tok1, <4 x i32> %srsrc)
  %r = call <4 x float> @llvm.amdgcn.image.sample.2d.v4f32.f32(i32 15, float 0.000000e+00, float 0.000000e+00, <8 x i32> %s_rsrc, <4 x i32> %s_srsrc, i1 false, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %tok1, <4 x float> %r)

  ret <4 x float> %r1
}

define amdgpu_ps <4 x float> @test_waterfall_full_idx_multi_begin(<8 x i32> addrspace(4)* inreg %in, <4 x i32> addrspace(4)* inreg %s_in,
; VI-LABEL: test_waterfall_full_idx_multi_begin:
; VI:       ; %bb.0:
; VI-NEXT:    s_mov_b64 s[4:5], exec
; VI-NEXT:    s_wqm_b64 exec, exec
; VI-NEXT:    v_mov_b32_e32 v2, v1
; VI-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; VI-NEXT:    v_mov_b32_e32 v4, s1
; VI-NEXT:    v_lshlrev_b64 v[0:1], 5, v[0:1]
; VI-NEXT:    v_mov_b32_e32 v3, s0
; VI-NEXT:    v_add_u32_e32 v8, vcc, v3, v0
; VI-NEXT:    v_ashrrev_i32_e32 v3, 31, v2
; VI-NEXT:    v_addc_u32_e32 v9, vcc, v4, v1, vcc
; VI-NEXT:    v_lshlrev_b64 v[0:1], 4, v[2:3]
; VI-NEXT:    v_mov_b32_e32 v2, s2
; VI-NEXT:    v_add_u32_e32 v0, vcc, v2, v0
; VI-NEXT:    v_mov_b32_e32 v3, s3
; VI-NEXT:    v_addc_u32_e32 v1, vcc, v3, v1, vcc
; VI-NEXT:    v_add_u32_e32 v12, vcc, 16, v8
; VI-NEXT:    v_addc_u32_e32 v13, vcc, 0, v9, vcc
; VI-NEXT:    flat_load_dwordx4 v[4:7], v[0:1]
; VI-NEXT:    flat_load_dwordx4 v[8:11], v[8:9]
; VI-NEXT:    flat_load_dwordx4 v[12:15], v[12:13]
; VI-NEXT:    v_mov_b32_e32 v0, 0
; VI-NEXT:    v_mov_b32_e32 v1, 0
; VI-NEXT:    v_mov_b32_e32 v2, 0
; VI-NEXT:    s_mov_b64 s[0:1], exec
; VI-NEXT:    v_mov_b32_e32 v3, 0
; VI-NEXT:  BB12_1: ; =>This Inner Loop Header: Depth=1
; VI-NEXT:    s_waitcnt vmcnt(1)
; VI-NEXT:    v_readfirstlane_b32 s8, v8
; VI-NEXT:    v_readfirstlane_b32 s9, v9
; VI-NEXT:    v_readfirstlane_b32 s10, v10
; VI-NEXT:    v_cmp_eq_u32_e64 s[2:3], s8, v8
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s9, v9
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s10, v10
; VI-NEXT:    v_readfirstlane_b32 s11, v11
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s11, v11
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_readfirstlane_b32 s12, v12
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s12, v12
; VI-NEXT:    v_readfirstlane_b32 s13, v13
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s13, v13
; VI-NEXT:    v_readfirstlane_b32 s14, v14
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s14, v14
; VI-NEXT:    v_readfirstlane_b32 s15, v15
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s15, v15
; VI-NEXT:    v_readfirstlane_b32 s16, v4
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s16, v4
; VI-NEXT:    v_readfirstlane_b32 s17, v5
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s17, v5
; VI-NEXT:    v_readfirstlane_b32 s18, v6
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s18, v6
; VI-NEXT:    v_readfirstlane_b32 s19, v7
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    v_cmp_eq_u32_e64 s[6:7], s19, v7
; VI-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; VI-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; VI-NEXT:    s_mov_b32 s6, 0
; VI-NEXT:    s_mov_b32 s7, s6
; VI-NEXT:    v_mov_b32_e32 v17, s7
; VI-NEXT:    v_mov_b32_e32 v16, s6
; VI-NEXT:    image_sample v[16:19], v[16:17], s[8:15], s[16:19] dmask:0xf
; VI-NEXT:    s_waitcnt vmcnt(0)
; VI-NEXT:    v_or_b32_e32 v0, v0, v16
; VI-NEXT:    v_or_b32_e32 v1, v1, v17
; VI-NEXT:    v_or_b32_e32 v2, v2, v18
; VI-NEXT:    v_or_b32_e32 v3, v3, v19
; VI-NEXT:    s_xor_b64 exec, exec, s[2:3]
; VI-NEXT:    s_cbranch_execnz BB12_1
; VI-NEXT:  ; %bb.2:
; VI-NEXT:    s_mov_b64 exec, s[0:1]
; VI-NEXT:    s_and_b64 exec, exec, s[4:5]
; VI-NEXT:    ; return to shader part epilog
;
; GFX9-LABEL: test_waterfall_full_idx_multi_begin:
; GFX9:       ; %bb.0:
; GFX9-NEXT:    s_mov_b64 s[4:5], exec
; GFX9-NEXT:    s_wqm_b64 exec, exec
; GFX9-NEXT:    v_mov_b32_e32 v2, v1
; GFX9-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX9-NEXT:    v_mov_b32_e32 v4, s1
; GFX9-NEXT:    v_lshlrev_b64 v[0:1], 5, v[0:1]
; GFX9-NEXT:    v_mov_b32_e32 v3, s0
; GFX9-NEXT:    v_add_co_u32_e32 v12, vcc, v3, v0
; GFX9-NEXT:    v_ashrrev_i32_e32 v3, 31, v2
; GFX9-NEXT:    v_addc_co_u32_e32 v13, vcc, v4, v1, vcc
; GFX9-NEXT:    v_lshlrev_b64 v[0:1], 4, v[2:3]
; GFX9-NEXT:    v_mov_b32_e32 v2, s2
; GFX9-NEXT:    v_add_co_u32_e32 v0, vcc, v2, v0
; GFX9-NEXT:    v_mov_b32_e32 v3, s3
; GFX9-NEXT:    v_addc_co_u32_e32 v1, vcc, v3, v1, vcc
; GFX9-NEXT:    global_load_dwordx4 v[4:7], v[0:1], off
; GFX9-NEXT:    global_load_dwordx4 v[8:11], v[12:13], off
; GFX9-NEXT:    global_load_dwordx4 v[12:15], v[12:13], off offset:16
; GFX9-NEXT:    v_mov_b32_e32 v0, 0
; GFX9-NEXT:    v_mov_b32_e32 v1, 0
; GFX9-NEXT:    v_mov_b32_e32 v2, 0
; GFX9-NEXT:    s_mov_b64 s[0:1], exec
; GFX9-NEXT:    v_mov_b32_e32 v3, 0
; GFX9-NEXT:  BB12_1: ; =>This Inner Loop Header: Depth=1
; GFX9-NEXT:    s_waitcnt vmcnt(1)
; GFX9-NEXT:    v_readfirstlane_b32 s8, v8
; GFX9-NEXT:    v_readfirstlane_b32 s9, v9
; GFX9-NEXT:    v_readfirstlane_b32 s10, v10
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[2:3], s8, v8
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s9, v9
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s10, v10
; GFX9-NEXT:    v_readfirstlane_b32 s11, v11
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s11, v11
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_readfirstlane_b32 s12, v12
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s12, v12
; GFX9-NEXT:    v_readfirstlane_b32 s13, v13
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s13, v13
; GFX9-NEXT:    v_readfirstlane_b32 s14, v14
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s14, v14
; GFX9-NEXT:    v_readfirstlane_b32 s15, v15
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s15, v15
; GFX9-NEXT:    v_readfirstlane_b32 s16, v4
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s16, v4
; GFX9-NEXT:    v_readfirstlane_b32 s17, v5
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s17, v5
; GFX9-NEXT:    v_readfirstlane_b32 s18, v6
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s18, v6
; GFX9-NEXT:    v_readfirstlane_b32 s19, v7
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    v_cmp_eq_u32_e64 s[6:7], s19, v7
; GFX9-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX9-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; GFX9-NEXT:    s_mov_b32 s6, 0
; GFX9-NEXT:    s_mov_b32 s7, s6
; GFX9-NEXT:    v_mov_b32_e32 v17, s7
; GFX9-NEXT:    v_mov_b32_e32 v16, s6
; GFX9-NEXT:    image_sample v[16:19], v[16:17], s[8:15], s[16:19] dmask:0xf
; GFX9-NEXT:    s_waitcnt vmcnt(0)
; GFX9-NEXT:    v_or_b32_e32 v0, v0, v16
; GFX9-NEXT:    v_or_b32_e32 v1, v1, v17
; GFX9-NEXT:    v_or_b32_e32 v2, v2, v18
; GFX9-NEXT:    v_or_b32_e32 v3, v3, v19
; GFX9-NEXT:    s_xor_b64 exec, exec, s[2:3]
; GFX9-NEXT:    s_cbranch_execnz BB12_1
; GFX9-NEXT:  ; %bb.2:
; GFX9-NEXT:    s_mov_b64 exec, s[0:1]
; GFX9-NEXT:    s_and_b64 exec, exec, s[4:5]
; GFX9-NEXT:    ; return to shader part epilog
;
; GFX10-32-LABEL: test_waterfall_full_idx_multi_begin:
; GFX10-32:       ; %bb.0:
; GFX10-32-NEXT:    s_mov_b32 s4, exec_lo
; GFX10-32-NEXT:    ; implicit-def: $vcc_hi
; GFX10-32-NEXT:    s_wqm_b32 exec_lo, exec_lo
; GFX10-32-NEXT:    v_mov_b32_e32 v2, v1
; GFX10-32-NEXT:    v_ashrrev_i32_e32 v1, 31, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v12, s1
; GFX10-32-NEXT:    v_mov_b32_e32 v11, s0
; GFX10-32-NEXT:    v_mov_b32_e32 v8, s3
; GFX10-32-NEXT:    v_ashrrev_i32_e32 v3, 31, v2
; GFX10-32-NEXT:    v_lshlrev_b64 v[0:1], 5, v[0:1]
; GFX10-32-NEXT:    v_mov_b32_e32 v7, s2
; GFX10-32-NEXT:    v_mov_b32_e32 v23, 0
; GFX10-32-NEXT:    v_mov_b32_e32 v27, 0
; GFX10-32-NEXT:    v_lshlrev_b64 v[2:3], 4, v[2:3]
; GFX10-32-NEXT:    v_mov_b32_e32 v31, 0
; GFX10-32-NEXT:    v_add_co_u32_e64 v0, vcc_lo, v11, v0
; GFX10-32-NEXT:    v_mov_b32_e32 v22, 0
; GFX10-32-NEXT:    v_add_co_ci_u32_e32 v1, vcc_lo, v12, v1, vcc_lo
; GFX10-32-NEXT:    s_mov_b32 s0, exec_lo
; GFX10-32-NEXT:    v_add_co_u32_e64 v2, vcc_lo, v7, v2
; GFX10-32-NEXT:    v_add_co_ci_u32_e32 v3, vcc_lo, v8, v3, vcc_lo
; GFX10-32-NEXT:    s_clause 0x1
; GFX10-32-NEXT:    global_load_dwordx4 v[4:7], v[0:1], off
; GFX10-32-NEXT:    global_load_dwordx4 v[8:11], v[0:1], off offset:16
; GFX10-32-NEXT:    global_load_dwordx4 v[12:15], v[2:3], off
; GFX10-32-NEXT:  BB12_1: ; =>This Inner Loop Header: Depth=1
; GFX10-32-NEXT:    s_waitcnt vmcnt(2)
; GFX10-32-NEXT:    v_readfirstlane_b32 s8, v4
; GFX10-32-NEXT:    v_readfirstlane_b32 s9, v5
; GFX10-32-NEXT:    v_readfirstlane_b32 s10, v6
; GFX10-32-NEXT:    v_readfirstlane_b32 s11, v7
; GFX10-32-NEXT:    s_waitcnt vmcnt(1)
; GFX10-32-NEXT:    v_readfirstlane_b32 s12, v8
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s1, s8, v4
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s2, s9, v5
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s3, s10, v6
; GFX10-32-NEXT:    v_readfirstlane_b32 s13, v9
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s5, s11, v7
; GFX10-32-NEXT:    v_readfirstlane_b32 s14, v10
; GFX10-32-NEXT:    s_and_b32 s1, s1, s2
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s2, s12, v8
; GFX10-32-NEXT:    s_and_b32 s1, s1, s3
; GFX10-32-NEXT:    v_readfirstlane_b32 s15, v11
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s3, s13, v9
; GFX10-32-NEXT:    s_and_b32 s1, s1, s5
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_readfirstlane_b32 s16, v12
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s5, s14, v10
; GFX10-32-NEXT:    s_and_b32 s1, s1, s2
; GFX10-32-NEXT:    v_readfirstlane_b32 s17, v13
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s2, s15, v11
; GFX10-32-NEXT:    s_and_b32 s1, s1, s3
; GFX10-32-NEXT:    v_readfirstlane_b32 s18, v14
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s3, s16, v12
; GFX10-32-NEXT:    s_and_b32 s1, s1, s5
; GFX10-32-NEXT:    v_readfirstlane_b32 s19, v15
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s5, s17, v13
; GFX10-32-NEXT:    s_and_b32 s1, s1, s2
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s2, s18, v14
; GFX10-32-NEXT:    s_and_b32 s1, s1, s3
; GFX10-32-NEXT:    v_cmp_eq_u32_e64 s3, s19, v15
; GFX10-32-NEXT:    s_and_b32 s1, s1, s5
; GFX10-32-NEXT:    s_and_b32 s1, s1, s2
; GFX10-32-NEXT:    s_and_b32 s1, s1, s3
; GFX10-32-NEXT:    s_and_saveexec_b32 s1, s1
; GFX10-32-NEXT:    s_mov_b32 s2, 0
; GFX10-32-NEXT:    s_mov_b32 s3, s2
; GFX10-32-NEXT:    v_mov_b32_e32 v17, s3
; GFX10-32-NEXT:    v_mov_b32_e32 v16, s2
; GFX10-32-NEXT:    image_sample v[16:19], v[16:17], s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_2D
; GFX10-32-NEXT:    s_waitcnt vmcnt(0)
; GFX10-32-NEXT:    v_or_b32_e32 v23, v23, v16
; GFX10-32-NEXT:    v_or_b32_e32 v27, v27, v17
; GFX10-32-NEXT:    v_or_b32_e32 v31, v31, v18
; GFX10-32-NEXT:    v_or_b32_e32 v22, v22, v19
; GFX10-32-NEXT:    s_xor_b32 exec_lo, exec_lo, s1
; GFX10-32-NEXT:    s_cbranch_execnz BB12_1
; GFX10-32-NEXT:  ; %bb.2:
; GFX10-32-NEXT:    s_mov_b32 exec_lo, s0
; GFX10-32-NEXT:    s_and_b32 exec_lo, exec_lo, s4
; GFX10-32-NEXT:    v_mov_b32_e32 v0, v23
; GFX10-32-NEXT:    v_mov_b32_e32 v1, v27
; GFX10-32-NEXT:    v_mov_b32_e32 v2, v31
; GFX10-32-NEXT:    v_mov_b32_e32 v3, v22
; GFX10-32-NEXT:    ; return to shader part epilog
;
; GFX10-64-LABEL: test_waterfall_full_idx_multi_begin:
; GFX10-64:       ; %bb.0:
; GFX10-64-NEXT:    s_mov_b64 s[4:5], exec
; GFX10-64-NEXT:    s_wqm_b64 exec, exec
; GFX10-64-NEXT:    v_mov_b32_e32 v3, v0
; GFX10-64-NEXT:    v_ashrrev_i32_e32 v2, 31, v1
; GFX10-64-NEXT:    v_mov_b32_e32 v10, s3
; GFX10-64-NEXT:    v_mov_b32_e32 v9, s2
; GFX10-64-NEXT:    v_mov_b32_e32 v6, s1
; GFX10-64-NEXT:    v_ashrrev_i32_e32 v4, 31, v3
; GFX10-64-NEXT:    v_lshlrev_b64 v[7:8], 4, v[1:2]
; GFX10-64-NEXT:    v_mov_b32_e32 v5, s0
; GFX10-64-NEXT:    v_mov_b32_e32 v0, 0
; GFX10-64-NEXT:    v_mov_b32_e32 v1, 0
; GFX10-64-NEXT:    v_lshlrev_b64 v[2:3], 5, v[3:4]
; GFX10-64-NEXT:    s_mov_b64 s[0:1], exec
; GFX10-64-NEXT:    v_add_co_u32_e64 v7, vcc, v9, v7
; GFX10-64-NEXT:    v_add_co_ci_u32_e32 v8, vcc, v10, v8, vcc
; GFX10-64-NEXT:    v_add_co_u32_e64 v12, vcc, v5, v2
; GFX10-64-NEXT:    v_mov_b32_e32 v2, 0
; GFX10-64-NEXT:    v_add_co_ci_u32_e32 v13, vcc, v6, v3, vcc
; GFX10-64-NEXT:    v_mov_b32_e32 v3, 0
; GFX10-64-NEXT:    global_load_dwordx4 v[4:7], v[7:8], off
; GFX10-64-NEXT:    s_clause 0x1
; GFX10-64-NEXT:    global_load_dwordx4 v[8:11], v[12:13], off
; GFX10-64-NEXT:    global_load_dwordx4 v[12:15], v[12:13], off offset:16
; GFX10-64-NEXT:  BB12_1: ; =>This Inner Loop Header: Depth=1
; GFX10-64-NEXT:    s_waitcnt vmcnt(1)
; GFX10-64-NEXT:    v_readfirstlane_b32 s8, v8
; GFX10-64-NEXT:    v_readfirstlane_b32 s9, v9
; GFX10-64-NEXT:    v_readfirstlane_b32 s10, v10
; GFX10-64-NEXT:    v_readfirstlane_b32 s11, v11
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_readfirstlane_b32 s12, v12
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[2:3], s8, v8
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[6:7], s9, v9
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[20:21], s10, v10
; GFX10-64-NEXT:    v_readfirstlane_b32 s13, v13
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[22:23], s11, v11
; GFX10-64-NEXT:    v_readfirstlane_b32 s14, v14
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[6:7], s12, v12
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[20:21]
; GFX10-64-NEXT:    v_readfirstlane_b32 s15, v15
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[20:21], s13, v13
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[22:23]
; GFX10-64-NEXT:    v_readfirstlane_b32 s16, v4
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[22:23], s14, v14
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX10-64-NEXT:    v_readfirstlane_b32 s17, v5
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[6:7], s15, v15
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[20:21]
; GFX10-64-NEXT:    v_readfirstlane_b32 s18, v6
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[20:21], s16, v4
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[22:23]
; GFX10-64-NEXT:    v_readfirstlane_b32 s19, v7
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[22:23], s17, v5
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[6:7], s18, v6
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[20:21]
; GFX10-64-NEXT:    v_cmp_eq_u32_e64 s[20:21], s19, v7
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[22:23]
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[6:7]
; GFX10-64-NEXT:    s_and_b64 s[2:3], s[2:3], s[20:21]
; GFX10-64-NEXT:    s_and_saveexec_b64 s[2:3], s[2:3]
; GFX10-64-NEXT:    s_mov_b32 s6, 0
; GFX10-64-NEXT:    s_mov_b32 s7, s6
; GFX10-64-NEXT:    v_mov_b32_e32 v17, s7
; GFX10-64-NEXT:    v_mov_b32_e32 v16, s6
; GFX10-64-NEXT:    image_sample v[19:22], v[16:17], s[8:15], s[16:19] dmask:0xf dim:SQ_RSRC_IMG_2D
; GFX10-64-NEXT:    s_waitcnt vmcnt(0)
; GFX10-64-NEXT:    v_or_b32_e32 v0, v0, v19
; GFX10-64-NEXT:    v_or_b32_e32 v1, v1, v20
; GFX10-64-NEXT:    v_or_b32_e32 v2, v2, v21
; GFX10-64-NEXT:    v_or_b32_e32 v3, v3, v22
; GFX10-64-NEXT:    s_xor_b64 exec, exec, s[2:3]
; GFX10-64-NEXT:    s_cbranch_execnz BB12_1
; GFX10-64-NEXT:  ; %bb.2:
; GFX10-64-NEXT:    s_mov_b64 exec, s[0:1]
; GFX10-64-NEXT:    s_and_b64 exec, exec, s[4:5]
; GFX10-64-NEXT:    ; return to shader part epilog
                                                                  i32 %s_idx, i32 %s_idx2) #1 {
  %rptr = getelementptr <8 x i32>, <8 x i32> addrspace(4)* %in, i32 %s_idx
  %sptr = getelementptr <4 x i32>, <4 x i32> addrspace(4)* %s_in, i32 %s_idx2
  %rsrc = load <8 x i32>, <8 x i32> addrspace(4)* %rptr, align 16
  %srsrc = load <4 x i32>, <4 x i32> addrspace(4)* %sptr, align 16
  %tok = call i32 @llvm.amdgcn.waterfall.begin.v8i32(<8 x i32> %rsrc)
  %tok1 = call i32 @llvm.amdgcn.waterfall.begin.cont.v4i32(i32 %tok, <4 x i32> %srsrc)
  %s_rsrc = call <8 x i32> @llvm.amdgcn.waterfall.readfirstlane.v8i32.v8i32(i32 %tok1, <8 x i32> %rsrc)
  %s_srsrc = call <4 x i32> @llvm.amdgcn.waterfall.readfirstlane.v4i32.v4i32(i32 %tok1, <4 x i32> %srsrc)
  %r = call <4 x float> @llvm.amdgcn.image.sample.2d.v4f32.f32(i32 15, float 0.000000e+00, float 0.000000e+00, <8 x i32> %s_rsrc, <4 x i32> %s_srsrc, i1 false, i32 0, i32 0)
  %r1 = call <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32 %tok1, <4 x float> %r)

  ret <4 x float> %r1
}


declare i32 @llvm.amdgcn.waterfall.begin.i32(i32) #6
declare i32 @llvm.amdgcn.waterfall.begin.v2i32(<2 x i32>) #6
declare i32 @llvm.amdgcn.waterfall.begin.v8i32(<8 x i32>) #1
declare i32 @llvm.amdgcn.waterfall.begin.cont.i32(i32, i32) #1
declare i32 @llvm.amdgcn.waterfall.begin.cont.v4i32(i32, <4 x i32>) #1
declare i32 @llvm.amdgcn.waterfall.readfirstlane.i32.i32(i32, i32) #6
declare <2 x i32> @llvm.amdgcn.waterfall.readfirstlane.v2i32.v2i32(i32, <2 x i32>) #6
declare <8 x i32> @llvm.amdgcn.waterfall.readfirstlane.v8i32.v8i32(i32, <8 x i32>) #6
declare <4 x i32> @llvm.amdgcn.waterfall.readfirstlane.v4i32.v4i32(i32, <4 x i32>) #1
declare i16 @llvm.amdgcn.waterfall.end.i16(i32, i16) #6
declare i32 @llvm.amdgcn.waterfall.end.i32(i32, i32) #6
declare <4 x float> @llvm.amdgcn.waterfall.end.v4f32(i32, <4 x float>) #6
declare <8 x i32> @llvm.amdgcn.waterfall.end.v8i32(i32, <8 x i32>) #6
declare <8 x i32> @llvm.amdgcn.waterfall.last.use.v8i32(i32, <8 x i32>) #6
declare i32 @llvm.amdgcn.readlane(i32, i32) #0
declare <4 x float> @llvm.amdgcn.image.sample.1d.v4f32.f32(i32, float, <8 x i32>, <4 x i32>, i1, i32, i32)
declare <4 x float> @llvm.amdgcn.image.sample.2d.v4f32.f32(i32, float, float, <8 x i32>, <4 x i32>, i1, i32, i32)
declare void @llvm.amdgcn.image.store.1d.v4f32.i32(<4 x float>, i32, i32, <8 x i32>, i32, i32)
declare i64 @llvm.amdgcn.s.getpc() #3
declare float @llvm.amdgcn.buffer.load.ushort(<4 x i32>, i32, i32, i1, i1) #4
declare float @llvm.amdgcn.buffer.load.f32(<4 x i32>, i32, i32, i1, i1) #4
declare <4 x float> @llvm.amdgcn.buffer.load.v4f32(<4 x i32>, i32, i32, i1, i1) #4
declare i32 @llvm.amdgcn.s.buffer.load.i32(<4 x i32>, i32, i1) #2
declare <4 x i32> @llvm.amdgcn.s.buffer.load.v4i32(<4 x i32>, i32, i1) #2
declare void @llvm.amdgcn.buffer.store.short(float, <4 x i32>, i32, i32, i1, i1) #5
declare void @llvm.amdgcn.buffer.store.f32(float, <4 x i32>, i32, i32, i1, i1) #5
declare void @llvm.amdgcn.buffer.store.v4f32(<4 x float>, <4 x i32>, i32, i32, i1, i1) #5
declare void @llvm.amdgcn.kill(i1) #1
declare void @llvm.amdgcn.exp.f32(i32 immarg, i32 immarg, float, float, float, float, i1 immarg, i1 immarg) #7

attributes #0 = { nounwind readnone convergent }
attributes #1 = { nounwind }
attributes #2 = { nounwind readnone }
attributes #3 = { nounwind readnone speculatable }
attributes #4 = { nounwind readonly }
attributes #5 = { nounwind writeonly }
attributes #6 = { nounwind }
attributes #7 = { inaccessiblememonly nounwind writeonly }
