<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="seven_bit_adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="seven_bit_adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="seven_bit_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="seven_bit_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seven_bit_adder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="seven_bit_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="seven_bit_adder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seven_bit_adder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="seven_bit_adder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="seven_bit_adder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="seven_bit_adder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_bit_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="seven_bit_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="seven_bit_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="seven_bit_adder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="seven_bit_adder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="seven_bit_adder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seven_bit_adder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="seven_bit_adder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seven_bit_adder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="seven_bit_adder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="seven_bit_adder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="seven_bit_adder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_bit_adder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_bit_adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="seven_bit_adder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="seven_bit_adder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_bit_adder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="seven_bit_adder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="seven_bit_adder_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seven_bit_adder_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="seven_bit_adder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="seven_bit_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1706096137" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1706096137">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1706096501" xil_pn:in_ck="-5033635969389518858" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1706096501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="seven_bit_adder.v"/>
      <outfile xil_pn:name="seven_bit_adder_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1706095856" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1706095856">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1706095856" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5058102570193162423" xil_pn:start_ts="1706095856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706095856" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3257117553140138589" xil_pn:start_ts="1706095856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706095856" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1706095856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706095856" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4673001009209980853" xil_pn:start_ts="1706095856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706096747" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1706096747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706096747" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5965423277356789721" xil_pn:start_ts="1706096747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706096802" xil_pn:in_ck="7262917803379091842" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5949915416094207580" xil_pn:start_ts="1706096793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="seven_bit_adder.lso"/>
      <outfile xil_pn:name="seven_bit_adder.ngc"/>
      <outfile xil_pn:name="seven_bit_adder.ngr"/>
      <outfile xil_pn:name="seven_bit_adder.prj"/>
      <outfile xil_pn:name="seven_bit_adder.stx"/>
      <outfile xil_pn:name="seven_bit_adder.syr"/>
      <outfile xil_pn:name="seven_bit_adder.xst"/>
      <outfile xil_pn:name="seven_bit_adder_top_stx_beh.prj"/>
      <outfile xil_pn:name="seven_bit_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1706096768" xil_pn:in_ck="-4335719741566625046" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2373192871574317344" xil_pn:start_ts="1706096768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706096810" xil_pn:in_ck="-4362271949527568882" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1599327679134275328" xil_pn:start_ts="1706096804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="seven_bit_adder.bld"/>
      <outfile xil_pn:name="seven_bit_adder.ngd"/>
      <outfile xil_pn:name="seven_bit_adder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1706096815" xil_pn:in_ck="8369614731180858479" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1706096810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="seven_bit_adder.pcf"/>
      <outfile xil_pn:name="seven_bit_adder_map.map"/>
      <outfile xil_pn:name="seven_bit_adder_map.mrp"/>
      <outfile xil_pn:name="seven_bit_adder_map.ncd"/>
      <outfile xil_pn:name="seven_bit_adder_map.ngm"/>
      <outfile xil_pn:name="seven_bit_adder_map.xrpt"/>
      <outfile xil_pn:name="seven_bit_adder_summary.xml"/>
      <outfile xil_pn:name="seven_bit_adder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1706096821" xil_pn:in_ck="-393538628407387416" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1706096815">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="seven_bit_adder.ncd"/>
      <outfile xil_pn:name="seven_bit_adder.pad"/>
      <outfile xil_pn:name="seven_bit_adder.par"/>
      <outfile xil_pn:name="seven_bit_adder.unroutes"/>
      <outfile xil_pn:name="seven_bit_adder.xpi"/>
      <outfile xil_pn:name="seven_bit_adder_pad.csv"/>
      <outfile xil_pn:name="seven_bit_adder_pad.txt"/>
      <outfile xil_pn:name="seven_bit_adder_par.xrpt"/>
    </transform>
  </transforms>

</generated_project>
