MUX4T1_32.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_load_0/src/MUX4T1_32_0/src/MUX4T1_32.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_load_0/src/MUX4T1_32_0/sim/MUX4T1_32_0.v,
partial_load.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_load_0/src/partial_load.v,
partial_load_0.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_load_0/sim/partial_load_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
