/*
    (c) Copyright Warm Silence Software Ltd, 1996
    All rights reserved.
    
    PHBG: Initial version
*/

#include <string.h>
#include "swis.h"
#include "error.h"
#include "fsveneer.h"

#define VENEER_SIZE (32)

typedef struct {int code[VENEER_SIZE];} veneer_t;

static veneer_t veneer[MAXVENEER] =
{
    {
        0xE92D43FF, 0xE10F6000, 0xE1A0AA2D, 0xE1A0AA0A,
        0xE1A0200B, 0xE1A0000D, 0xE89A0030, 0xE1A0100C,
        0xE59CC000, 0xE99C1800, 0xE88A1800, 0xE28AAF87,
        0xE3A0B000, 0xE1A0E00F, 0xE59FF03C, 0xE25AAF87,
        0xE88A0030, 0xE13F000F, 0x1A000006, 0xE3300000,
        0x049D0004, 0x128DD004, 0x03C66201, 0x13866201,
        0xE128F006, 0xE8BD83FE, 0xE1B0C000, 0xE8BD43FF,
        0x03DEF201, 0xE1A0000C, 0xE39EF201, 0x00000000
 /* Equivalent to:
        STMDB   R13!,{R0-R9,R14}
        MRS     R6,CPSR                 ; NOP on ARM2/3
        MOV     R10,R13,LSR #20
        MOV     R10,R10,LSL #20
        MOV     R2,R11
        MOV     R0,R13
        LDMIA   R10,{R4,R5}
        MOV     R1,R12
        LDR     R12,[R12,#0]
        LDMIB   R12,{R11,R12}
        STMIA   R10,{R11,R12}
        ADD     R10,R10,#540
        MOV     R11,#0
        MOV     R14,PC
        LDR     PC,Routine
        SUBS    R10,R10,#540            ; sets at least the C flag
        STMIA   R10,{R4,R5}
        TEQ     PC,PC                   ; test processor mode
        BNE     TwentySixBitExit
        TEQ     R0,#0
        LDREQ   R0,[R13],#4
        ADDNE   R13,R13,#4
        BICEQ   R6,R6,#&10000000
        ORRNE   R6,R6,#&10000000
        MSR     CPSR_f,R6
        LDMIA   R13!,{R1-R9,PC}
    TwentySixBitExit
        MOVS    R12,R0
        LDMIA   R13!,{R0-R9,R14}
        BICEQS  PC,R14,#&10000000
        MOV     R0,R12
        ORRS    PC,R14,#&10000000
    Routine
        DCD     0
 
    Was:
        STMDB   R13!,{R0-R9,R14}
        MOV     R10,R13,LSR #20
        MOV     R10,R10,LSL #20
        MOV     R2,R11
        MOV     R0,R13
        LDMIA   R10,{R4,R5}
        MOV     R1,R12
        LDR     R12,[R12],#0       ; UNPREDICTABLE on ARM9!
        LDMIB   R12,{R11,R12}
        STMIA   R10,{R11,R12}
        ADD     R10,R10,#540
        MOV     R11,#0
        MOV     R14,PC
        LDR     PC,Routine
        SUB     R10,R10,#540
        STMIA   R10,{R4,R5}
        MOVS    R12,R0
        LDMIA   R13!,{R0-R9,R14}
        BICEQS  PC,R14,#&10000000
        MOV     R0,R12
        ORRS    PC,R14,#&10000000
    Routine
        DCD     0
  */
    }
};

static int index = 0;

int FSVeneer(_kernel_oserror *(*func)(_kernel_swi_regs *, void *))
{
    if(index >= MAXVENEER)
        Error("Too many veneers");
    if(index > 0)
        veneer[index] = veneer[0];
    veneer[index].code[VENEER_SIZE - 1] = (int) func;
    _swix (OS_SynchroniseCodeAreas,
           _INR(0,2),
           1,
           &veneer[index].code[0],
           &veneer[index].code[VENEER_SIZE - 2]);
    return (int) (veneer + index++);
}
