{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699703683616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699703683621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 12:54:43 2023 " "Processing started: Sat Nov 11 12:54:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699703683621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703683621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sopc_compteur -c sopc_compteur " "Command: quartus_map --read_settings_files=on --write_settings_files=off sopc_compteur -c sopc_compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703683621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699703685364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699703685364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/sopc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc/synthesis/sopc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc-rtl " "Found design unit 1: sopc-rtl" {  } { { "sopc/synthesis/sopc.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701348 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc " "Found entity 1: sopc" {  } { { "sopc/synthesis/sopc.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_irq_mapper " "Found entity 1: sopc_irq_mapper" {  } { { "sopc/synthesis/submodules/sopc_irq_mapper.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0 " "Found entity 1: sopc_mm_interconnect_0" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_mm_interconnect_0_rsp_mux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701815 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_mm_interconnect_0_rsp_demux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_mm_interconnect_0_cmd_mux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_mm_interconnect_0_cmd_demux" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699703701856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699703701857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_002_default_decode" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701857 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router_002 " "Found entity 2: sopc_mm_interconnect_0_router_002" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699703701867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699703701867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_mm_interconnect_0_router_default_decode" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701868 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_mm_interconnect_0_router " "Found entity 2: sopc_mm_interconnect_0_router" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_sysid_qsys_0 " "Found entity 1: sopc_sysid_qsys_0" {  } { { "sopc/synthesis/submodules/sopc_sysid_qsys_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_leds " "Found entity 1: sopc_leds" {  } { { "sopc/synthesis/submodules/sopc_leds.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc/synthesis/submodules/sopc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_jtag_uart_0_sim_scfifo_w " "Found entity 1: sopc_jtag_uart_0_sim_scfifo_w" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701969 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_jtag_uart_0_scfifo_w " "Found entity 2: sopc_jtag_uart_0_scfifo_w" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701969 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_jtag_uart_0_sim_scfifo_r " "Found entity 3: sopc_jtag_uart_0_sim_scfifo_r" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701969 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_jtag_uart_0_scfifo_r " "Found entity 4: sopc_jtag_uart_0_scfifo_r" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701969 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_jtag_uart_0 " "Found entity 5: sopc_jtag_uart_0" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_boutons.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_boutons.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_boutons " "Found entity 1: sopc_boutons" {  } { { "sopc/synthesis/submodules/sopc_boutons.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_boutons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_RAM " "Found entity 1: sopc_RAM" {  } { { "sopc/synthesis/submodules/sopc_RAM.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703701987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703701987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sopc/synthesis/submodules/sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_register_bank_a_module " "Found entity 1: sopc_CPU_register_bank_a_module" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_CPU_register_bank_b_module " "Found entity 2: sopc_CPU_register_bank_b_module" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_CPU_nios2_oci_debug " "Found entity 3: sopc_CPU_nios2_oci_debug" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_CPU_ociram_sp_ram_module " "Found entity 4: sopc_CPU_ociram_sp_ram_module" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_CPU_nios2_ocimem " "Found entity 5: sopc_CPU_nios2_ocimem" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_CPU_nios2_avalon_reg " "Found entity 6: sopc_CPU_nios2_avalon_reg" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_CPU_nios2_oci_break " "Found entity 7: sopc_CPU_nios2_oci_break" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_CPU_nios2_oci_xbrk " "Found entity 8: sopc_CPU_nios2_oci_xbrk" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_CPU_nios2_oci_dbrk " "Found entity 9: sopc_CPU_nios2_oci_dbrk" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_CPU_nios2_oci_itrace " "Found entity 10: sopc_CPU_nios2_oci_itrace" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_CPU_nios2_oci_td_mode " "Found entity 11: sopc_CPU_nios2_oci_td_mode" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_CPU_nios2_oci_dtrace " "Found entity 12: sopc_CPU_nios2_oci_dtrace" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 13: sopc_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 14: sopc_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_CPU_nios2_oci_fifo_cnt_inc " "Found entity 15: sopc_CPU_nios2_oci_fifo_cnt_inc" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_CPU_nios2_oci_fifo " "Found entity 16: sopc_CPU_nios2_oci_fifo" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_CPU_nios2_oci_pib " "Found entity 17: sopc_CPU_nios2_oci_pib" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_CPU_nios2_oci_im " "Found entity 18: sopc_CPU_nios2_oci_im" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_CPU_nios2_performance_monitors " "Found entity 19: sopc_CPU_nios2_performance_monitors" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_CPU_nios2_oci " "Found entity 20: sopc_CPU_nios2_oci" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_CPU " "Found entity 21: sopc_CPU" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_jtag_debug_module_sysclk " "Found entity 1: sopc_CPU_jtag_debug_module_sysclk" {  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_sysclk.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_jtag_debug_module_tck " "Found entity 1: sopc_CPU_jtag_debug_module_tck" {  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_tck.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_jtag_debug_module_wrapper " "Found entity 1: sopc_CPU_jtag_debug_module_wrapper" {  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_oci_test_bench " "Found entity 1: sopc_CPU_oci_test_bench" {  } { { "sopc/synthesis/submodules/sopc_CPU_oci_test_bench.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc/synthesis/submodules/sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc/synthesis/submodules/sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_CPU_test_bench " "Found entity 1: sopc_CPU_test_bench" {  } { { "sopc/synthesis/submodules/sopc_CPU_test_bench.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_compteur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sopc_compteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_compteur " "Found entity 1: sopc_compteur" {  } { { "sopc_compteur.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc_compteur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_CPU.v(1617) " "Verilog HDL or VHDL warning at sopc_CPU.v(1617): conditional expression evaluates to a constant" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699703702082 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_CPU.v(1619) " "Verilog HDL or VHDL warning at sopc_CPU.v(1619): conditional expression evaluates to a constant" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699703702082 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_CPU.v(1777) " "Verilog HDL or VHDL warning at sopc_CPU.v(1777): conditional expression evaluates to a constant" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699703702083 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_CPU.v(2607) " "Verilog HDL or VHDL warning at sopc_CPU.v(2607): conditional expression evaluates to a constant" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1699703702085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sopc_compteur " "Elaborating entity \"sopc_compteur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699703702160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc sopc:inst " "Elaborating entity \"sopc\" for hierarchy \"sopc:inst\"" {  } { { "sopc_compteur.bdf" "inst" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc_compteur.bdf" { { 168 232 728 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU sopc:inst\|sopc_CPU:cpu " "Elaborating entity \"sopc_CPU\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\"" {  } { { "sopc/synthesis/sopc.vhd" "cpu" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_test_bench sopc:inst\|sopc_CPU:cpu\|sopc_CPU_test_bench:the_sopc_CPU_test_bench " "Elaborating entity \"sopc_CPU_test_bench\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_test_bench:the_sopc_CPU_test_bench\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_test_bench" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_register_bank_a_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a " "Elaborating entity \"sopc_CPU_register_bank_a_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "sopc_CPU_register_bank_a" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"sopc_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702514 ""}  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703702514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrf1 " "Found entity 1: altsyncram_mrf1" {  } { { "db/altsyncram_mrf1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/altsyncram_mrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mrf1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated " "Elaborating entity \"altsyncram_mrf1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_a_module:sopc_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_register_bank_b_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b " "Elaborating entity \"sopc_CPU_register_bank_b_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "sopc_CPU_register_bank_b" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"sopc_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703702808 ""}  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703702808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nrf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nrf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nrf1 " "Found entity 1: altsyncram_nrf1" {  } { { "db/altsyncram_nrf1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/altsyncram_nrf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703702857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703702857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nrf1 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_nrf1:auto_generated " "Elaborating entity \"altsyncram_nrf1\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_register_bank_b_module:sopc_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_nrf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703702858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci " "Elaborating entity \"sopc_CPU_nios2_oci\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_debug sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug " "Elaborating entity \"sopc_CPU_nios2_oci_debug\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_debug" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_altera_std_synchronizer" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_debug:the_sopc_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703137 ""}  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703703137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_ocimem sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem " "Elaborating entity \"sopc_CPU_nios2_ocimem\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_ocimem" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_ociram_sp_ram_module sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram " "Elaborating entity \"sopc_CPU_ociram_sp_ram_module\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "sopc_CPU_ociram_sp_ram" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"sopc_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703703213 ""}  } { { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703703213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9281 " "Found entity 1: altsyncram_9281" {  } { { "db/altsyncram_9281.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/altsyncram_9281.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703703263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703703263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9281 sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9281:auto_generated " "Elaborating entity \"altsyncram_9281\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_ocimem:the_sopc_CPU_nios2_ocimem\|sopc_CPU_ociram_sp_ram_module:sopc_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_avalon_reg sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_avalon_reg:the_sopc_CPU_nios2_avalon_reg " "Elaborating entity \"sopc_CPU_nios2_avalon_reg\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_avalon_reg:the_sopc_CPU_nios2_avalon_reg\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_avalon_reg" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_break sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_break:the_sopc_CPU_nios2_oci_break " "Elaborating entity \"sopc_CPU_nios2_oci_break\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_break:the_sopc_CPU_nios2_oci_break\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_break" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_xbrk sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_xbrk:the_sopc_CPU_nios2_oci_xbrk " "Elaborating entity \"sopc_CPU_nios2_oci_xbrk\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_xbrk:the_sopc_CPU_nios2_oci_xbrk\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_xbrk" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_dbrk sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_dbrk:the_sopc_CPU_nios2_oci_dbrk " "Elaborating entity \"sopc_CPU_nios2_oci_dbrk\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_dbrk:the_sopc_CPU_nios2_oci_dbrk\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_dbrk" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_itrace sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_itrace:the_sopc_CPU_nios2_oci_itrace " "Elaborating entity \"sopc_CPU_nios2_oci_itrace\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_itrace:the_sopc_CPU_nios2_oci_itrace\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_itrace" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_dtrace sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_dtrace:the_sopc_CPU_nios2_oci_dtrace " "Elaborating entity \"sopc_CPU_nios2_oci_dtrace\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_dtrace:the_sopc_CPU_nios2_oci_dtrace\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_dtrace" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_td_mode sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_dtrace:the_sopc_CPU_nios2_oci_dtrace\|sopc_CPU_nios2_oci_td_mode:sopc_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_CPU_nios2_oci_td_mode\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_dtrace:the_sopc_CPU_nios2_oci_dtrace\|sopc_CPU_nios2_oci_td_mode:sopc_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "sopc_CPU_nios2_oci_trc_ctrl_td_mode" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_fifo sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo " "Elaborating entity \"sopc_CPU_nios2_oci_fifo\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_fifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_compute_input_tm_cnt sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_nios2_oci_compute_input_tm_cnt:the_sopc_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_nios2_oci_compute_input_tm_cnt:the_sopc_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_compute_input_tm_cnt" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_fifo_wrptr_inc sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_nios2_oci_fifo_wrptr_inc:the_sopc_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_nios2_oci_fifo_wrptr_inc:the_sopc_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_fifo_wrptr_inc" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_fifo_cnt_inc sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_nios2_oci_fifo_cnt_inc:the_sopc_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_nios2_oci_fifo_cnt_inc:the_sopc_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_fifo_cnt_inc" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_oci_test_bench sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_oci_test_bench:the_sopc_CPU_oci_test_bench " "Elaborating entity \"sopc_CPU_oci_test_bench\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_fifo:the_sopc_CPU_nios2_oci_fifo\|sopc_CPU_oci_test_bench:the_sopc_CPU_oci_test_bench\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_oci_test_bench" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703975 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "sopc_CPU_oci_test_bench " "Entity \"sopc_CPU_oci_test_bench\" contains only dangling pins" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_oci_test_bench" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1699703703976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_pib sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_pib:the_sopc_CPU_nios2_oci_pib " "Elaborating entity \"sopc_CPU_nios2_oci_pib\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_pib:the_sopc_CPU_nios2_oci_pib\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_pib" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_nios2_oci_im sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_im:the_sopc_CPU_nios2_oci_im " "Elaborating entity \"sopc_CPU_nios2_oci_im\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_nios2_oci_im:the_sopc_CPU_nios2_oci_im\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_nios2_oci_im" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703703987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_jtag_debug_module_wrapper sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper " "Elaborating entity \"sopc_CPU_jtag_debug_module_wrapper\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\"" {  } { { "sopc/synthesis/submodules/sopc_CPU.v" "the_sopc_CPU_jtag_debug_module_wrapper" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_jtag_debug_module_tck sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sopc_CPU_jtag_debug_module_tck:the_sopc_CPU_jtag_debug_module_tck " "Elaborating entity \"sopc_CPU_jtag_debug_module_tck\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sopc_CPU_jtag_debug_module_tck:the_sopc_CPU_jtag_debug_module_tck\"" {  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" "the_sopc_CPU_jtag_debug_module_tck" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_CPU_jtag_debug_module_sysclk sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sopc_CPU_jtag_debug_module_sysclk:the_sopc_CPU_jtag_debug_module_sysclk " "Elaborating entity \"sopc_CPU_jtag_debug_module_sysclk\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sopc_CPU_jtag_debug_module_sysclk:the_sopc_CPU_jtag_debug_module_sysclk\"" {  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" "the_sopc_CPU_jtag_debug_module_sysclk" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\"" {  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" "sopc_CPU_jtag_debug_module_phy" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\"" {  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy " "Instantiated megafunction \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704162 ""}  } { { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703704162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc:inst\|sopc_CPU:cpu\|sopc_CPU_nios2_oci:the_sopc_CPU_nios2_oci\|sopc_CPU_jtag_debug_module_wrapper:the_sopc_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:sopc_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_RAM sopc:inst\|sopc_RAM:ram " "Elaborating entity \"sopc_RAM\" for hierarchy \"sopc:inst\|sopc_RAM:ram\"" {  } { { "sopc/synthesis/sopc.vhd" "ram" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_RAM.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "sopc/synthesis/submodules/sopc_RAM.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_RAM.hex " "Parameter \"init_file\" = \"sopc_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703704495 ""}  } { { "sopc/synthesis/submodules/sopc_RAM.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703704495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jf1 " "Found entity 1: altsyncram_6jf1" {  } { { "db/altsyncram_6jf1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/altsyncram_6jf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703704554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703704554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6jf1 sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_6jf1:auto_generated " "Elaborating entity \"altsyncram_6jf1\" for hierarchy \"sopc:inst\|sopc_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_6jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_boutons sopc:inst\|sopc_boutons:boutons " "Elaborating entity \"sopc_boutons\" for hierarchy \"sopc:inst\|sopc_boutons:boutons\"" {  } { { "sopc/synthesis/sopc.vhd" "boutons" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_0 sopc:inst\|sopc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"sopc_jtag_uart_0\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\"" {  } { { "sopc/synthesis/sopc.vhd" "jtag_uart_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_0_scfifo_w sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w " "Elaborating entity \"sopc_jtag_uart_0_scfifo_w\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\"" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "the_sopc_jtag_uart_0_scfifo_w" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703704842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "wfifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705148 ""}  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703705148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703705202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703705202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703705231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703705231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703705276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703705276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703705342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703705342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703705398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703705398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703705456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703705456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_w:the_sopc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_jtag_uart_0_scfifo_r sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_r:the_sopc_jtag_uart_0_scfifo_r " "Elaborating entity \"sopc_jtag_uart_0_scfifo_r\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|sopc_jtag_uart_0_scfifo_r:the_sopc_jtag_uart_0_scfifo_r\"" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "the_sopc_jtag_uart_0_scfifo_r" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "sopc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699703705862 ""}  } { { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699703705862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc:inst\|sopc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:sopc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_leds sopc:inst\|sopc_leds:leds " "Elaborating entity \"sopc_leds\" for hierarchy \"sopc:inst\|sopc_leds:leds\"" {  } { { "sopc/synthesis/sopc.vhd" "leds" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_sysid_qsys_0 sopc:inst\|sopc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"sopc_sysid_qsys_0\" for hierarchy \"sopc:inst\|sopc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "sopc/synthesis/sopc.vhd" "sysid_qsys_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_mm_interconnect_0\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc/synthesis/sopc.vhd" "mm_interconnect_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703705931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:boutons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:boutons_s1_translator\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "boutons_s1_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router " "Elaborating entity \"sopc_mm_interconnect_0_router\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "router" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_default_decode sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\|sopc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router:router\|sopc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_002 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_mm_interconnect_0_router_002\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "router_002" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_router_002_default_decode sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\|sopc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_router_002:router_002\|sopc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_demux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cmd_demux" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_cmd_mux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "cmd_mux" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_demux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "rsp_demux" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_rsp_mux sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "rsp_mux" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc:inst\|sopc_mm_interconnect_0:mm_interconnect_0\|sopc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_irq_mapper sopc:inst\|sopc_irq_mapper:irq_mapper " "Elaborating entity \"sopc_irq_mapper\" for hierarchy \"sopc:inst\|sopc_irq_mapper:irq_mapper\"" {  } { { "sopc/synthesis/sopc.vhd" "irq_mapper" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc:inst\|altera_reset_controller:rst_controller\"" {  } { { "sopc/synthesis/sopc.vhd" "rst_controller" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/sopc.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703707738 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699703708683 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.11.12:55:12 Progress: Loading sld111d00b3/alt_sld_fab_wrapper_hw.tcl " "2023.11.11.12:55:12 Progress: Loading sld111d00b3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703712406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703714811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703715115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703717582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703717684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703717791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703717914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703717927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703717928 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699703718659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld111d00b3/alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/ip/sld111d00b3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703718893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703718893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703718988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703718988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703719000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703719000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703719068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703719068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703719156 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703719156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703719156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/db/ip/sld111d00b3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699703719228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703719228 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699703722847 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3227 -1 0 } } { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 4195 -1 0 } } { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 352 -1 0 } } { "sopc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 3803 -1 0 } } { "sopc/synthesis/submodules/sopc_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "sopc/synthesis/submodules/sopc_CPU.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/sopc_CPU.v" 619 -1 0 } } { "sopc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/sopc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699703722940 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699703722940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703723786 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699703724883 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/output_files/sopc_compteur.map.smsg " "Generated suppressed messages file D:/MASTER2/BE_VHDL_2023_G19/sopc_compteur/output_files/sopc_compteur.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703725361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699703727551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699703727551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2019 " "Implemented 2019 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699703727934 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699703727934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1859 " "Implemented 1859 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699703727934 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699703727934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699703727934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699703727982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 12:55:27 2023 " "Processing ended: Sat Nov 11 12:55:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699703727982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699703727982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699703727982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699703727982 ""}
