{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668796845673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668796845674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 13:40:45 2022 " "Processing started: Fri Nov 18 13:40:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668796845674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796845674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_3 -c Project_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_3 -c Project_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796845674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668796846002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668796846003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_clock_mgmt/synthesis/global_clock_mgmt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file global_clock_mgmt/synthesis/global_clock_mgmt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_clock_mgmt-rtl " "Found design unit 1: global_clock_mgmt-rtl" {  } { { "global_clock_mgmt/synthesis/global_clock_mgmt.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/global_clock_mgmt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858014 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_clock_mgmt " "Found entity 1: global_clock_mgmt" {  } { { "global_clock_mgmt/synthesis/global_clock_mgmt.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/global_clock_mgmt.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_clock_mgmt_altclkctrl_0_sub " "Found entity 1: global_clock_mgmt_altclkctrl_0_sub" {  } { { "global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858061 ""} { "Info" "ISGN_ENTITY_NAME" "2 global_clock_mgmt_altclkctrl_0 " "Found entity 2: global_clock_mgmt_altclkctrl_0" {  } { { "global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADS/ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ADS/ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADS/ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ADS/ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex_pkg " "Found design unit 1: ads_complex_pkg" {  } { { "ADS/ads_complex.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex_pkg-body " "Found design unit 2: ads_complex_pkg-body" {  } { { "ADS/ads_complex.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_complex.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VGA/vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "VGA/vga_data.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "VGA/vga_data.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_data.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA/vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "VGA/vga_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_fsm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858066 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "VGA/vga_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/vga_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file VGA/vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pkg " "Found design unit 1: vga_pkg" {  } { { "VGA/vga_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858066 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_pkg-body " "Found design unit 2: vga_pkg-body" {  } { { "VGA/vga_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA/vga_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA_PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "VGA_PLL.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858068 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858069 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_extras.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project_extras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_extras " "Found design unit 1: project_extras" {  } { { "project_extras.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/project_extras.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project_extras-body " "Found design unit 2: project_extras-body" {  } { { "project_extras.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/project_extras.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandlebrot_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mandlebrot_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandlebrot_pkg " "Found design unit 1: mandlebrot_pkg" {  } { { "mandlebrot_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/mandlebrot_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mandlebrot_pkg-body " "Found design unit 2: mandlebrot_pkg-body" {  } { { "mandlebrot_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/mandlebrot_pkg.vhd" 1286 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-rtl " "Found design unit 1: pipeline-rtl" {  } { { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858077 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_stage-rtl " "Found design unit 1: pipeline_stage-rtl" {  } { { "pipeline_stage.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline_stage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858077 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_stage " "Found entity 1: pipeline_stage" {  } { { "pipeline_stage.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline_stage.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Vga_Pll_40MHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Vga_Pll_40MHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_40mhz-SYN " "Found design unit 1: vga_pll_40mhz-SYN" {  } { { "Vga_Pll_40MHz.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/Vga_Pll_40MHz.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858079 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga_Pll_40MHz " "Found entity 1: Vga_Pll_40MHz" {  } { { "Vga_Pll_40MHz.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/Vga_Pll_40MHz.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_PLL_148MHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA_PLL_148MHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_148mhz-SYN " "Found design unit 1: vga_pll_148mhz-SYN" {  } { { "VGA_PLL_148MHz.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858080 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_148MHz " "Found entity 1: VGA_PLL_148MHz" {  } { { "VGA_PLL_148MHz.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seed_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seed_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seed_fsm-fsm " "Found design unit 1: seed_fsm-fsm" {  } { { "seed_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/seed_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858081 ""} { "Info" "ISGN_ENTITY_NAME" "1 seed_fsm " "Found entity 1: seed_fsm" {  } { { "seed_fsm.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/seed_fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-arch " "Found design unit 1: edge_detector-arch" {  } { { "edge_detector.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/edge_detector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858082 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager/clock_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file clock_manager/clock_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pkg " "Found design unit 1: clock_pkg" {  } { { "clock_manager/clock_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858082 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_pkg-body " "Found design unit 2: clock_pkg-body" {  } { { "clock_manager/clock_pkg.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager/clock_mgmt_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_manager/clock_mgmt_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_mgmt_altclkctrl_0_sub " "Found entity 1: clock_mgmt_altclkctrl_0_sub" {  } { { "clock_manager/clock_mgmt_altclkctrl_0.v" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858137 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_mgmt_altclkctrl_0 " "Found entity 2: clock_mgmt_altclkctrl_0" {  } { { "clock_manager/clock_mgmt_altclkctrl_0.v" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager/clock_mgmt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_manager/clock_mgmt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_mgmt-rtl " "Found design unit 1: clock_mgmt-rtl" {  } { { "clock_manager/clock_mgmt.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858138 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_mgmt " "Found entity 1: clock_mgmt" {  } { { "clock_manager/clock_mgmt.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/clock_manager/clock_mgmt.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668796858241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point toplevel.vhd(45) " "Verilog HDL or VHDL warning at toplevel.vhd(45): object \"point\" assigned a value but never read" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668796858245 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge_det " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge_det\"" {  } { { "toplevel.vhd" "edge_det" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seed_fsm seed_fsm:seed_driver " "Elaborating entity \"seed_fsm\" for hierarchy \"seed_fsm:seed_driver\"" {  } { { "toplevel.vhd" "seed_driver" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_148MHz VGA_PLL_148MHz:pll " "Elaborating entity \"VGA_PLL_148MHz\" for hierarchy \"VGA_PLL_148MHz:pll\"" {  } { { "toplevel.vhd" "pll" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_PLL_148MHz:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_PLL_148MHz:pll\|altpll:altpll_component\"" {  } { { "VGA_PLL_148MHz.vhd" "altpll_component" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL_148MHz:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_PLL_148MHz:pll\|altpll:altpll_component\"" {  } { { "VGA_PLL_148MHz.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL_148MHz:pll\|altpll:altpll_component " "Instantiated megafunction \"VGA_PLL_148MHz:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_PLL_148MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_PLL_148MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796858315 ""}  } { { "VGA_PLL_148MHz.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/VGA_PLL_148MHz.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668796858315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/VGA_PLL_148MHz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/VGA_PLL_148MHz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_148MHz_altpll " "Found entity 1: VGA_PLL_148MHz_altpll" {  } { { "db/VGA_PLL_148MHz_altpll.v" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/VGA_PLL_148MHz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796858370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796858370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_148MHz_altpll VGA_PLL_148MHz:pll\|altpll:altpll_component\|VGA_PLL_148MHz_altpll:auto_generated " "Elaborating entity \"VGA_PLL_148MHz_altpll\" for hierarchy \"VGA_PLL_148MHz:pll\|altpll:altpll_component\|VGA_PLL_148MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jkaminski/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_clock_mgmt global_clock_mgmt:clock_manager " "Elaborating entity \"global_clock_mgmt\" for hierarchy \"global_clock_mgmt:clock_manager\"" {  } { { "toplevel.vhd" "clock_manager" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_clock_mgmt_altclkctrl_0 global_clock_mgmt:clock_manager\|global_clock_mgmt_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"global_clock_mgmt_altclkctrl_0\" for hierarchy \"global_clock_mgmt:clock_manager\|global_clock_mgmt_altclkctrl_0:altclkctrl_0\"" {  } { { "global_clock_mgmt/synthesis/global_clock_mgmt.vhd" "altclkctrl_0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/global_clock_mgmt.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_clock_mgmt_altclkctrl_0_sub global_clock_mgmt:clock_manager\|global_clock_mgmt_altclkctrl_0:altclkctrl_0\|global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component " "Elaborating entity \"global_clock_mgmt_altclkctrl_0_sub\" for hierarchy \"global_clock_mgmt:clock_manager\|global_clock_mgmt_altclkctrl_0:altclkctrl_0\|global_clock_mgmt_altclkctrl_0_sub:global_clock_mgmt_altclkctrl_0_sub_component\"" {  } { { "global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v" "global_clock_mgmt_altclkctrl_0_sub_component" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/global_clock_mgmt/synthesis/submodules/global_clock_mgmt_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fsm vga_fsm:vga_driver " "Elaborating entity \"vga_fsm\" for hierarchy \"vga_fsm:vga_driver\"" {  } { { "toplevel.vhd" "vga_driver" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:engine " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:engine\"" {  } { { "toplevel.vhd" "engine" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:0:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:0:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:engine\|pipeline_stage:\\stage_generate:1:stage " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:engine\|pipeline_stage:\\stage_generate:1:stage\"" {  } { { "pipeline.vhd" "\\stage_generate:1:stage" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/pipeline.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796858384 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668796859571 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668796859571 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ADS/ads_fixed.vhd" "Mult0" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668796859571 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ADS/ads_fixed.vhd" "Mult1" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668796859571 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668796859571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|lpm_mult:Mult1\"" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796859624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|lpm_mult:Mult1 " "Instantiated megafunction \"pipeline:engine\|pipeline_stage:\\stage_generate:0:stage\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859624 ""}  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668796859624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9hs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9hs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9hs " "Found entity 1: mult_9hs" {  } { { "db/mult_9hs.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/mult_9hs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796859673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796859673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796859681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859682 ""}  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668796859682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bks " "Found entity 1: mult_bks" {  } { { "db/mult_bks.tdf" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/db/mult_bks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668796859736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796859736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796859741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668796859741 ""}  } { { "ADS/ads_fixed.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/ADS/ads_fixed.vhd" 328 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668796859741 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "590 " "Ignored 590 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "590 " "Ignored 590 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1668796860265 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1668796860265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668796860273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668796860273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668796860534 "|toplevel|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668796860534 "|toplevel|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668796860534 "|toplevel|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668796860534 "|toplevel|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668796860534 "|toplevel|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668796860534 "|toplevel|vga_green[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668796860534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668796860684 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668796861634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668796861855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668796861855 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "toggle " "No output dependent on input pin \"toggle\"" {  } { { "toplevel.vhd" "" { Text "/home/jkaminski/UML/Fall 2022/Digital_Systems/Projects/Project_3/toplevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668796861958 "|toplevel|toggle"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668796861958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "862 " "Implemented 862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668796861958 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668796861958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "819 " "Implemented 819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668796861958 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1668796861958 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1668796861958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668796861958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668796861974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 13:41:01 2022 " "Processing ended: Fri Nov 18 13:41:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668796861974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668796861974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668796861974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668796861974 ""}
