// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_613 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        DataRAM_3_address0,
        DataRAM_3_ce0,
        DataRAM_3_we0,
        DataRAM_3_d0,
        DataRAM_3_address1,
        DataRAM_3_ce1,
        DataRAM_3_we1,
        DataRAM_3_d1,
        empty_50,
        tmp_581,
        tmp_582,
        tmp_583,
        tmp_584,
        tmp_585,
        tmp_586,
        tmp_587,
        DataRAM_2_address0,
        DataRAM_2_ce0,
        DataRAM_2_we0,
        DataRAM_2_d0,
        DataRAM_2_address1,
        DataRAM_2_ce1,
        DataRAM_2_we1,
        DataRAM_2_d1,
        DataRAM_1_address0,
        DataRAM_1_ce0,
        DataRAM_1_we0,
        DataRAM_1_d0,
        DataRAM_1_address1,
        DataRAM_1_ce1,
        DataRAM_1_we1,
        DataRAM_1_d1,
        DataRAM_address0,
        DataRAM_ce0,
        DataRAM_we0,
        DataRAM_d0,
        DataRAM_address1,
        DataRAM_ce1,
        DataRAM_we1,
        DataRAM_d1,
        DataRAM_4_address0,
        DataRAM_4_ce0,
        DataRAM_4_we0,
        DataRAM_4_d0,
        DataRAM_4_address1,
        DataRAM_4_ce1,
        DataRAM_4_we1,
        DataRAM_4_d1,
        DataRAM_5_address0,
        DataRAM_5_ce0,
        DataRAM_5_we0,
        DataRAM_5_d0,
        DataRAM_5_address1,
        DataRAM_5_ce1,
        DataRAM_5_we1,
        DataRAM_5_d1,
        DataRAM_6_address0,
        DataRAM_6_ce0,
        DataRAM_6_we0,
        DataRAM_6_d0,
        DataRAM_6_address1,
        DataRAM_6_ce1,
        DataRAM_6_we1,
        DataRAM_6_d1,
        DataRAM_7_address0,
        DataRAM_7_ce0,
        DataRAM_7_we0,
        DataRAM_7_d0,
        DataRAM_7_address1,
        DataRAM_7_ce1,
        DataRAM_7_we1,
        DataRAM_7_d1,
        OutputIndex_address0,
        OutputIndex_ce0,
        OutputIndex_q0,
        OutputIndex_address1,
        OutputIndex_ce1,
        OutputIndex_q1,
        OutputIndex_address2,
        OutputIndex_ce2,
        OutputIndex_q2,
        OutputIndex_address3,
        OutputIndex_ce3,
        OutputIndex_q3,
        OutputIndex_address4,
        OutputIndex_ce4,
        OutputIndex_q4,
        OutputIndex_address5,
        OutputIndex_ce5,
        OutputIndex_q5,
        OutputIndex_address6,
        OutputIndex_ce6,
        OutputIndex_q6,
        OutputIndex_address7,
        OutputIndex_ce7,
        OutputIndex_q7,
        NTTData_address0,
        NTTData_ce0,
        NTTData_q0,
        NTTData_address1,
        NTTData_ce1,
        NTTData_q1,
        NTTData_address2,
        NTTData_ce2,
        NTTData_q2,
        NTTData_address3,
        NTTData_ce3,
        NTTData_q3,
        NTTData_address4,
        NTTData_ce4,
        NTTData_q4,
        NTTData_address5,
        NTTData_ce5,
        NTTData_q5,
        NTTData_address6,
        NTTData_ce6,
        NTTData_q6,
        NTTData_address7,
        NTTData_ce7,
        NTTData_q7,
        NTTData_1_address0,
        NTTData_1_ce0,
        NTTData_1_q0,
        NTTData_1_address1,
        NTTData_1_ce1,
        NTTData_1_q1,
        NTTData_1_address2,
        NTTData_1_ce2,
        NTTData_1_q2,
        NTTData_1_address3,
        NTTData_1_ce3,
        NTTData_1_q3,
        NTTData_1_address4,
        NTTData_1_ce4,
        NTTData_1_q4,
        NTTData_1_address5,
        NTTData_1_ce5,
        NTTData_1_q5,
        NTTData_1_address6,
        NTTData_1_ce6,
        NTTData_1_q6,
        NTTData_1_address7,
        NTTData_1_ce7,
        NTTData_1_q7,
        NTTData_2_address0,
        NTTData_2_ce0,
        NTTData_2_q0,
        NTTData_2_address1,
        NTTData_2_ce1,
        NTTData_2_q1,
        NTTData_2_address2,
        NTTData_2_ce2,
        NTTData_2_q2,
        NTTData_2_address3,
        NTTData_2_ce3,
        NTTData_2_q3,
        NTTData_2_address4,
        NTTData_2_ce4,
        NTTData_2_q4,
        NTTData_2_address5,
        NTTData_2_ce5,
        NTTData_2_q5,
        NTTData_2_address6,
        NTTData_2_ce6,
        NTTData_2_q6,
        NTTData_2_address7,
        NTTData_2_ce7,
        NTTData_2_q7,
        NTTData_3_address0,
        NTTData_3_ce0,
        NTTData_3_q0,
        NTTData_3_address1,
        NTTData_3_ce1,
        NTTData_3_q1,
        NTTData_3_address2,
        NTTData_3_ce2,
        NTTData_3_q2,
        NTTData_3_address3,
        NTTData_3_ce3,
        NTTData_3_q3,
        NTTData_3_address4,
        NTTData_3_ce4,
        NTTData_3_q4,
        NTTData_3_address5,
        NTTData_3_ce5,
        NTTData_3_q5,
        NTTData_3_address6,
        NTTData_3_ce6,
        NTTData_3_q6,
        NTTData_3_address7,
        NTTData_3_ce7,
        NTTData_3_q7,
        cmp391_1,
        ReadAddr_864_reload,
        ReadAddr_832_reload,
        empty,
        ReadAddr_865_reload,
        ReadAddr_833_reload,
        ReadAddr_866_reload,
        ReadAddr_834_reload,
        ReadAddr_867_reload,
        ReadAddr_835_reload,
        ReadAddr_868_reload,
        ReadAddr_836_reload,
        ReadAddr_869_reload,
        ReadAddr_837_reload,
        ReadAddr_870_reload,
        ReadAddr_838_reload,
        ReadAddr_871_reload,
        ReadAddr_839_reload,
        ReadAddr_872_reload,
        ReadAddr_840_reload,
        ReadAddr_873_reload,
        ReadAddr_841_reload,
        ReadAddr_874_reload,
        ReadAddr_842_reload,
        ReadAddr_875_reload,
        ReadAddr_843_reload,
        ReadAddr_876_reload,
        ReadAddr_844_reload,
        ReadAddr_877_reload,
        ReadAddr_845_reload,
        ReadAddr_878_reload,
        ReadAddr_846_reload,
        ReadAddr_879_reload,
        ReadAddr_847_reload,
        ReadAddr_880_reload,
        ReadAddr_848_reload,
        ReadAddr_881_reload,
        ReadAddr_849_reload,
        ReadAddr_882_reload,
        ReadAddr_850_reload,
        ReadAddr_883_reload,
        ReadAddr_851_reload,
        ReadAddr_884_reload,
        ReadAddr_852_reload,
        ReadAddr_885_reload,
        ReadAddr_853_reload,
        ReadAddr_886_reload,
        ReadAddr_854_reload,
        ReadAddr_887_reload,
        ReadAddr_855_reload,
        ReadAddr_888_reload,
        ReadAddr_856_reload,
        ReadAddr_889_reload,
        ReadAddr_857_reload,
        ReadAddr_890_reload,
        ReadAddr_858_reload,
        ReadAddr_891_reload,
        ReadAddr_859_reload,
        ReadAddr_892_reload,
        ReadAddr_860_reload,
        ReadAddr_893_reload,
        ReadAddr_861_reload,
        ReadAddr_894_reload,
        ReadAddr_862_reload,
        ReadAddr_895_reload,
        ReadAddr_863_reload
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] DataRAM_3_address0;
output   DataRAM_3_ce0;
output   DataRAM_3_we0;
output  [31:0] DataRAM_3_d0;
output  [12:0] DataRAM_3_address1;
output   DataRAM_3_ce1;
output   DataRAM_3_we1;
output  [31:0] DataRAM_3_d1;
input  [12:0] empty_50;
input  [12:0] tmp_581;
input  [12:0] tmp_582;
input  [12:0] tmp_583;
input  [12:0] tmp_584;
input  [12:0] tmp_585;
input  [12:0] tmp_586;
input  [12:0] tmp_587;
output  [12:0] DataRAM_2_address0;
output   DataRAM_2_ce0;
output   DataRAM_2_we0;
output  [31:0] DataRAM_2_d0;
output  [12:0] DataRAM_2_address1;
output   DataRAM_2_ce1;
output   DataRAM_2_we1;
output  [31:0] DataRAM_2_d1;
output  [12:0] DataRAM_1_address0;
output   DataRAM_1_ce0;
output   DataRAM_1_we0;
output  [31:0] DataRAM_1_d0;
output  [12:0] DataRAM_1_address1;
output   DataRAM_1_ce1;
output   DataRAM_1_we1;
output  [31:0] DataRAM_1_d1;
output  [12:0] DataRAM_address0;
output   DataRAM_ce0;
output   DataRAM_we0;
output  [31:0] DataRAM_d0;
output  [12:0] DataRAM_address1;
output   DataRAM_ce1;
output   DataRAM_we1;
output  [31:0] DataRAM_d1;
output  [12:0] DataRAM_4_address0;
output   DataRAM_4_ce0;
output   DataRAM_4_we0;
output  [31:0] DataRAM_4_d0;
output  [12:0] DataRAM_4_address1;
output   DataRAM_4_ce1;
output   DataRAM_4_we1;
output  [31:0] DataRAM_4_d1;
output  [12:0] DataRAM_5_address0;
output   DataRAM_5_ce0;
output   DataRAM_5_we0;
output  [31:0] DataRAM_5_d0;
output  [12:0] DataRAM_5_address1;
output   DataRAM_5_ce1;
output   DataRAM_5_we1;
output  [31:0] DataRAM_5_d1;
output  [12:0] DataRAM_6_address0;
output   DataRAM_6_ce0;
output   DataRAM_6_we0;
output  [31:0] DataRAM_6_d0;
output  [12:0] DataRAM_6_address1;
output   DataRAM_6_ce1;
output   DataRAM_6_we1;
output  [31:0] DataRAM_6_d1;
output  [12:0] DataRAM_7_address0;
output   DataRAM_7_ce0;
output   DataRAM_7_we0;
output  [31:0] DataRAM_7_d0;
output  [12:0] DataRAM_7_address1;
output   DataRAM_7_ce1;
output   DataRAM_7_we1;
output  [31:0] DataRAM_7_d1;
output  [5:0] OutputIndex_address0;
output   OutputIndex_ce0;
input  [5:0] OutputIndex_q0;
output  [5:0] OutputIndex_address1;
output   OutputIndex_ce1;
input  [5:0] OutputIndex_q1;
output  [5:0] OutputIndex_address2;
output   OutputIndex_ce2;
input  [5:0] OutputIndex_q2;
output  [5:0] OutputIndex_address3;
output   OutputIndex_ce3;
input  [5:0] OutputIndex_q3;
output  [5:0] OutputIndex_address4;
output   OutputIndex_ce4;
input  [5:0] OutputIndex_q4;
output  [5:0] OutputIndex_address5;
output   OutputIndex_ce5;
input  [5:0] OutputIndex_q5;
output  [5:0] OutputIndex_address6;
output   OutputIndex_ce6;
input  [5:0] OutputIndex_q6;
output  [5:0] OutputIndex_address7;
output   OutputIndex_ce7;
input  [5:0] OutputIndex_q7;
output  [3:0] NTTData_address0;
output   NTTData_ce0;
input  [31:0] NTTData_q0;
output  [3:0] NTTData_address1;
output   NTTData_ce1;
input  [31:0] NTTData_q1;
output  [3:0] NTTData_address2;
output   NTTData_ce2;
input  [31:0] NTTData_q2;
output  [3:0] NTTData_address3;
output   NTTData_ce3;
input  [31:0] NTTData_q3;
output  [3:0] NTTData_address4;
output   NTTData_ce4;
input  [31:0] NTTData_q4;
output  [3:0] NTTData_address5;
output   NTTData_ce5;
input  [31:0] NTTData_q5;
output  [3:0] NTTData_address6;
output   NTTData_ce6;
input  [31:0] NTTData_q6;
output  [3:0] NTTData_address7;
output   NTTData_ce7;
input  [31:0] NTTData_q7;
output  [3:0] NTTData_1_address0;
output   NTTData_1_ce0;
input  [31:0] NTTData_1_q0;
output  [3:0] NTTData_1_address1;
output   NTTData_1_ce1;
input  [31:0] NTTData_1_q1;
output  [3:0] NTTData_1_address2;
output   NTTData_1_ce2;
input  [31:0] NTTData_1_q2;
output  [3:0] NTTData_1_address3;
output   NTTData_1_ce3;
input  [31:0] NTTData_1_q3;
output  [3:0] NTTData_1_address4;
output   NTTData_1_ce4;
input  [31:0] NTTData_1_q4;
output  [3:0] NTTData_1_address5;
output   NTTData_1_ce5;
input  [31:0] NTTData_1_q5;
output  [3:0] NTTData_1_address6;
output   NTTData_1_ce6;
input  [31:0] NTTData_1_q6;
output  [3:0] NTTData_1_address7;
output   NTTData_1_ce7;
input  [31:0] NTTData_1_q7;
output  [3:0] NTTData_2_address0;
output   NTTData_2_ce0;
input  [31:0] NTTData_2_q0;
output  [3:0] NTTData_2_address1;
output   NTTData_2_ce1;
input  [31:0] NTTData_2_q1;
output  [3:0] NTTData_2_address2;
output   NTTData_2_ce2;
input  [31:0] NTTData_2_q2;
output  [3:0] NTTData_2_address3;
output   NTTData_2_ce3;
input  [31:0] NTTData_2_q3;
output  [3:0] NTTData_2_address4;
output   NTTData_2_ce4;
input  [31:0] NTTData_2_q4;
output  [3:0] NTTData_2_address5;
output   NTTData_2_ce5;
input  [31:0] NTTData_2_q5;
output  [3:0] NTTData_2_address6;
output   NTTData_2_ce6;
input  [31:0] NTTData_2_q6;
output  [3:0] NTTData_2_address7;
output   NTTData_2_ce7;
input  [31:0] NTTData_2_q7;
output  [3:0] NTTData_3_address0;
output   NTTData_3_ce0;
input  [31:0] NTTData_3_q0;
output  [3:0] NTTData_3_address1;
output   NTTData_3_ce1;
input  [31:0] NTTData_3_q1;
output  [3:0] NTTData_3_address2;
output   NTTData_3_ce2;
input  [31:0] NTTData_3_q2;
output  [3:0] NTTData_3_address3;
output   NTTData_3_ce3;
input  [31:0] NTTData_3_q3;
output  [3:0] NTTData_3_address4;
output   NTTData_3_ce4;
input  [31:0] NTTData_3_q4;
output  [3:0] NTTData_3_address5;
output   NTTData_3_ce5;
input  [31:0] NTTData_3_q5;
output  [3:0] NTTData_3_address6;
output   NTTData_3_ce6;
input  [31:0] NTTData_3_q6;
output  [3:0] NTTData_3_address7;
output   NTTData_3_ce7;
input  [31:0] NTTData_3_q7;
input  [0:0] cmp391_1;
input  [9:0] ReadAddr_864_reload;
input  [9:0] ReadAddr_832_reload;
input  [9:0] empty;
input  [9:0] ReadAddr_865_reload;
input  [9:0] ReadAddr_833_reload;
input  [9:0] ReadAddr_866_reload;
input  [9:0] ReadAddr_834_reload;
input  [9:0] ReadAddr_867_reload;
input  [9:0] ReadAddr_835_reload;
input  [9:0] ReadAddr_868_reload;
input  [9:0] ReadAddr_836_reload;
input  [9:0] ReadAddr_869_reload;
input  [9:0] ReadAddr_837_reload;
input  [9:0] ReadAddr_870_reload;
input  [9:0] ReadAddr_838_reload;
input  [9:0] ReadAddr_871_reload;
input  [9:0] ReadAddr_839_reload;
input  [9:0] ReadAddr_872_reload;
input  [9:0] ReadAddr_840_reload;
input  [9:0] ReadAddr_873_reload;
input  [9:0] ReadAddr_841_reload;
input  [9:0] ReadAddr_874_reload;
input  [9:0] ReadAddr_842_reload;
input  [9:0] ReadAddr_875_reload;
input  [9:0] ReadAddr_843_reload;
input  [9:0] ReadAddr_876_reload;
input  [9:0] ReadAddr_844_reload;
input  [9:0] ReadAddr_877_reload;
input  [9:0] ReadAddr_845_reload;
input  [9:0] ReadAddr_878_reload;
input  [9:0] ReadAddr_846_reload;
input  [9:0] ReadAddr_879_reload;
input  [9:0] ReadAddr_847_reload;
input  [9:0] ReadAddr_880_reload;
input  [9:0] ReadAddr_848_reload;
input  [9:0] ReadAddr_881_reload;
input  [9:0] ReadAddr_849_reload;
input  [9:0] ReadAddr_882_reload;
input  [9:0] ReadAddr_850_reload;
input  [9:0] ReadAddr_883_reload;
input  [9:0] ReadAddr_851_reload;
input  [9:0] ReadAddr_884_reload;
input  [9:0] ReadAddr_852_reload;
input  [9:0] ReadAddr_885_reload;
input  [9:0] ReadAddr_853_reload;
input  [9:0] ReadAddr_886_reload;
input  [9:0] ReadAddr_854_reload;
input  [9:0] ReadAddr_887_reload;
input  [9:0] ReadAddr_855_reload;
input  [9:0] ReadAddr_888_reload;
input  [9:0] ReadAddr_856_reload;
input  [9:0] ReadAddr_889_reload;
input  [9:0] ReadAddr_857_reload;
input  [9:0] ReadAddr_890_reload;
input  [9:0] ReadAddr_858_reload;
input  [9:0] ReadAddr_891_reload;
input  [9:0] ReadAddr_859_reload;
input  [9:0] ReadAddr_892_reload;
input  [9:0] ReadAddr_860_reload;
input  [9:0] ReadAddr_893_reload;
input  [9:0] ReadAddr_861_reload;
input  [9:0] ReadAddr_894_reload;
input  [9:0] ReadAddr_862_reload;
input  [9:0] ReadAddr_895_reload;
input  [9:0] ReadAddr_863_reload;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_257_reg_6381;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] cmp391_1_read_read_fu_702_p2;
wire   [0:0] cmp391_1_read_reg_6268;
wire   [63:0] tmp_587_cast_fu_3382_p1;
reg   [63:0] tmp_587_cast_reg_6272;
wire   [63:0] tmp_586_cast_fu_3386_p1;
reg   [63:0] tmp_586_cast_reg_6284;
wire   [63:0] tmp_585_cast_fu_3390_p1;
reg   [63:0] tmp_585_cast_reg_6296;
wire   [63:0] tmp_584_cast_fu_3394_p1;
reg   [63:0] tmp_584_cast_reg_6308;
wire   [63:0] tmp_583_cast_fu_3398_p1;
reg   [63:0] tmp_583_cast_reg_6320;
wire   [63:0] tmp_582_cast_fu_3402_p1;
reg   [63:0] tmp_582_cast_reg_6332;
wire   [63:0] tmp_581_cast_fu_3406_p1;
reg   [63:0] tmp_581_cast_reg_6344;
wire   [63:0] p_cast29_fu_3410_p1;
reg   [63:0] p_cast29_reg_6356;
reg   [6:0] l_7_reg_6368;
wire   [0:0] tmp_257_fu_3422_p3;
wire   [0:0] tmp_258_fu_3518_p3;
reg   [0:0] tmp_258_reg_6410;
wire   [0:0] grp_fu_3297_p2;
reg   [0:0] icmp_ln347_2_reg_6432;
reg   [0:0] icmp_ln347_2_reg_6432_pp0_iter1_reg;
reg   [0:0] icmp_ln345_reg_6436;
reg   [0:0] icmp_ln345_reg_6436_pp0_iter1_reg;
wire   [0:0] icmp_ln347_fu_3569_p2;
reg   [0:0] icmp_ln347_reg_6440;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln347_reg_6440_pp0_iter1_reg;
wire   [1:0] trunc_ln347_fu_3574_p1;
reg   [1:0] trunc_ln347_reg_6476;
wire   [1:0] trunc_ln347_32_fu_3586_p1;
reg   [1:0] trunc_ln347_32_reg_6501;
wire   [1:0] trunc_ln347_33_fu_3598_p1;
reg   [1:0] trunc_ln347_33_reg_6526;
wire   [1:0] trunc_ln347_34_fu_3610_p1;
reg   [1:0] trunc_ln347_34_reg_6551;
wire   [1:0] trunc_ln347_35_fu_3622_p1;
reg   [1:0] trunc_ln347_35_reg_6576;
wire   [1:0] trunc_ln347_36_fu_3634_p1;
reg   [1:0] trunc_ln347_36_reg_6601;
wire   [1:0] trunc_ln347_37_fu_3646_p1;
reg   [1:0] trunc_ln347_37_reg_6626;
wire   [1:0] trunc_ln347_38_fu_3658_p1;
reg   [1:0] trunc_ln347_38_reg_6651;
wire   [1:0] tmp_349_fu_3692_p4;
reg   [1:0] tmp_349_reg_6681;
wire   [0:0] tmp_259_fu_3718_p3;
reg   [0:0] tmp_259_reg_6691;
wire   [31:0] tmp_226_fu_3864_p11;
reg   [31:0] tmp_226_reg_6727;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] tmp_227_fu_3887_p11;
reg   [31:0] tmp_227_reg_6733;
wire   [31:0] tmp_228_fu_3910_p11;
reg   [31:0] tmp_228_reg_6739;
wire   [31:0] tmp_229_fu_3933_p11;
reg   [31:0] tmp_229_reg_6745;
wire   [31:0] tmp_230_fu_3956_p11;
reg   [31:0] tmp_230_reg_6751;
wire   [31:0] tmp_231_fu_3979_p11;
reg   [31:0] tmp_231_reg_6757;
wire   [1:0] trunc_ln347_39_fu_4002_p1;
reg   [1:0] trunc_ln347_39_reg_6763;
wire   [1:0] trunc_ln347_40_fu_4014_p1;
reg   [1:0] trunc_ln347_40_reg_6788;
wire   [1:0] trunc_ln347_41_fu_4026_p1;
reg   [1:0] trunc_ln347_41_reg_6813;
wire   [1:0] trunc_ln347_42_fu_4038_p1;
reg   [1:0] trunc_ln347_42_reg_6838;
wire   [1:0] trunc_ln347_43_fu_4050_p1;
reg   [1:0] trunc_ln347_43_reg_6863;
wire   [1:0] trunc_ln347_44_fu_4062_p1;
reg   [1:0] trunc_ln347_44_reg_6888;
wire   [1:0] trunc_ln347_45_fu_4074_p1;
reg   [1:0] trunc_ln347_45_reg_6913;
wire   [1:0] trunc_ln347_46_fu_4086_p1;
reg   [1:0] trunc_ln347_46_reg_6938;
wire   [0:0] tmp_260_fu_4098_p3;
reg   [0:0] tmp_260_reg_6963;
wire   [31:0] tmp_234_fu_4373_p11;
reg   [31:0] tmp_234_reg_7015;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] tmp_235_fu_4396_p11;
reg   [31:0] tmp_235_reg_7021;
wire   [31:0] tmp_236_fu_4419_p11;
reg   [31:0] tmp_236_reg_7027;
wire   [31:0] tmp_237_fu_4442_p11;
reg   [31:0] tmp_237_reg_7033;
wire   [31:0] tmp_238_fu_4465_p11;
reg   [31:0] tmp_238_reg_7039;
wire   [31:0] tmp_239_fu_4488_p11;
reg   [31:0] tmp_239_reg_7045;
wire   [1:0] trunc_ln347_47_fu_4511_p1;
reg   [1:0] trunc_ln347_47_reg_7051;
wire   [1:0] trunc_ln347_48_fu_4523_p1;
reg   [1:0] trunc_ln347_48_reg_7076;
wire   [1:0] trunc_ln347_49_fu_4535_p1;
reg   [1:0] trunc_ln347_49_reg_7101;
wire   [1:0] trunc_ln347_50_fu_4547_p1;
reg   [1:0] trunc_ln347_50_reg_7126;
wire   [1:0] trunc_ln347_51_fu_4559_p1;
reg   [1:0] trunc_ln347_51_reg_7151;
wire   [1:0] trunc_ln347_52_fu_4571_p1;
reg   [1:0] trunc_ln347_52_reg_7176;
wire   [1:0] trunc_ln347_53_fu_4583_p1;
reg   [1:0] trunc_ln347_53_reg_7201;
wire   [1:0] trunc_ln347_54_fu_4595_p1;
reg   [1:0] trunc_ln347_54_reg_7226;
wire   [31:0] tmp_242_fu_4861_p11;
reg   [31:0] tmp_242_reg_7291;
wire   [31:0] tmp_243_fu_4884_p11;
reg   [31:0] tmp_243_reg_7297;
wire   [31:0] tmp_244_fu_4907_p11;
reg   [31:0] tmp_244_reg_7303;
wire   [31:0] tmp_245_fu_4930_p11;
reg   [31:0] tmp_245_reg_7309;
wire   [31:0] tmp_246_fu_4953_p11;
reg   [31:0] tmp_246_reg_7315;
wire   [31:0] tmp_247_fu_4976_p11;
reg   [31:0] tmp_247_reg_7321;
wire   [1:0] trunc_ln347_55_fu_4999_p1;
reg   [1:0] trunc_ln347_55_reg_7327;
wire   [1:0] trunc_ln347_56_fu_5011_p1;
reg   [1:0] trunc_ln347_56_reg_7352;
wire   [1:0] trunc_ln347_57_fu_5023_p1;
reg   [1:0] trunc_ln347_57_reg_7377;
wire   [1:0] trunc_ln347_58_fu_5035_p1;
reg   [1:0] trunc_ln347_58_reg_7402;
wire   [1:0] trunc_ln347_59_fu_5047_p1;
reg   [1:0] trunc_ln347_59_reg_7427;
wire   [1:0] trunc_ln347_60_fu_5059_p1;
reg   [1:0] trunc_ln347_60_reg_7452;
wire   [1:0] trunc_ln347_61_fu_5071_p1;
reg   [1:0] trunc_ln347_61_reg_7477;
wire   [1:0] trunc_ln347_62_fu_5083_p1;
reg   [1:0] trunc_ln347_62_reg_7502;
wire   [31:0] tmp_250_fu_5289_p11;
reg   [31:0] tmp_250_reg_7527;
wire   [31:0] tmp_251_fu_5312_p11;
reg   [31:0] tmp_251_reg_7533;
wire   [31:0] tmp_252_fu_5335_p11;
reg   [31:0] tmp_252_reg_7539;
wire   [31:0] tmp_253_fu_5358_p11;
reg   [31:0] tmp_253_reg_7545;
wire   [31:0] tmp_254_fu_5381_p11;
reg   [31:0] tmp_254_reg_7551;
wire   [31:0] tmp_255_fu_5404_p11;
reg   [31:0] tmp_255_reg_7557;
wire   [9:0] add_ln345_61_fu_5864_p2;
reg   [9:0] add_ln345_61_reg_7563;
wire   [9:0] add_ln345_62_fu_5874_p2;
reg   [9:0] add_ln345_62_reg_7568;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln342_fu_3430_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln347_fu_3464_p1;
wire   [63:0] zext_ln347_64_fu_3487_p1;
wire   [63:0] zext_ln347_65_fu_3500_p1;
wire   [63:0] zext_ln347_66_fu_3513_p1;
wire   [63:0] zext_ln347_67_fu_3538_p1;
wire   [63:0] zext_ln347_68_fu_3551_p1;
wire   [63:0] zext_ln347_69_fu_3564_p1;
wire   [63:0] zext_ln347_32_fu_3578_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln347_33_fu_3590_p1;
wire   [63:0] zext_ln347_34_fu_3602_p1;
wire   [63:0] zext_ln347_35_fu_3614_p1;
wire   [63:0] zext_ln347_36_fu_3626_p1;
wire   [63:0] zext_ln347_37_fu_3638_p1;
wire   [63:0] zext_ln347_38_fu_3650_p1;
wire   [63:0] zext_ln347_39_fu_3662_p1;
wire   [63:0] zext_ln347_70_fu_3687_p1;
wire   [63:0] zext_ln347_71_fu_3713_p1;
wire   [63:0] zext_ln347_72_fu_3737_p1;
wire   [63:0] zext_ln347_73_fu_3754_p1;
wire   [63:0] zext_ln347_74_fu_3767_p1;
wire   [63:0] zext_ln347_75_fu_3783_p1;
wire   [63:0] zext_ln347_76_fu_3796_p1;
wire   [63:0] zext_ln347_77_fu_3809_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln347_40_fu_4006_p1;
wire   [63:0] zext_ln347_41_fu_4018_p1;
wire   [63:0] zext_ln347_42_fu_4030_p1;
wire   [63:0] zext_ln347_43_fu_4042_p1;
wire   [63:0] zext_ln347_44_fu_4054_p1;
wire   [63:0] zext_ln347_45_fu_4066_p1;
wire   [63:0] zext_ln347_46_fu_4078_p1;
wire   [63:0] zext_ln347_47_fu_4090_p1;
wire   [63:0] zext_ln347_78_fu_4113_p1;
wire   [63:0] zext_ln347_79_fu_4139_p1;
wire   [63:0] zext_ln347_80_fu_4165_p1;
wire   [63:0] zext_ln347_81_fu_4182_p1;
wire   [63:0] zext_ln347_82_fu_4206_p1;
wire   [63:0] zext_ln347_83_fu_4226_p1;
wire   [63:0] zext_ln347_84_fu_4243_p1;
wire   [63:0] zext_ln347_85_fu_4260_p1;
wire   [63:0] zext_ln345_fu_4283_p1;
wire   [63:0] zext_ln345_32_fu_4307_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln347_48_fu_4515_p1;
wire   [63:0] zext_ln347_49_fu_4527_p1;
wire   [63:0] zext_ln347_50_fu_4539_p1;
wire   [63:0] zext_ln347_51_fu_4551_p1;
wire   [63:0] zext_ln347_52_fu_4563_p1;
wire   [63:0] zext_ln347_53_fu_4575_p1;
wire   [63:0] zext_ln347_54_fu_4587_p1;
wire   [63:0] zext_ln347_55_fu_4599_p1;
wire   [63:0] zext_ln347_86_fu_4614_p1;
wire   [63:0] zext_ln347_87_fu_4629_p1;
wire   [63:0] zext_ln347_88_fu_4644_p1;
wire   [63:0] zext_ln347_89_fu_4659_p1;
wire   [63:0] zext_ln347_90_fu_4671_p1;
wire   [63:0] zext_ln347_91_fu_4686_p1;
wire   [63:0] zext_ln347_92_fu_4698_p1;
wire   [63:0] zext_ln347_93_fu_4710_p1;
wire   [63:0] zext_ln345_33_fu_4733_p1;
wire   [63:0] zext_ln345_34_fu_4757_p1;
wire   [63:0] zext_ln345_39_fu_4781_p1;
wire   [63:0] zext_ln345_40_fu_4805_p1;
wire   [63:0] zext_ln347_56_fu_5003_p1;
wire   [63:0] zext_ln347_57_fu_5015_p1;
wire   [63:0] zext_ln347_58_fu_5027_p1;
wire   [63:0] zext_ln347_59_fu_5039_p1;
wire   [63:0] zext_ln347_60_fu_5051_p1;
wire   [63:0] zext_ln347_61_fu_5063_p1;
wire   [63:0] zext_ln347_62_fu_5075_p1;
wire   [63:0] zext_ln347_63_fu_5087_p1;
wire   [63:0] zext_ln345_35_fu_5113_p1;
wire   [63:0] zext_ln345_36_fu_5137_p1;
wire   [63:0] zext_ln345_41_fu_5161_p1;
wire   [63:0] zext_ln345_42_fu_5185_p1;
wire   [63:0] zext_ln345_47_fu_5209_p1;
wire   [63:0] zext_ln345_48_fu_5233_p1;
wire   [63:0] zext_ln345_37_fu_5445_p1;
wire   [63:0] zext_ln345_38_fu_5469_p1;
wire   [63:0] zext_ln345_43_fu_5493_p1;
wire   [63:0] zext_ln345_44_fu_5517_p1;
wire   [63:0] zext_ln345_49_fu_5541_p1;
wire   [63:0] zext_ln345_50_fu_5565_p1;
wire   [63:0] zext_ln345_55_fu_5589_p1;
wire   [63:0] zext_ln345_56_fu_5613_p1;
wire   [63:0] zext_ln345_45_fu_5637_p1;
wire   [63:0] zext_ln345_46_fu_5661_p1;
wire   [63:0] zext_ln345_51_fu_5685_p1;
wire   [63:0] zext_ln345_52_fu_5709_p1;
wire   [63:0] zext_ln345_57_fu_5733_p1;
wire   [63:0] zext_ln345_58_fu_5757_p1;
wire   [63:0] zext_ln345_53_fu_5781_p1;
wire   [63:0] zext_ln345_54_fu_5805_p1;
wire   [63:0] zext_ln345_59_fu_5829_p1;
wire   [63:0] zext_ln345_60_fu_5853_p1;
wire   [63:0] zext_ln345_61_fu_5886_p1;
wire   [63:0] zext_ln345_62_fu_5899_p1;
reg   [6:0] l_fu_308;
wire   [6:0] add_ln342_fu_4313_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_l_7;
reg    OutputIndex_ce7_local;
reg   [5:0] OutputIndex_address7_local;
reg    OutputIndex_ce6_local;
reg   [5:0] OutputIndex_address6_local;
reg    OutputIndex_ce5_local;
reg   [5:0] OutputIndex_address5_local;
reg    OutputIndex_ce4_local;
reg   [5:0] OutputIndex_address4_local;
reg    OutputIndex_ce3_local;
reg   [5:0] OutputIndex_address3_local;
reg    OutputIndex_ce2_local;
reg   [5:0] OutputIndex_address2_local;
reg    OutputIndex_ce1_local;
reg   [5:0] OutputIndex_address1_local;
reg    OutputIndex_ce0_local;
reg   [5:0] OutputIndex_address0_local;
reg    NTTData_ce7_local;
reg   [3:0] NTTData_address7_local;
reg    NTTData_ce6_local;
reg   [3:0] NTTData_address6_local;
reg    NTTData_ce5_local;
reg   [3:0] NTTData_address5_local;
reg    NTTData_ce4_local;
reg   [3:0] NTTData_address4_local;
reg    NTTData_ce3_local;
reg   [3:0] NTTData_address3_local;
reg    NTTData_ce2_local;
reg   [3:0] NTTData_address2_local;
reg    NTTData_ce1_local;
reg   [3:0] NTTData_address1_local;
reg    NTTData_ce0_local;
reg   [3:0] NTTData_address0_local;
reg    NTTData_1_ce7_local;
reg   [3:0] NTTData_1_address7_local;
reg    NTTData_1_ce6_local;
reg   [3:0] NTTData_1_address6_local;
reg    NTTData_1_ce5_local;
reg   [3:0] NTTData_1_address5_local;
reg    NTTData_1_ce4_local;
reg   [3:0] NTTData_1_address4_local;
reg    NTTData_1_ce3_local;
reg   [3:0] NTTData_1_address3_local;
reg    NTTData_1_ce2_local;
reg   [3:0] NTTData_1_address2_local;
reg    NTTData_1_ce1_local;
reg   [3:0] NTTData_1_address1_local;
reg    NTTData_1_ce0_local;
reg   [3:0] NTTData_1_address0_local;
reg    NTTData_2_ce7_local;
reg   [3:0] NTTData_2_address7_local;
reg    NTTData_2_ce6_local;
reg   [3:0] NTTData_2_address6_local;
reg    NTTData_2_ce5_local;
reg   [3:0] NTTData_2_address5_local;
reg    NTTData_2_ce4_local;
reg   [3:0] NTTData_2_address4_local;
reg    NTTData_2_ce3_local;
reg   [3:0] NTTData_2_address3_local;
reg    NTTData_2_ce2_local;
reg   [3:0] NTTData_2_address2_local;
reg    NTTData_2_ce1_local;
reg   [3:0] NTTData_2_address1_local;
reg    NTTData_2_ce0_local;
reg   [3:0] NTTData_2_address0_local;
reg    NTTData_3_ce7_local;
reg   [3:0] NTTData_3_address7_local;
reg    NTTData_3_ce6_local;
reg   [3:0] NTTData_3_address6_local;
reg    NTTData_3_ce5_local;
reg   [3:0] NTTData_3_address5_local;
reg    NTTData_3_ce4_local;
reg   [3:0] NTTData_3_address4_local;
reg    NTTData_3_ce3_local;
reg   [3:0] NTTData_3_address3_local;
reg    NTTData_3_ce2_local;
reg   [3:0] NTTData_3_address2_local;
reg    NTTData_3_ce1_local;
reg   [3:0] NTTData_3_address1_local;
reg    NTTData_3_ce0_local;
reg   [3:0] NTTData_3_address0_local;
reg    DataRAM_4_we1_local;
reg   [31:0] DataRAM_4_d1_local;
wire   [31:0] tmp_224_fu_3814_p11;
reg    DataRAM_4_ce1_local;
reg   [12:0] DataRAM_4_address1_local;
reg    DataRAM_4_we0_local;
reg   [31:0] DataRAM_4_d0_local;
wire   [31:0] tmp_225_fu_3839_p11;
reg    DataRAM_4_ce0_local;
reg   [12:0] DataRAM_4_address0_local;
reg    DataRAM_we1_local;
reg   [31:0] DataRAM_d1_local;
reg    DataRAM_ce1_local;
reg   [12:0] DataRAM_address1_local;
reg    DataRAM_we0_local;
reg   [31:0] DataRAM_d0_local;
reg    DataRAM_ce0_local;
reg   [12:0] DataRAM_address0_local;
reg    DataRAM_5_we1_local;
reg   [31:0] DataRAM_5_d1_local;
wire   [31:0] tmp_232_fu_4323_p11;
reg    DataRAM_5_ce1_local;
reg   [12:0] DataRAM_5_address1_local;
reg    DataRAM_5_we0_local;
reg   [31:0] DataRAM_5_d0_local;
wire   [31:0] tmp_233_fu_4348_p11;
reg    DataRAM_5_ce0_local;
reg   [12:0] DataRAM_5_address0_local;
reg    DataRAM_1_we1_local;
reg   [31:0] DataRAM_1_d1_local;
reg    DataRAM_1_ce1_local;
reg   [12:0] DataRAM_1_address1_local;
reg    DataRAM_1_we0_local;
reg   [31:0] DataRAM_1_d0_local;
reg    DataRAM_1_ce0_local;
reg   [12:0] DataRAM_1_address0_local;
reg    DataRAM_6_we1_local;
reg   [31:0] DataRAM_6_d1_local;
wire   [31:0] tmp_240_fu_4811_p11;
reg    DataRAM_6_ce1_local;
reg   [12:0] DataRAM_6_address1_local;
reg    DataRAM_6_we0_local;
reg   [31:0] DataRAM_6_d0_local;
wire   [31:0] tmp_241_fu_4836_p11;
reg    DataRAM_6_ce0_local;
reg   [12:0] DataRAM_6_address0_local;
reg    DataRAM_2_we1_local;
reg   [31:0] DataRAM_2_d1_local;
reg    DataRAM_2_ce1_local;
reg   [12:0] DataRAM_2_address1_local;
reg    DataRAM_2_we0_local;
reg   [31:0] DataRAM_2_d0_local;
reg    DataRAM_2_ce0_local;
reg   [12:0] DataRAM_2_address0_local;
reg    DataRAM_7_we1_local;
reg   [31:0] DataRAM_7_d1_local;
wire   [31:0] tmp_248_fu_5239_p11;
reg    DataRAM_7_ce1_local;
reg   [12:0] DataRAM_7_address1_local;
reg    DataRAM_7_we0_local;
reg   [31:0] DataRAM_7_d0_local;
wire   [31:0] tmp_249_fu_5264_p11;
reg    DataRAM_7_ce0_local;
reg   [12:0] DataRAM_7_address0_local;
reg    DataRAM_3_we1_local;
reg   [31:0] DataRAM_3_d1_local;
reg    DataRAM_3_ce1_local;
reg   [12:0] DataRAM_3_address1_local;
reg    DataRAM_3_we0_local;
reg   [31:0] DataRAM_3_d0_local;
reg    DataRAM_3_ce0_local;
reg   [12:0] DataRAM_3_address0_local;
wire   [2:0] trunc_ln342_5_fu_3435_p4;
wire   [4:0] tmp_s_fu_3446_p4;
wire   [5:0] or_ln342_30_fu_3456_p3;
wire   [3:0] tmp_347_fu_3469_p4;
wire   [5:0] or_ln342_s_fu_3479_p3;
wire   [5:0] or_ln342_31_fu_3492_p3;
wire   [5:0] or_ln342_32_fu_3505_p3;
wire   [5:0] or_ln342_33_fu_3526_p5;
wire   [5:0] or_ln342_34_fu_3543_p3;
wire   [5:0] or_ln342_35_fu_3556_p3;
wire   [3:0] grp_fu_3302_p4;
wire   [3:0] grp_fu_3312_p4;
wire   [3:0] grp_fu_3322_p4;
wire   [3:0] grp_fu_3332_p4;
wire   [3:0] grp_fu_3342_p4;
wire   [3:0] grp_fu_3352_p4;
wire   [3:0] grp_fu_3362_p4;
wire   [3:0] grp_fu_3372_p4;
wire   [1:0] tmp_348_fu_3670_p4;
wire   [5:0] or_ln342_36_fu_3679_p3;
wire   [5:0] or_ln342_37_fu_3701_p5;
wire   [5:0] or_ln342_38_fu_3725_p5;
wire   [5:0] or_ln342_39_fu_3742_p5;
wire   [5:0] or_ln342_40_fu_3759_p3;
wire   [5:0] or_ln342_41_fu_3772_p5;
wire   [5:0] or_ln342_42_fu_3788_p3;
wire   [5:0] or_ln342_43_fu_3801_p3;
wire   [31:0] tmp_224_fu_3814_p9;
wire   [31:0] tmp_225_fu_3839_p9;
wire   [31:0] tmp_226_fu_3864_p9;
wire   [31:0] tmp_227_fu_3887_p9;
wire   [31:0] tmp_228_fu_3910_p9;
wire   [31:0] tmp_229_fu_3933_p9;
wire   [31:0] tmp_230_fu_3956_p9;
wire   [31:0] tmp_231_fu_3979_p9;
wire   [5:0] or_ln342_44_fu_4105_p3;
wire   [2:0] tmp_350_fu_4118_p4;
wire   [5:0] or_ln342_45_fu_4127_p5;
wire   [1:0] tmp_351_fu_4144_p4;
wire   [5:0] or_ln342_46_fu_4153_p5;
wire   [5:0] or_ln342_47_fu_4170_p5;
wire   [0:0] tmp_261_fu_4187_p3;
wire   [5:0] or_ln342_48_fu_4194_p5;
wire   [5:0] or_ln342_49_fu_4211_p7;
wire   [5:0] or_ln342_50_fu_4231_p5;
wire   [5:0] or_ln342_51_fu_4248_p5;
wire   [9:0] select_ln345_fu_4265_p3;
wire   [9:0] add_ln345_fu_4270_p2;
wire   [12:0] tmp_262_fu_4275_p3;
wire   [9:0] select_ln345_32_fu_4289_p3;
wire   [9:0] add_ln345_32_fu_4294_p2;
wire   [12:0] tmp_352_fu_4299_p3;
wire   [31:0] tmp_232_fu_4323_p9;
wire   [31:0] tmp_233_fu_4348_p9;
wire   [31:0] tmp_234_fu_4373_p9;
wire   [31:0] tmp_235_fu_4396_p9;
wire   [31:0] tmp_236_fu_4419_p9;
wire   [31:0] tmp_237_fu_4442_p9;
wire   [31:0] tmp_238_fu_4465_p9;
wire   [31:0] tmp_239_fu_4488_p9;
wire   [5:0] or_ln342_52_fu_4607_p3;
wire   [5:0] or_ln342_53_fu_4619_p5;
wire   [5:0] or_ln342_54_fu_4634_p5;
wire   [5:0] or_ln342_55_fu_4649_p5;
wire   [5:0] or_ln342_56_fu_4664_p3;
wire   [5:0] or_ln342_57_fu_4676_p5;
wire   [5:0] or_ln342_58_fu_4691_p3;
wire   [5:0] or_ln342_59_fu_4703_p3;
wire   [9:0] select_ln345_33_fu_4715_p3;
wire   [9:0] add_ln345_33_fu_4720_p2;
wire   [12:0] tmp_353_fu_4725_p3;
wire   [9:0] select_ln345_34_fu_4739_p3;
wire   [9:0] add_ln345_34_fu_4744_p2;
wire   [12:0] tmp_354_fu_4749_p3;
wire   [9:0] select_ln345_39_fu_4763_p3;
wire   [9:0] add_ln345_39_fu_4768_p2;
wire   [12:0] tmp_263_fu_4773_p3;
wire   [9:0] select_ln345_40_fu_4787_p3;
wire   [9:0] add_ln345_40_fu_4792_p2;
wire   [12:0] tmp_359_fu_4797_p3;
wire   [31:0] tmp_240_fu_4811_p9;
wire   [31:0] tmp_241_fu_4836_p9;
wire   [31:0] tmp_242_fu_4861_p9;
wire   [31:0] tmp_243_fu_4884_p9;
wire   [31:0] tmp_244_fu_4907_p9;
wire   [31:0] tmp_245_fu_4930_p9;
wire   [31:0] tmp_246_fu_4953_p9;
wire   [31:0] tmp_247_fu_4976_p9;
wire   [9:0] select_ln345_35_fu_5095_p3;
wire   [9:0] add_ln345_35_fu_5100_p2;
wire   [12:0] tmp_355_fu_5105_p3;
wire   [9:0] select_ln345_36_fu_5119_p3;
wire   [9:0] add_ln345_36_fu_5124_p2;
wire   [12:0] tmp_356_fu_5129_p3;
wire   [9:0] select_ln345_41_fu_5143_p3;
wire   [9:0] add_ln345_41_fu_5148_p2;
wire   [12:0] tmp_360_fu_5153_p3;
wire   [9:0] select_ln345_42_fu_5167_p3;
wire   [9:0] add_ln345_42_fu_5172_p2;
wire   [12:0] tmp_361_fu_5177_p3;
wire   [9:0] select_ln345_47_fu_5191_p3;
wire   [9:0] add_ln345_47_fu_5196_p2;
wire   [12:0] tmp_264_fu_5201_p3;
wire   [9:0] select_ln345_48_fu_5215_p3;
wire   [9:0] add_ln345_48_fu_5220_p2;
wire   [12:0] tmp_366_fu_5225_p3;
wire   [31:0] tmp_248_fu_5239_p9;
wire   [31:0] tmp_249_fu_5264_p9;
wire   [31:0] tmp_250_fu_5289_p9;
wire   [31:0] tmp_251_fu_5312_p9;
wire   [31:0] tmp_252_fu_5335_p9;
wire   [31:0] tmp_253_fu_5358_p9;
wire   [31:0] tmp_254_fu_5381_p9;
wire   [31:0] tmp_255_fu_5404_p9;
wire   [9:0] select_ln345_37_fu_5427_p3;
wire   [9:0] add_ln345_37_fu_5432_p2;
wire   [12:0] tmp_357_fu_5437_p3;
wire   [9:0] select_ln345_38_fu_5451_p3;
wire   [9:0] add_ln345_38_fu_5456_p2;
wire   [12:0] tmp_358_fu_5461_p3;
wire   [9:0] select_ln345_43_fu_5475_p3;
wire   [9:0] add_ln345_43_fu_5480_p2;
wire   [12:0] tmp_362_fu_5485_p3;
wire   [9:0] select_ln345_44_fu_5499_p3;
wire   [9:0] add_ln345_44_fu_5504_p2;
wire   [12:0] tmp_363_fu_5509_p3;
wire   [9:0] select_ln345_49_fu_5523_p3;
wire   [9:0] add_ln345_49_fu_5528_p2;
wire   [12:0] tmp_367_fu_5533_p3;
wire   [9:0] select_ln345_50_fu_5547_p3;
wire   [9:0] add_ln345_50_fu_5552_p2;
wire   [12:0] tmp_368_fu_5557_p3;
wire   [9:0] select_ln345_55_fu_5571_p3;
wire   [9:0] add_ln345_55_fu_5576_p2;
wire   [12:0] tmp_265_fu_5581_p3;
wire   [9:0] select_ln345_56_fu_5595_p3;
wire   [9:0] add_ln345_56_fu_5600_p2;
wire   [12:0] tmp_373_fu_5605_p3;
wire   [9:0] select_ln345_45_fu_5619_p3;
wire   [9:0] add_ln345_45_fu_5624_p2;
wire   [12:0] tmp_364_fu_5629_p3;
wire   [9:0] select_ln345_46_fu_5643_p3;
wire   [9:0] add_ln345_46_fu_5648_p2;
wire   [12:0] tmp_365_fu_5653_p3;
wire   [9:0] select_ln345_51_fu_5667_p3;
wire   [9:0] add_ln345_51_fu_5672_p2;
wire   [12:0] tmp_369_fu_5677_p3;
wire   [9:0] select_ln345_52_fu_5691_p3;
wire   [9:0] add_ln345_52_fu_5696_p2;
wire   [12:0] tmp_370_fu_5701_p3;
wire   [9:0] select_ln345_57_fu_5715_p3;
wire   [9:0] add_ln345_57_fu_5720_p2;
wire   [12:0] tmp_374_fu_5725_p3;
wire   [9:0] select_ln345_58_fu_5739_p3;
wire   [9:0] add_ln345_58_fu_5744_p2;
wire   [12:0] tmp_375_fu_5749_p3;
wire   [9:0] select_ln345_53_fu_5763_p3;
wire   [9:0] add_ln345_53_fu_5768_p2;
wire   [12:0] tmp_371_fu_5773_p3;
wire   [9:0] select_ln345_54_fu_5787_p3;
wire   [9:0] add_ln345_54_fu_5792_p2;
wire   [12:0] tmp_372_fu_5797_p3;
wire   [9:0] select_ln345_59_fu_5811_p3;
wire   [9:0] add_ln345_59_fu_5816_p2;
wire   [12:0] tmp_376_fu_5821_p3;
wire   [9:0] select_ln345_60_fu_5835_p3;
wire   [9:0] add_ln345_60_fu_5840_p2;
wire   [12:0] tmp_377_fu_5845_p3;
wire   [9:0] select_ln345_61_fu_5859_p3;
wire   [9:0] select_ln345_62_fu_5869_p3;
wire   [12:0] tmp_378_fu_5879_p3;
wire   [12:0] tmp_379_fu_5892_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_3299;
reg    ap_condition_3303;
reg    ap_condition_3307;
reg    ap_condition_3311;
reg    ap_condition_3315;
reg    ap_condition_3319;
reg    ap_condition_3323;
reg    ap_condition_3327;
reg    ap_condition_3331;
reg    ap_condition_3335;
reg    ap_condition_3339;
reg    ap_condition_3343;
reg    ap_condition_3347;
reg    ap_condition_3351;
reg    ap_condition_3355;
reg    ap_condition_3359;
wire   [1:0] tmp_224_fu_3814_p1;
wire   [1:0] tmp_224_fu_3814_p3;
wire  signed [1:0] tmp_224_fu_3814_p5;
wire  signed [1:0] tmp_224_fu_3814_p7;
wire   [1:0] tmp_225_fu_3839_p1;
wire   [1:0] tmp_225_fu_3839_p3;
wire  signed [1:0] tmp_225_fu_3839_p5;
wire  signed [1:0] tmp_225_fu_3839_p7;
wire   [1:0] tmp_226_fu_3864_p1;
wire   [1:0] tmp_226_fu_3864_p3;
wire  signed [1:0] tmp_226_fu_3864_p5;
wire  signed [1:0] tmp_226_fu_3864_p7;
wire   [1:0] tmp_227_fu_3887_p1;
wire   [1:0] tmp_227_fu_3887_p3;
wire  signed [1:0] tmp_227_fu_3887_p5;
wire  signed [1:0] tmp_227_fu_3887_p7;
wire   [1:0] tmp_228_fu_3910_p1;
wire   [1:0] tmp_228_fu_3910_p3;
wire  signed [1:0] tmp_228_fu_3910_p5;
wire  signed [1:0] tmp_228_fu_3910_p7;
wire   [1:0] tmp_229_fu_3933_p1;
wire   [1:0] tmp_229_fu_3933_p3;
wire  signed [1:0] tmp_229_fu_3933_p5;
wire  signed [1:0] tmp_229_fu_3933_p7;
wire   [1:0] tmp_230_fu_3956_p1;
wire   [1:0] tmp_230_fu_3956_p3;
wire  signed [1:0] tmp_230_fu_3956_p5;
wire  signed [1:0] tmp_230_fu_3956_p7;
wire   [1:0] tmp_231_fu_3979_p1;
wire   [1:0] tmp_231_fu_3979_p3;
wire  signed [1:0] tmp_231_fu_3979_p5;
wire  signed [1:0] tmp_231_fu_3979_p7;
wire   [1:0] tmp_232_fu_4323_p1;
wire   [1:0] tmp_232_fu_4323_p3;
wire  signed [1:0] tmp_232_fu_4323_p5;
wire  signed [1:0] tmp_232_fu_4323_p7;
wire   [1:0] tmp_233_fu_4348_p1;
wire   [1:0] tmp_233_fu_4348_p3;
wire  signed [1:0] tmp_233_fu_4348_p5;
wire  signed [1:0] tmp_233_fu_4348_p7;
wire   [1:0] tmp_234_fu_4373_p1;
wire   [1:0] tmp_234_fu_4373_p3;
wire  signed [1:0] tmp_234_fu_4373_p5;
wire  signed [1:0] tmp_234_fu_4373_p7;
wire   [1:0] tmp_235_fu_4396_p1;
wire   [1:0] tmp_235_fu_4396_p3;
wire  signed [1:0] tmp_235_fu_4396_p5;
wire  signed [1:0] tmp_235_fu_4396_p7;
wire   [1:0] tmp_236_fu_4419_p1;
wire   [1:0] tmp_236_fu_4419_p3;
wire  signed [1:0] tmp_236_fu_4419_p5;
wire  signed [1:0] tmp_236_fu_4419_p7;
wire   [1:0] tmp_237_fu_4442_p1;
wire   [1:0] tmp_237_fu_4442_p3;
wire  signed [1:0] tmp_237_fu_4442_p5;
wire  signed [1:0] tmp_237_fu_4442_p7;
wire   [1:0] tmp_238_fu_4465_p1;
wire   [1:0] tmp_238_fu_4465_p3;
wire  signed [1:0] tmp_238_fu_4465_p5;
wire  signed [1:0] tmp_238_fu_4465_p7;
wire   [1:0] tmp_239_fu_4488_p1;
wire   [1:0] tmp_239_fu_4488_p3;
wire  signed [1:0] tmp_239_fu_4488_p5;
wire  signed [1:0] tmp_239_fu_4488_p7;
wire   [1:0] tmp_240_fu_4811_p1;
wire   [1:0] tmp_240_fu_4811_p3;
wire  signed [1:0] tmp_240_fu_4811_p5;
wire  signed [1:0] tmp_240_fu_4811_p7;
wire   [1:0] tmp_241_fu_4836_p1;
wire   [1:0] tmp_241_fu_4836_p3;
wire  signed [1:0] tmp_241_fu_4836_p5;
wire  signed [1:0] tmp_241_fu_4836_p7;
wire   [1:0] tmp_242_fu_4861_p1;
wire   [1:0] tmp_242_fu_4861_p3;
wire  signed [1:0] tmp_242_fu_4861_p5;
wire  signed [1:0] tmp_242_fu_4861_p7;
wire   [1:0] tmp_243_fu_4884_p1;
wire   [1:0] tmp_243_fu_4884_p3;
wire  signed [1:0] tmp_243_fu_4884_p5;
wire  signed [1:0] tmp_243_fu_4884_p7;
wire   [1:0] tmp_244_fu_4907_p1;
wire   [1:0] tmp_244_fu_4907_p3;
wire  signed [1:0] tmp_244_fu_4907_p5;
wire  signed [1:0] tmp_244_fu_4907_p7;
wire   [1:0] tmp_245_fu_4930_p1;
wire   [1:0] tmp_245_fu_4930_p3;
wire  signed [1:0] tmp_245_fu_4930_p5;
wire  signed [1:0] tmp_245_fu_4930_p7;
wire   [1:0] tmp_246_fu_4953_p1;
wire   [1:0] tmp_246_fu_4953_p3;
wire  signed [1:0] tmp_246_fu_4953_p5;
wire  signed [1:0] tmp_246_fu_4953_p7;
wire   [1:0] tmp_247_fu_4976_p1;
wire   [1:0] tmp_247_fu_4976_p3;
wire  signed [1:0] tmp_247_fu_4976_p5;
wire  signed [1:0] tmp_247_fu_4976_p7;
wire   [1:0] tmp_248_fu_5239_p1;
wire   [1:0] tmp_248_fu_5239_p3;
wire  signed [1:0] tmp_248_fu_5239_p5;
wire  signed [1:0] tmp_248_fu_5239_p7;
wire   [1:0] tmp_249_fu_5264_p1;
wire   [1:0] tmp_249_fu_5264_p3;
wire  signed [1:0] tmp_249_fu_5264_p5;
wire  signed [1:0] tmp_249_fu_5264_p7;
wire   [1:0] tmp_250_fu_5289_p1;
wire   [1:0] tmp_250_fu_5289_p3;
wire  signed [1:0] tmp_250_fu_5289_p5;
wire  signed [1:0] tmp_250_fu_5289_p7;
wire   [1:0] tmp_251_fu_5312_p1;
wire   [1:0] tmp_251_fu_5312_p3;
wire  signed [1:0] tmp_251_fu_5312_p5;
wire  signed [1:0] tmp_251_fu_5312_p7;
wire   [1:0] tmp_252_fu_5335_p1;
wire   [1:0] tmp_252_fu_5335_p3;
wire  signed [1:0] tmp_252_fu_5335_p5;
wire  signed [1:0] tmp_252_fu_5335_p7;
wire   [1:0] tmp_253_fu_5358_p1;
wire   [1:0] tmp_253_fu_5358_p3;
wire  signed [1:0] tmp_253_fu_5358_p5;
wire  signed [1:0] tmp_253_fu_5358_p7;
wire   [1:0] tmp_254_fu_5381_p1;
wire   [1:0] tmp_254_fu_5381_p3;
wire  signed [1:0] tmp_254_fu_5381_p5;
wire  signed [1:0] tmp_254_fu_5381_p7;
wire   [1:0] tmp_255_fu_5404_p1;
wire   [1:0] tmp_255_fu_5404_p3;
wire  signed [1:0] tmp_255_fu_5404_p5;
wire  signed [1:0] tmp_255_fu_5404_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 l_fu_308 = 7'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1760(
    .din0(NTTData_q7),
    .din1(NTTData_1_q7),
    .din2(NTTData_2_q7),
    .din3(NTTData_3_q7),
    .def(tmp_224_fu_3814_p9),
    .sel(trunc_ln347_reg_6476),
    .dout(tmp_224_fu_3814_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1761(
    .din0(NTTData_q6),
    .din1(NTTData_1_q6),
    .din2(NTTData_2_q6),
    .din3(NTTData_3_q6),
    .def(tmp_225_fu_3839_p9),
    .sel(trunc_ln347_32_reg_6501),
    .dout(tmp_225_fu_3839_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1762(
    .din0(NTTData_q5),
    .din1(NTTData_1_q5),
    .din2(NTTData_2_q5),
    .din3(NTTData_3_q5),
    .def(tmp_226_fu_3864_p9),
    .sel(trunc_ln347_33_reg_6526),
    .dout(tmp_226_fu_3864_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1763(
    .din0(NTTData_q4),
    .din1(NTTData_1_q4),
    .din2(NTTData_2_q4),
    .din3(NTTData_3_q4),
    .def(tmp_227_fu_3887_p9),
    .sel(trunc_ln347_34_reg_6551),
    .dout(tmp_227_fu_3887_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1764(
    .din0(NTTData_q3),
    .din1(NTTData_1_q3),
    .din2(NTTData_2_q3),
    .din3(NTTData_3_q3),
    .def(tmp_228_fu_3910_p9),
    .sel(trunc_ln347_35_reg_6576),
    .dout(tmp_228_fu_3910_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1765(
    .din0(NTTData_q2),
    .din1(NTTData_1_q2),
    .din2(NTTData_2_q2),
    .din3(NTTData_3_q2),
    .def(tmp_229_fu_3933_p9),
    .sel(trunc_ln347_36_reg_6601),
    .dout(tmp_229_fu_3933_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1766(
    .din0(NTTData_q1),
    .din1(NTTData_1_q1),
    .din2(NTTData_2_q1),
    .din3(NTTData_3_q1),
    .def(tmp_230_fu_3956_p9),
    .sel(trunc_ln347_37_reg_6626),
    .dout(tmp_230_fu_3956_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1767(
    .din0(NTTData_q0),
    .din1(NTTData_1_q0),
    .din2(NTTData_2_q0),
    .din3(NTTData_3_q0),
    .def(tmp_231_fu_3979_p9),
    .sel(trunc_ln347_38_reg_6651),
    .dout(tmp_231_fu_3979_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1768(
    .din0(NTTData_q7),
    .din1(NTTData_1_q7),
    .din2(NTTData_2_q7),
    .din3(NTTData_3_q7),
    .def(tmp_232_fu_4323_p9),
    .sel(trunc_ln347_39_reg_6763),
    .dout(tmp_232_fu_4323_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1769(
    .din0(NTTData_q6),
    .din1(NTTData_1_q6),
    .din2(NTTData_2_q6),
    .din3(NTTData_3_q6),
    .def(tmp_233_fu_4348_p9),
    .sel(trunc_ln347_40_reg_6788),
    .dout(tmp_233_fu_4348_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1770(
    .din0(NTTData_q5),
    .din1(NTTData_1_q5),
    .din2(NTTData_2_q5),
    .din3(NTTData_3_q5),
    .def(tmp_234_fu_4373_p9),
    .sel(trunc_ln347_41_reg_6813),
    .dout(tmp_234_fu_4373_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1771(
    .din0(NTTData_q4),
    .din1(NTTData_1_q4),
    .din2(NTTData_2_q4),
    .din3(NTTData_3_q4),
    .def(tmp_235_fu_4396_p9),
    .sel(trunc_ln347_42_reg_6838),
    .dout(tmp_235_fu_4396_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1772(
    .din0(NTTData_q3),
    .din1(NTTData_1_q3),
    .din2(NTTData_2_q3),
    .din3(NTTData_3_q3),
    .def(tmp_236_fu_4419_p9),
    .sel(trunc_ln347_43_reg_6863),
    .dout(tmp_236_fu_4419_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1773(
    .din0(NTTData_q2),
    .din1(NTTData_1_q2),
    .din2(NTTData_2_q2),
    .din3(NTTData_3_q2),
    .def(tmp_237_fu_4442_p9),
    .sel(trunc_ln347_44_reg_6888),
    .dout(tmp_237_fu_4442_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1774(
    .din0(NTTData_q1),
    .din1(NTTData_1_q1),
    .din2(NTTData_2_q1),
    .din3(NTTData_3_q1),
    .def(tmp_238_fu_4465_p9),
    .sel(trunc_ln347_45_reg_6913),
    .dout(tmp_238_fu_4465_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1775(
    .din0(NTTData_q0),
    .din1(NTTData_1_q0),
    .din2(NTTData_2_q0),
    .din3(NTTData_3_q0),
    .def(tmp_239_fu_4488_p9),
    .sel(trunc_ln347_46_reg_6938),
    .dout(tmp_239_fu_4488_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1776(
    .din0(NTTData_q7),
    .din1(NTTData_1_q7),
    .din2(NTTData_2_q7),
    .din3(NTTData_3_q7),
    .def(tmp_240_fu_4811_p9),
    .sel(trunc_ln347_47_reg_7051),
    .dout(tmp_240_fu_4811_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1777(
    .din0(NTTData_q6),
    .din1(NTTData_1_q6),
    .din2(NTTData_2_q6),
    .din3(NTTData_3_q6),
    .def(tmp_241_fu_4836_p9),
    .sel(trunc_ln347_48_reg_7076),
    .dout(tmp_241_fu_4836_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1778(
    .din0(NTTData_q5),
    .din1(NTTData_1_q5),
    .din2(NTTData_2_q5),
    .din3(NTTData_3_q5),
    .def(tmp_242_fu_4861_p9),
    .sel(trunc_ln347_49_reg_7101),
    .dout(tmp_242_fu_4861_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1779(
    .din0(NTTData_q4),
    .din1(NTTData_1_q4),
    .din2(NTTData_2_q4),
    .din3(NTTData_3_q4),
    .def(tmp_243_fu_4884_p9),
    .sel(trunc_ln347_50_reg_7126),
    .dout(tmp_243_fu_4884_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1780(
    .din0(NTTData_q3),
    .din1(NTTData_1_q3),
    .din2(NTTData_2_q3),
    .din3(NTTData_3_q3),
    .def(tmp_244_fu_4907_p9),
    .sel(trunc_ln347_51_reg_7151),
    .dout(tmp_244_fu_4907_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1781(
    .din0(NTTData_q2),
    .din1(NTTData_1_q2),
    .din2(NTTData_2_q2),
    .din3(NTTData_3_q2),
    .def(tmp_245_fu_4930_p9),
    .sel(trunc_ln347_52_reg_7176),
    .dout(tmp_245_fu_4930_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1782(
    .din0(NTTData_q1),
    .din1(NTTData_1_q1),
    .din2(NTTData_2_q1),
    .din3(NTTData_3_q1),
    .def(tmp_246_fu_4953_p9),
    .sel(trunc_ln347_53_reg_7201),
    .dout(tmp_246_fu_4953_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1783(
    .din0(NTTData_q0),
    .din1(NTTData_1_q0),
    .din2(NTTData_2_q0),
    .din3(NTTData_3_q0),
    .def(tmp_247_fu_4976_p9),
    .sel(trunc_ln347_54_reg_7226),
    .dout(tmp_247_fu_4976_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1784(
    .din0(NTTData_q7),
    .din1(NTTData_1_q7),
    .din2(NTTData_2_q7),
    .din3(NTTData_3_q7),
    .def(tmp_248_fu_5239_p9),
    .sel(trunc_ln347_55_reg_7327),
    .dout(tmp_248_fu_5239_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1785(
    .din0(NTTData_q6),
    .din1(NTTData_1_q6),
    .din2(NTTData_2_q6),
    .din3(NTTData_3_q6),
    .def(tmp_249_fu_5264_p9),
    .sel(trunc_ln347_56_reg_7352),
    .dout(tmp_249_fu_5264_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1786(
    .din0(NTTData_q5),
    .din1(NTTData_1_q5),
    .din2(NTTData_2_q5),
    .din3(NTTData_3_q5),
    .def(tmp_250_fu_5289_p9),
    .sel(trunc_ln347_57_reg_7377),
    .dout(tmp_250_fu_5289_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1787(
    .din0(NTTData_q4),
    .din1(NTTData_1_q4),
    .din2(NTTData_2_q4),
    .din3(NTTData_3_q4),
    .def(tmp_251_fu_5312_p9),
    .sel(trunc_ln347_58_reg_7402),
    .dout(tmp_251_fu_5312_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1788(
    .din0(NTTData_q3),
    .din1(NTTData_1_q3),
    .din2(NTTData_2_q3),
    .din3(NTTData_3_q3),
    .def(tmp_252_fu_5335_p9),
    .sel(trunc_ln347_59_reg_7427),
    .dout(tmp_252_fu_5335_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1789(
    .din0(NTTData_q2),
    .din1(NTTData_1_q2),
    .din2(NTTData_2_q2),
    .din3(NTTData_3_q2),
    .def(tmp_253_fu_5358_p9),
    .sel(trunc_ln347_60_reg_7452),
    .dout(tmp_253_fu_5358_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1790(
    .din0(NTTData_q1),
    .din1(NTTData_1_q1),
    .din2(NTTData_2_q1),
    .din3(NTTData_3_q1),
    .def(tmp_254_fu_5381_p9),
    .sel(trunc_ln347_61_reg_7477),
    .dout(tmp_254_fu_5381_p11)
);

(* dissolve_hierarchy = "yes" *) Crypto1_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U1791(
    .din0(NTTData_q0),
    .din1(NTTData_1_q0),
    .din2(NTTData_2_q0),
    .din3(NTTData_3_q0),
    .def(tmp_255_fu_5404_p9),
    .sel(trunc_ln347_62_reg_7502),
    .dout(tmp_255_fu_5404_p11)
);

Crypto1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        l_fu_308 <= 7'd0;
    end else if (((tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        l_fu_308 <= add_ln342_fu_4313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln345_61_reg_7563 <= add_ln345_61_fu_5864_p2;
        add_ln345_62_reg_7568 <= add_ln345_62_fu_5874_p2;
        tmp_234_reg_7015 <= tmp_234_fu_4373_p11;
        tmp_235_reg_7021 <= tmp_235_fu_4396_p11;
        tmp_236_reg_7027 <= tmp_236_fu_4419_p11;
        tmp_237_reg_7033 <= tmp_237_fu_4442_p11;
        tmp_238_reg_7039 <= tmp_238_fu_4465_p11;
        tmp_239_reg_7045 <= tmp_239_fu_4488_p11;
        trunc_ln347_47_reg_7051 <= trunc_ln347_47_fu_4511_p1;
        trunc_ln347_48_reg_7076 <= trunc_ln347_48_fu_4523_p1;
        trunc_ln347_49_reg_7101 <= trunc_ln347_49_fu_4535_p1;
        trunc_ln347_50_reg_7126 <= trunc_ln347_50_fu_4547_p1;
        trunc_ln347_51_reg_7151 <= trunc_ln347_51_fu_4559_p1;
        trunc_ln347_52_reg_7176 <= trunc_ln347_52_fu_4571_p1;
        trunc_ln347_53_reg_7201 <= trunc_ln347_53_fu_4583_p1;
        trunc_ln347_54_reg_7226 <= trunc_ln347_54_fu_4595_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln345_reg_6436 <= grp_fu_3297_p2;
        icmp_ln347_2_reg_6432 <= grp_fu_3297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln345_reg_6436_pp0_iter1_reg <= icmp_ln345_reg_6436;
        icmp_ln347_2_reg_6432_pp0_iter1_reg <= icmp_ln347_2_reg_6432;
        l_7_reg_6368 <= ap_sig_allocacmp_l_7;
        p_cast29_reg_6356[12 : 0] <= p_cast29_fu_3410_p1[12 : 0];
        tmp_242_reg_7291 <= tmp_242_fu_4861_p11;
        tmp_243_reg_7297 <= tmp_243_fu_4884_p11;
        tmp_244_reg_7303 <= tmp_244_fu_4907_p11;
        tmp_245_reg_7309 <= tmp_245_fu_4930_p11;
        tmp_246_reg_7315 <= tmp_246_fu_4953_p11;
        tmp_247_reg_7321 <= tmp_247_fu_4976_p11;
        tmp_257_reg_6381 <= ap_sig_allocacmp_l_7[32'd6];
        tmp_258_reg_6410 <= ap_sig_allocacmp_l_7[32'd1];
        tmp_581_cast_reg_6344[12 : 0] <= tmp_581_cast_fu_3406_p1[12 : 0];
        tmp_582_cast_reg_6332[12 : 0] <= tmp_582_cast_fu_3402_p1[12 : 0];
        tmp_583_cast_reg_6320[12 : 0] <= tmp_583_cast_fu_3398_p1[12 : 0];
        tmp_584_cast_reg_6308[12 : 0] <= tmp_584_cast_fu_3394_p1[12 : 0];
        tmp_585_cast_reg_6296[12 : 0] <= tmp_585_cast_fu_3390_p1[12 : 0];
        tmp_586_cast_reg_6284[12 : 0] <= tmp_586_cast_fu_3386_p1[12 : 0];
        tmp_587_cast_reg_6272[12 : 0] <= tmp_587_cast_fu_3382_p1[12 : 0];
        trunc_ln347_55_reg_7327 <= trunc_ln347_55_fu_4999_p1;
        trunc_ln347_56_reg_7352 <= trunc_ln347_56_fu_5011_p1;
        trunc_ln347_57_reg_7377 <= trunc_ln347_57_fu_5023_p1;
        trunc_ln347_58_reg_7402 <= trunc_ln347_58_fu_5035_p1;
        trunc_ln347_59_reg_7427 <= trunc_ln347_59_fu_5047_p1;
        trunc_ln347_60_reg_7452 <= trunc_ln347_60_fu_5059_p1;
        trunc_ln347_61_reg_7477 <= trunc_ln347_61_fu_5071_p1;
        trunc_ln347_62_reg_7502 <= trunc_ln347_62_fu_5083_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln347_reg_6440 <= icmp_ln347_fu_3569_p2;
        icmp_ln347_reg_6440_pp0_iter1_reg <= icmp_ln347_reg_6440;
        tmp_250_reg_7527 <= tmp_250_fu_5289_p11;
        tmp_251_reg_7533 <= tmp_251_fu_5312_p11;
        tmp_252_reg_7539 <= tmp_252_fu_5335_p11;
        tmp_253_reg_7545 <= tmp_253_fu_5358_p11;
        tmp_254_reg_7551 <= tmp_254_fu_5381_p11;
        tmp_255_reg_7557 <= tmp_255_fu_5404_p11;
        tmp_259_reg_6691 <= l_7_reg_6368[32'd2];
        tmp_349_reg_6681 <= {{l_7_reg_6368[2:1]}};
        trunc_ln347_32_reg_6501 <= trunc_ln347_32_fu_3586_p1;
        trunc_ln347_33_reg_6526 <= trunc_ln347_33_fu_3598_p1;
        trunc_ln347_34_reg_6551 <= trunc_ln347_34_fu_3610_p1;
        trunc_ln347_35_reg_6576 <= trunc_ln347_35_fu_3622_p1;
        trunc_ln347_36_reg_6601 <= trunc_ln347_36_fu_3634_p1;
        trunc_ln347_37_reg_6626 <= trunc_ln347_37_fu_3646_p1;
        trunc_ln347_38_reg_6651 <= trunc_ln347_38_fu_3658_p1;
        trunc_ln347_reg_6476 <= trunc_ln347_fu_3574_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_226_reg_6727 <= tmp_226_fu_3864_p11;
        tmp_227_reg_6733 <= tmp_227_fu_3887_p11;
        tmp_228_reg_6739 <= tmp_228_fu_3910_p11;
        tmp_229_reg_6745 <= tmp_229_fu_3933_p11;
        tmp_230_reg_6751 <= tmp_230_fu_3956_p11;
        tmp_231_reg_6757 <= tmp_231_fu_3979_p11;
        tmp_260_reg_6963 <= l_7_reg_6368[32'd5];
        trunc_ln347_39_reg_6763 <= trunc_ln347_39_fu_4002_p1;
        trunc_ln347_40_reg_6788 <= trunc_ln347_40_fu_4014_p1;
        trunc_ln347_41_reg_6813 <= trunc_ln347_41_fu_4026_p1;
        trunc_ln347_42_reg_6838 <= trunc_ln347_42_fu_4038_p1;
        trunc_ln347_43_reg_6863 <= trunc_ln347_43_fu_4050_p1;
        trunc_ln347_44_reg_6888 <= trunc_ln347_44_fu_4062_p1;
        trunc_ln347_45_reg_6913 <= trunc_ln347_45_fu_4074_p1;
        trunc_ln347_46_reg_6938 <= trunc_ln347_46_fu_4086_p1;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address0_local = zext_ln345_46_fu_5661_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address0_local = tmp_587_cast_reg_6272;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address0_local = zext_ln345_44_fu_5517_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address0_local = tmp_585_cast_reg_6296;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address0_local = zext_ln345_42_fu_5185_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address0_local = tmp_583_cast_reg_6320;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address0_local = zext_ln345_40_fu_4805_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address0_local = tmp_581_cast_reg_6344;
    end else begin
        DataRAM_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address1_local = zext_ln345_45_fu_5637_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_1_address1_local = tmp_586_cast_reg_6284;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address1_local = zext_ln345_43_fu_5493_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_1_address1_local = tmp_584_cast_reg_6308;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address1_local = zext_ln345_41_fu_5161_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_1_address1_local = tmp_582_cast_reg_6332;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address1_local = zext_ln345_39_fu_4781_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_1_address1_local = p_cast29_reg_6356;
    end else begin
        DataRAM_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_ce0_local = 1'b1;
    end else begin
        DataRAM_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_ce1_local = 1'b1;
    end else begin
        DataRAM_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_1_d0_local = tmp_239_reg_7045;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_1_d0_local = tmp_237_reg_7033;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_1_d0_local = tmp_235_reg_7021;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_d0_local = tmp_233_fu_4348_p11;
    end else begin
        DataRAM_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_1_d1_local = tmp_238_reg_7039;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_1_d1_local = tmp_236_reg_7027;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_1_d1_local = tmp_234_reg_7015;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_d1_local = tmp_232_fu_4323_p11;
    end else begin
        DataRAM_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_we0_local = 1'b1;
    end else begin
        DataRAM_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_1_we1_local = 1'b1;
    end else begin
        DataRAM_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3327)) begin
            DataRAM_2_address0_local = zext_ln345_54_fu_5805_p1;
        end else if ((1'b1 == ap_condition_3323)) begin
            DataRAM_2_address0_local = tmp_587_cast_reg_6272;
        end else if ((1'b1 == ap_condition_3319)) begin
            DataRAM_2_address0_local = zext_ln345_52_fu_5709_p1;
        end else if ((1'b1 == ap_condition_3315)) begin
            DataRAM_2_address0_local = tmp_585_cast_reg_6296;
        end else if ((1'b1 == ap_condition_3311)) begin
            DataRAM_2_address0_local = zext_ln345_50_fu_5565_p1;
        end else if ((1'b1 == ap_condition_3307)) begin
            DataRAM_2_address0_local = tmp_583_cast_reg_6320;
        end else if ((1'b1 == ap_condition_3303)) begin
            DataRAM_2_address0_local = zext_ln345_48_fu_5233_p1;
        end else if ((1'b1 == ap_condition_3299)) begin
            DataRAM_2_address0_local = tmp_581_cast_reg_6344;
        end else begin
            DataRAM_2_address0_local = 'bx;
        end
    end else begin
        DataRAM_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3327)) begin
            DataRAM_2_address1_local = zext_ln345_53_fu_5781_p1;
        end else if ((1'b1 == ap_condition_3323)) begin
            DataRAM_2_address1_local = tmp_586_cast_reg_6284;
        end else if ((1'b1 == ap_condition_3319)) begin
            DataRAM_2_address1_local = zext_ln345_51_fu_5685_p1;
        end else if ((1'b1 == ap_condition_3315)) begin
            DataRAM_2_address1_local = tmp_584_cast_reg_6308;
        end else if ((1'b1 == ap_condition_3311)) begin
            DataRAM_2_address1_local = zext_ln345_49_fu_5541_p1;
        end else if ((1'b1 == ap_condition_3307)) begin
            DataRAM_2_address1_local = tmp_582_cast_reg_6332;
        end else if ((1'b1 == ap_condition_3303)) begin
            DataRAM_2_address1_local = zext_ln345_47_fu_5209_p1;
        end else if ((1'b1 == ap_condition_3299)) begin
            DataRAM_2_address1_local = p_cast29_reg_6356;
        end else begin
            DataRAM_2_address1_local = 'bx;
        end
    end else begin
        DataRAM_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_2_ce0_local = 1'b1;
    end else begin
        DataRAM_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_2_ce1_local = 1'b1;
    end else begin
        DataRAM_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_2_d0_local = tmp_247_reg_7321;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_2_d0_local = tmp_245_reg_7309;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_2_d0_local = tmp_243_reg_7297;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_2_d0_local = tmp_241_fu_4836_p11;
    end else begin
        DataRAM_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_2_d1_local = tmp_246_reg_7315;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_2_d1_local = tmp_244_reg_7303;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_2_d1_local = tmp_242_reg_7291;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_2_d1_local = tmp_240_fu_4811_p11;
    end else begin
        DataRAM_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_2_we0_local = 1'b1;
    end else begin
        DataRAM_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_2_we1_local = 1'b1;
    end else begin
        DataRAM_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_address0_local = zext_ln345_62_fu_5899_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_address0_local = tmp_587_cast_reg_6272;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_3_address0_local = zext_ln345_60_fu_5853_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_3_address0_local = tmp_585_cast_reg_6296;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_3_address0_local = zext_ln345_58_fu_5757_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_3_address0_local = tmp_583_cast_reg_6320;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_address0_local = zext_ln345_56_fu_5613_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_address0_local = tmp_581_cast_reg_6344;
    end else begin
        DataRAM_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_address1_local = zext_ln345_61_fu_5886_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_3_address1_local = tmp_586_cast_reg_6284;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_3_address1_local = zext_ln345_59_fu_5829_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_3_address1_local = tmp_584_cast_reg_6308;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_3_address1_local = zext_ln345_57_fu_5733_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_3_address1_local = tmp_582_cast_reg_6332;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_address1_local = zext_ln345_55_fu_5589_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_3_address1_local = p_cast29_reg_6356;
    end else begin
        DataRAM_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_3_ce0_local = 1'b1;
    end else begin
        DataRAM_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_3_ce1_local = 1'b1;
    end else begin
        DataRAM_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_3_d0_local = tmp_255_reg_7557;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_3_d0_local = tmp_253_reg_7545;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_3_d0_local = tmp_251_reg_7533;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_3_d0_local = tmp_249_fu_5264_p11;
    end else begin
        DataRAM_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_3_d1_local = tmp_254_reg_7551;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_3_d1_local = tmp_252_reg_7539;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_3_d1_local = tmp_250_reg_7527;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_3_d1_local = tmp_248_fu_5239_p11;
    end else begin
        DataRAM_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_3_we0_local = 1'b1;
    end else begin
        DataRAM_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_3_we1_local = 1'b1;
    end else begin
        DataRAM_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address0_local = zext_ln345_38_fu_5469_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address0_local = tmp_587_cast_reg_6272;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address0_local = zext_ln345_36_fu_5137_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address0_local = tmp_585_cast_reg_6296;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address0_local = zext_ln345_34_fu_4757_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address0_local = tmp_583_cast_reg_6320;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address0_local = zext_ln345_32_fu_4307_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address0_local = tmp_581_cast_reg_6344;
    end else begin
        DataRAM_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address1_local = zext_ln345_37_fu_5445_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_4_address1_local = tmp_586_cast_reg_6284;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address1_local = zext_ln345_35_fu_5113_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_4_address1_local = tmp_584_cast_reg_6308;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address1_local = zext_ln345_33_fu_4733_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_4_address1_local = tmp_582_cast_reg_6332;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address1_local = zext_ln345_fu_4283_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_4_address1_local = p_cast29_reg_6356;
    end else begin
        DataRAM_4_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_ce0_local = 1'b1;
    end else begin
        DataRAM_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_ce1_local = 1'b1;
    end else begin
        DataRAM_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_4_d0_local = tmp_231_reg_6757;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_4_d0_local = tmp_229_reg_6745;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_4_d0_local = tmp_227_reg_6733;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_d0_local = tmp_225_fu_3839_p11;
    end else begin
        DataRAM_4_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_4_d1_local = tmp_230_reg_6751;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_4_d1_local = tmp_228_reg_6739;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_4_d1_local = tmp_226_reg_6727;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_d1_local = tmp_224_fu_3814_p11;
    end else begin
        DataRAM_4_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_we0_local = 1'b1;
    end else begin
        DataRAM_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_4_we1_local = 1'b1;
    end else begin
        DataRAM_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_5_address0_local = zext_ln345_46_fu_5661_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_5_address0_local = tmp_587_cast_reg_6272;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_5_address0_local = zext_ln345_44_fu_5517_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_5_address0_local = tmp_585_cast_reg_6296;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_address0_local = zext_ln345_42_fu_5185_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_address0_local = tmp_583_cast_reg_6320;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_5_address0_local = zext_ln345_40_fu_4805_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_5_address0_local = tmp_581_cast_reg_6344;
    end else begin
        DataRAM_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_5_address1_local = zext_ln345_45_fu_5637_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_5_address1_local = tmp_586_cast_reg_6284;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_5_address1_local = zext_ln345_43_fu_5493_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_5_address1_local = tmp_584_cast_reg_6308;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_address1_local = zext_ln345_41_fu_5161_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_address1_local = tmp_582_cast_reg_6332;
    end else if (((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_5_address1_local = zext_ln345_39_fu_4781_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_5_address1_local = p_cast29_reg_6356;
    end else begin
        DataRAM_5_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_ce0_local = 1'b1;
    end else begin
        DataRAM_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_ce1_local = 1'b1;
    end else begin
        DataRAM_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_5_d0_local = tmp_239_reg_7045;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_5_d0_local = tmp_237_reg_7033;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_5_d0_local = tmp_235_reg_7021;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_d0_local = tmp_233_fu_4348_p11;
    end else begin
        DataRAM_5_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_5_d1_local = tmp_238_reg_7039;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_5_d1_local = tmp_236_reg_7027;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_5_d1_local = tmp_234_reg_7015;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_d1_local = tmp_232_fu_4323_p11;
    end else begin
        DataRAM_5_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_we0_local = 1'b1;
    end else begin
        DataRAM_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 
    == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_we1_local = 1'b1;
    end else begin
        DataRAM_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3359)) begin
            DataRAM_6_address0_local = zext_ln345_54_fu_5805_p1;
        end else if ((1'b1 == ap_condition_3355)) begin
            DataRAM_6_address0_local = tmp_587_cast_reg_6272;
        end else if ((1'b1 == ap_condition_3351)) begin
            DataRAM_6_address0_local = zext_ln345_52_fu_5709_p1;
        end else if ((1'b1 == ap_condition_3347)) begin
            DataRAM_6_address0_local = tmp_585_cast_reg_6296;
        end else if ((1'b1 == ap_condition_3343)) begin
            DataRAM_6_address0_local = zext_ln345_50_fu_5565_p1;
        end else if ((1'b1 == ap_condition_3339)) begin
            DataRAM_6_address0_local = tmp_583_cast_reg_6320;
        end else if ((1'b1 == ap_condition_3335)) begin
            DataRAM_6_address0_local = zext_ln345_48_fu_5233_p1;
        end else if ((1'b1 == ap_condition_3331)) begin
            DataRAM_6_address0_local = tmp_581_cast_reg_6344;
        end else begin
            DataRAM_6_address0_local = 'bx;
        end
    end else begin
        DataRAM_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_3359)) begin
            DataRAM_6_address1_local = zext_ln345_53_fu_5781_p1;
        end else if ((1'b1 == ap_condition_3355)) begin
            DataRAM_6_address1_local = tmp_586_cast_reg_6284;
        end else if ((1'b1 == ap_condition_3351)) begin
            DataRAM_6_address1_local = zext_ln345_51_fu_5685_p1;
        end else if ((1'b1 == ap_condition_3347)) begin
            DataRAM_6_address1_local = tmp_584_cast_reg_6308;
        end else if ((1'b1 == ap_condition_3343)) begin
            DataRAM_6_address1_local = zext_ln345_49_fu_5541_p1;
        end else if ((1'b1 == ap_condition_3339)) begin
            DataRAM_6_address1_local = tmp_582_cast_reg_6332;
        end else if ((1'b1 == ap_condition_3335)) begin
            DataRAM_6_address1_local = zext_ln345_47_fu_5209_p1;
        end else if ((1'b1 == ap_condition_3331)) begin
            DataRAM_6_address1_local = p_cast29_reg_6356;
        end else begin
            DataRAM_6_address1_local = 'bx;
        end
    end else begin
        DataRAM_6_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_6_ce0_local = 1'b1;
    end else begin
        DataRAM_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_6_ce1_local = 1'b1;
    end else begin
        DataRAM_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_6_d0_local = tmp_247_reg_7321;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_6_d0_local = tmp_245_reg_7309;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_6_d0_local = tmp_243_reg_7297;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_6_d0_local = tmp_241_fu_4836_p11;
    end else begin
        DataRAM_6_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_6_d1_local = tmp_246_reg_7315;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_6_d1_local = tmp_244_reg_7303;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_6_d1_local = tmp_242_reg_7291;
    end else if ((((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_6_d1_local = tmp_240_fu_4811_p11;
    end else begin
        DataRAM_6_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_6_we0_local = 1'b1;
    end else begin
        DataRAM_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_6_we1_local = 1'b1;
    end else begin
        DataRAM_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address0_local = zext_ln345_62_fu_5899_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address0_local = tmp_587_cast_reg_6272;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address0_local = zext_ln345_60_fu_5853_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address0_local = tmp_585_cast_reg_6296;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address0_local = zext_ln345_58_fu_5757_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address0_local = tmp_583_cast_reg_6320;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address0_local = zext_ln345_56_fu_5613_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address0_local = tmp_581_cast_reg_6344;
    end else begin
        DataRAM_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address1_local = zext_ln345_61_fu_5886_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_7_address1_local = tmp_586_cast_reg_6284;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address1_local = zext_ln345_59_fu_5829_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_7_address1_local = tmp_584_cast_reg_6308;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address1_local = zext_ln345_57_fu_5733_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_7_address1_local = tmp_582_cast_reg_6332;
    end else if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address1_local = zext_ln345_55_fu_5589_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_7_address1_local = p_cast29_reg_6356;
    end else begin
        DataRAM_7_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_ce0_local = 1'b1;
    end else begin
        DataRAM_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_ce1_local = 1'b1;
    end else begin
        DataRAM_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_d0_local = tmp_255_reg_7557;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_7_d0_local = tmp_253_reg_7545;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_7_d0_local = tmp_251_reg_7533;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_7_d0_local = tmp_249_fu_5264_p11;
    end else begin
        DataRAM_7_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_d1_local = tmp_254_reg_7551;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_7_d1_local = tmp_252_reg_7539;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_7_d1_local = tmp_250_reg_7527;
    end else if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_7_d1_local = tmp_248_fu_5239_p11;
    end else begin
        DataRAM_7_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_we0_local = 1'b1;
    end else begin
        DataRAM_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_7_we1_local = 1'b1;
    end else begin
        DataRAM_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_address0_local = zext_ln345_38_fu_5469_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_address0_local = tmp_587_cast_reg_6272;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_address0_local = zext_ln345_36_fu_5137_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_address0_local = tmp_585_cast_reg_6296;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_address0_local = zext_ln345_34_fu_4757_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_address0_local = tmp_583_cast_reg_6320;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_address0_local = zext_ln345_32_fu_4307_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_address0_local = tmp_581_cast_reg_6344;
    end else begin
        DataRAM_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_address1_local = zext_ln345_37_fu_5445_p1;
    end else if (((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_address1_local = tmp_586_cast_reg_6284;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_address1_local = zext_ln345_35_fu_5113_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_address1_local = tmp_584_cast_reg_6308;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_address1_local = zext_ln345_33_fu_4733_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_address1_local = tmp_582_cast_reg_6332;
    end else if (((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_address1_local = zext_ln345_fu_4283_p1;
    end else if (((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_address1_local = p_cast29_reg_6356;
    end else begin
        DataRAM_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_ce0_local = 1'b1;
    end else begin
        DataRAM_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_ce1_local = 1'b1;
    end else begin
        DataRAM_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_d0_local = tmp_231_reg_6757;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_d0_local = tmp_229_reg_6745;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_d0_local = tmp_227_reg_6733;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_d0_local = tmp_225_fu_3839_p11;
    end else begin
        DataRAM_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        DataRAM_d1_local = tmp_230_reg_6751;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DataRAM_d1_local = tmp_228_reg_6739;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_d1_local = tmp_226_reg_6727;
    end else if ((((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_d1_local = tmp_224_fu_3814_p11;
    end else begin
        DataRAM_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_we0_local = 1'b1;
    end else begin
        DataRAM_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 
    == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (tmp_257_reg_6381 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        DataRAM_we1_local = 1'b1;
    end else begin
        DataRAM_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address0_local = zext_ln347_63_fu_5087_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address0_local = zext_ln347_55_fu_4599_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address0_local = zext_ln347_47_fu_4090_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address0_local = zext_ln347_39_fu_3662_p1;
    end else begin
        NTTData_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address1_local = zext_ln347_62_fu_5075_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address1_local = zext_ln347_54_fu_4587_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address1_local = zext_ln347_46_fu_4078_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address1_local = zext_ln347_38_fu_3650_p1;
    end else begin
        NTTData_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address2_local = zext_ln347_61_fu_5063_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address2_local = zext_ln347_53_fu_4575_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address2_local = zext_ln347_45_fu_4066_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address2_local = zext_ln347_37_fu_3638_p1;
    end else begin
        NTTData_1_address2_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address3_local = zext_ln347_60_fu_5051_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address3_local = zext_ln347_52_fu_4563_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address3_local = zext_ln347_44_fu_4054_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address3_local = zext_ln347_36_fu_3626_p1;
    end else begin
        NTTData_1_address3_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address4_local = zext_ln347_59_fu_5039_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address4_local = zext_ln347_51_fu_4551_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address4_local = zext_ln347_43_fu_4042_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address4_local = zext_ln347_35_fu_3614_p1;
    end else begin
        NTTData_1_address4_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address5_local = zext_ln347_58_fu_5027_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address5_local = zext_ln347_50_fu_4539_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address5_local = zext_ln347_42_fu_4030_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address5_local = zext_ln347_34_fu_3602_p1;
    end else begin
        NTTData_1_address5_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address6_local = zext_ln347_57_fu_5015_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address6_local = zext_ln347_49_fu_4527_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address6_local = zext_ln347_41_fu_4018_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address6_local = zext_ln347_33_fu_3590_p1;
    end else begin
        NTTData_1_address6_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_1_address7_local = zext_ln347_56_fu_5003_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_1_address7_local = zext_ln347_48_fu_4515_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_1_address7_local = zext_ln347_40_fu_4006_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_1_address7_local = zext_ln347_32_fu_3578_p1;
    end else begin
        NTTData_1_address7_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce0_local = 1'b1;
    end else begin
        NTTData_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce1_local = 1'b1;
    end else begin
        NTTData_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce2_local = 1'b1;
    end else begin
        NTTData_1_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce3_local = 1'b1;
    end else begin
        NTTData_1_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce4_local = 1'b1;
    end else begin
        NTTData_1_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce5_local = 1'b1;
    end else begin
        NTTData_1_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce6_local = 1'b1;
    end else begin
        NTTData_1_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_1_ce7_local = 1'b1;
    end else begin
        NTTData_1_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address0_local = zext_ln347_63_fu_5087_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address0_local = zext_ln347_55_fu_4599_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address0_local = zext_ln347_47_fu_4090_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address0_local = zext_ln347_39_fu_3662_p1;
    end else begin
        NTTData_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address1_local = zext_ln347_62_fu_5075_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address1_local = zext_ln347_54_fu_4587_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address1_local = zext_ln347_46_fu_4078_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address1_local = zext_ln347_38_fu_3650_p1;
    end else begin
        NTTData_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address2_local = zext_ln347_61_fu_5063_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address2_local = zext_ln347_53_fu_4575_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address2_local = zext_ln347_45_fu_4066_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address2_local = zext_ln347_37_fu_3638_p1;
    end else begin
        NTTData_2_address2_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address3_local = zext_ln347_60_fu_5051_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address3_local = zext_ln347_52_fu_4563_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address3_local = zext_ln347_44_fu_4054_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address3_local = zext_ln347_36_fu_3626_p1;
    end else begin
        NTTData_2_address3_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address4_local = zext_ln347_59_fu_5039_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address4_local = zext_ln347_51_fu_4551_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address4_local = zext_ln347_43_fu_4042_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address4_local = zext_ln347_35_fu_3614_p1;
    end else begin
        NTTData_2_address4_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address5_local = zext_ln347_58_fu_5027_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address5_local = zext_ln347_50_fu_4539_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address5_local = zext_ln347_42_fu_4030_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address5_local = zext_ln347_34_fu_3602_p1;
    end else begin
        NTTData_2_address5_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address6_local = zext_ln347_57_fu_5015_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address6_local = zext_ln347_49_fu_4527_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address6_local = zext_ln347_41_fu_4018_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address6_local = zext_ln347_33_fu_3590_p1;
    end else begin
        NTTData_2_address6_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_2_address7_local = zext_ln347_56_fu_5003_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_2_address7_local = zext_ln347_48_fu_4515_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_2_address7_local = zext_ln347_40_fu_4006_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_2_address7_local = zext_ln347_32_fu_3578_p1;
    end else begin
        NTTData_2_address7_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce0_local = 1'b1;
    end else begin
        NTTData_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce1_local = 1'b1;
    end else begin
        NTTData_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce2_local = 1'b1;
    end else begin
        NTTData_2_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce3_local = 1'b1;
    end else begin
        NTTData_2_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce4_local = 1'b1;
    end else begin
        NTTData_2_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce5_local = 1'b1;
    end else begin
        NTTData_2_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce6_local = 1'b1;
    end else begin
        NTTData_2_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_2_ce7_local = 1'b1;
    end else begin
        NTTData_2_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address0_local = zext_ln347_63_fu_5087_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address0_local = zext_ln347_55_fu_4599_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address0_local = zext_ln347_47_fu_4090_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address0_local = zext_ln347_39_fu_3662_p1;
    end else begin
        NTTData_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address1_local = zext_ln347_62_fu_5075_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address1_local = zext_ln347_54_fu_4587_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address1_local = zext_ln347_46_fu_4078_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address1_local = zext_ln347_38_fu_3650_p1;
    end else begin
        NTTData_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address2_local = zext_ln347_61_fu_5063_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address2_local = zext_ln347_53_fu_4575_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address2_local = zext_ln347_45_fu_4066_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address2_local = zext_ln347_37_fu_3638_p1;
    end else begin
        NTTData_3_address2_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address3_local = zext_ln347_60_fu_5051_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address3_local = zext_ln347_52_fu_4563_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address3_local = zext_ln347_44_fu_4054_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address3_local = zext_ln347_36_fu_3626_p1;
    end else begin
        NTTData_3_address3_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address4_local = zext_ln347_59_fu_5039_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address4_local = zext_ln347_51_fu_4551_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address4_local = zext_ln347_43_fu_4042_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address4_local = zext_ln347_35_fu_3614_p1;
    end else begin
        NTTData_3_address4_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address5_local = zext_ln347_58_fu_5027_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address5_local = zext_ln347_50_fu_4539_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address5_local = zext_ln347_42_fu_4030_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address5_local = zext_ln347_34_fu_3602_p1;
    end else begin
        NTTData_3_address5_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address6_local = zext_ln347_57_fu_5015_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address6_local = zext_ln347_49_fu_4527_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address6_local = zext_ln347_41_fu_4018_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address6_local = zext_ln347_33_fu_3590_p1;
    end else begin
        NTTData_3_address6_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_3_address7_local = zext_ln347_56_fu_5003_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_3_address7_local = zext_ln347_48_fu_4515_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_3_address7_local = zext_ln347_40_fu_4006_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_3_address7_local = zext_ln347_32_fu_3578_p1;
    end else begin
        NTTData_3_address7_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce0_local = 1'b1;
    end else begin
        NTTData_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce1_local = 1'b1;
    end else begin
        NTTData_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce2_local = 1'b1;
    end else begin
        NTTData_3_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce3_local = 1'b1;
    end else begin
        NTTData_3_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce4_local = 1'b1;
    end else begin
        NTTData_3_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce5_local = 1'b1;
    end else begin
        NTTData_3_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce6_local = 1'b1;
    end else begin
        NTTData_3_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_3_ce7_local = 1'b1;
    end else begin
        NTTData_3_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address0_local = zext_ln347_63_fu_5087_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address0_local = zext_ln347_55_fu_4599_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address0_local = zext_ln347_47_fu_4090_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address0_local = zext_ln347_39_fu_3662_p1;
    end else begin
        NTTData_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address1_local = zext_ln347_62_fu_5075_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address1_local = zext_ln347_54_fu_4587_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address1_local = zext_ln347_46_fu_4078_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address1_local = zext_ln347_38_fu_3650_p1;
    end else begin
        NTTData_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address2_local = zext_ln347_61_fu_5063_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address2_local = zext_ln347_53_fu_4575_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address2_local = zext_ln347_45_fu_4066_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address2_local = zext_ln347_37_fu_3638_p1;
    end else begin
        NTTData_address2_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address3_local = zext_ln347_60_fu_5051_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address3_local = zext_ln347_52_fu_4563_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address3_local = zext_ln347_44_fu_4054_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address3_local = zext_ln347_36_fu_3626_p1;
    end else begin
        NTTData_address3_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address4_local = zext_ln347_59_fu_5039_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address4_local = zext_ln347_51_fu_4551_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address4_local = zext_ln347_43_fu_4042_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address4_local = zext_ln347_35_fu_3614_p1;
    end else begin
        NTTData_address4_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address5_local = zext_ln347_58_fu_5027_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address5_local = zext_ln347_50_fu_4539_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address5_local = zext_ln347_42_fu_4030_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address5_local = zext_ln347_34_fu_3602_p1;
    end else begin
        NTTData_address5_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address6_local = zext_ln347_57_fu_5015_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address6_local = zext_ln347_49_fu_4527_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address6_local = zext_ln347_41_fu_4018_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address6_local = zext_ln347_33_fu_3590_p1;
    end else begin
        NTTData_address6_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        NTTData_address7_local = zext_ln347_56_fu_5003_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        NTTData_address7_local = zext_ln347_48_fu_4515_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        NTTData_address7_local = zext_ln347_40_fu_4006_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        NTTData_address7_local = zext_ln347_32_fu_3578_p1;
    end else begin
        NTTData_address7_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce0_local = 1'b1;
    end else begin
        NTTData_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce1_local = 1'b1;
    end else begin
        NTTData_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce2_local = 1'b1;
    end else begin
        NTTData_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce3_local = 1'b1;
    end else begin
        NTTData_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce4_local = 1'b1;
    end else begin
        NTTData_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce5_local = 1'b1;
    end else begin
        NTTData_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce6_local = 1'b1;
    end else begin
        NTTData_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        NTTData_ce7_local = 1'b1;
    end else begin
        NTTData_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address0_local = zext_ln347_93_fu_4710_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address0_local = zext_ln347_85_fu_4260_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address0_local = zext_ln347_77_fu_3809_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address0_local = zext_ln347_69_fu_3564_p1;
        end else begin
            OutputIndex_address0_local = 'bx;
        end
    end else begin
        OutputIndex_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address1_local = zext_ln347_92_fu_4698_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address1_local = zext_ln347_84_fu_4243_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address1_local = zext_ln347_76_fu_3796_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address1_local = zext_ln347_68_fu_3551_p1;
        end else begin
            OutputIndex_address1_local = 'bx;
        end
    end else begin
        OutputIndex_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address2_local = zext_ln347_91_fu_4686_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address2_local = zext_ln347_83_fu_4226_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address2_local = zext_ln347_75_fu_3783_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address2_local = zext_ln347_67_fu_3538_p1;
        end else begin
            OutputIndex_address2_local = 'bx;
        end
    end else begin
        OutputIndex_address2_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address3_local = zext_ln347_90_fu_4671_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address3_local = zext_ln347_82_fu_4206_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address3_local = zext_ln347_74_fu_3767_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address3_local = zext_ln347_66_fu_3513_p1;
        end else begin
            OutputIndex_address3_local = 'bx;
        end
    end else begin
        OutputIndex_address3_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address4_local = zext_ln347_89_fu_4659_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address4_local = zext_ln347_81_fu_4182_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address4_local = zext_ln347_73_fu_3754_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address4_local = zext_ln347_65_fu_3500_p1;
        end else begin
            OutputIndex_address4_local = 'bx;
        end
    end else begin
        OutputIndex_address4_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address5_local = zext_ln347_88_fu_4644_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address5_local = zext_ln347_80_fu_4165_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address5_local = zext_ln347_72_fu_3737_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address5_local = zext_ln347_64_fu_3487_p1;
        end else begin
            OutputIndex_address5_local = 'bx;
        end
    end else begin
        OutputIndex_address5_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address6_local = zext_ln347_87_fu_4629_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address6_local = zext_ln347_79_fu_4139_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address6_local = zext_ln347_71_fu_3713_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address6_local = zext_ln347_fu_3464_p1;
        end else begin
            OutputIndex_address6_local = 'bx;
        end
    end else begin
        OutputIndex_address6_local = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutputIndex_address7_local = zext_ln347_86_fu_4614_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutputIndex_address7_local = zext_ln347_78_fu_4113_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutputIndex_address7_local = zext_ln347_70_fu_3687_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutputIndex_address7_local = zext_ln342_fu_3430_p1;
        end else begin
            OutputIndex_address7_local = 'bx;
        end
    end else begin
        OutputIndex_address7_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce0_local = 1'b1;
    end else begin
        OutputIndex_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce1_local = 1'b1;
    end else begin
        OutputIndex_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce2_local = 1'b1;
    end else begin
        OutputIndex_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce3_local = 1'b1;
    end else begin
        OutputIndex_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce4_local = 1'b1;
    end else begin
        OutputIndex_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce5_local = 1'b1;
    end else begin
        OutputIndex_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce6_local = 1'b1;
    end else begin
        OutputIndex_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        OutputIndex_ce7_local = 1'b1;
    end else begin
        OutputIndex_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_257_reg_6381 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_257_reg_6381 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_l_7 = 7'd0;
    end else begin
        ap_sig_allocacmp_l_7 = l_fu_308;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DataRAM_1_address0 = DataRAM_1_address0_local;

assign DataRAM_1_address1 = DataRAM_1_address1_local;

assign DataRAM_1_ce0 = DataRAM_1_ce0_local;

assign DataRAM_1_ce1 = DataRAM_1_ce1_local;

assign DataRAM_1_d0 = DataRAM_1_d0_local;

assign DataRAM_1_d1 = DataRAM_1_d1_local;

assign DataRAM_1_we0 = DataRAM_1_we0_local;

assign DataRAM_1_we1 = DataRAM_1_we1_local;

assign DataRAM_2_address0 = DataRAM_2_address0_local;

assign DataRAM_2_address1 = DataRAM_2_address1_local;

assign DataRAM_2_ce0 = DataRAM_2_ce0_local;

assign DataRAM_2_ce1 = DataRAM_2_ce1_local;

assign DataRAM_2_d0 = DataRAM_2_d0_local;

assign DataRAM_2_d1 = DataRAM_2_d1_local;

assign DataRAM_2_we0 = DataRAM_2_we0_local;

assign DataRAM_2_we1 = DataRAM_2_we1_local;

assign DataRAM_3_address0 = DataRAM_3_address0_local;

assign DataRAM_3_address1 = DataRAM_3_address1_local;

assign DataRAM_3_ce0 = DataRAM_3_ce0_local;

assign DataRAM_3_ce1 = DataRAM_3_ce1_local;

assign DataRAM_3_d0 = DataRAM_3_d0_local;

assign DataRAM_3_d1 = DataRAM_3_d1_local;

assign DataRAM_3_we0 = DataRAM_3_we0_local;

assign DataRAM_3_we1 = DataRAM_3_we1_local;

assign DataRAM_4_address0 = DataRAM_4_address0_local;

assign DataRAM_4_address1 = DataRAM_4_address1_local;

assign DataRAM_4_ce0 = DataRAM_4_ce0_local;

assign DataRAM_4_ce1 = DataRAM_4_ce1_local;

assign DataRAM_4_d0 = DataRAM_4_d0_local;

assign DataRAM_4_d1 = DataRAM_4_d1_local;

assign DataRAM_4_we0 = DataRAM_4_we0_local;

assign DataRAM_4_we1 = DataRAM_4_we1_local;

assign DataRAM_5_address0 = DataRAM_5_address0_local;

assign DataRAM_5_address1 = DataRAM_5_address1_local;

assign DataRAM_5_ce0 = DataRAM_5_ce0_local;

assign DataRAM_5_ce1 = DataRAM_5_ce1_local;

assign DataRAM_5_d0 = DataRAM_5_d0_local;

assign DataRAM_5_d1 = DataRAM_5_d1_local;

assign DataRAM_5_we0 = DataRAM_5_we0_local;

assign DataRAM_5_we1 = DataRAM_5_we1_local;

assign DataRAM_6_address0 = DataRAM_6_address0_local;

assign DataRAM_6_address1 = DataRAM_6_address1_local;

assign DataRAM_6_ce0 = DataRAM_6_ce0_local;

assign DataRAM_6_ce1 = DataRAM_6_ce1_local;

assign DataRAM_6_d0 = DataRAM_6_d0_local;

assign DataRAM_6_d1 = DataRAM_6_d1_local;

assign DataRAM_6_we0 = DataRAM_6_we0_local;

assign DataRAM_6_we1 = DataRAM_6_we1_local;

assign DataRAM_7_address0 = DataRAM_7_address0_local;

assign DataRAM_7_address1 = DataRAM_7_address1_local;

assign DataRAM_7_ce0 = DataRAM_7_ce0_local;

assign DataRAM_7_ce1 = DataRAM_7_ce1_local;

assign DataRAM_7_d0 = DataRAM_7_d0_local;

assign DataRAM_7_d1 = DataRAM_7_d1_local;

assign DataRAM_7_we0 = DataRAM_7_we0_local;

assign DataRAM_7_we1 = DataRAM_7_we1_local;

assign DataRAM_address0 = DataRAM_address0_local;

assign DataRAM_address1 = DataRAM_address1_local;

assign DataRAM_ce0 = DataRAM_ce0_local;

assign DataRAM_ce1 = DataRAM_ce1_local;

assign DataRAM_d0 = DataRAM_d0_local;

assign DataRAM_d1 = DataRAM_d1_local;

assign DataRAM_we0 = DataRAM_we0_local;

assign DataRAM_we1 = DataRAM_we1_local;

assign NTTData_1_address0 = NTTData_1_address0_local;

assign NTTData_1_address1 = NTTData_1_address1_local;

assign NTTData_1_address2 = NTTData_1_address2_local;

assign NTTData_1_address3 = NTTData_1_address3_local;

assign NTTData_1_address4 = NTTData_1_address4_local;

assign NTTData_1_address5 = NTTData_1_address5_local;

assign NTTData_1_address6 = NTTData_1_address6_local;

assign NTTData_1_address7 = NTTData_1_address7_local;

assign NTTData_1_ce0 = NTTData_1_ce0_local;

assign NTTData_1_ce1 = NTTData_1_ce1_local;

assign NTTData_1_ce2 = NTTData_1_ce2_local;

assign NTTData_1_ce3 = NTTData_1_ce3_local;

assign NTTData_1_ce4 = NTTData_1_ce4_local;

assign NTTData_1_ce5 = NTTData_1_ce5_local;

assign NTTData_1_ce6 = NTTData_1_ce6_local;

assign NTTData_1_ce7 = NTTData_1_ce7_local;

assign NTTData_2_address0 = NTTData_2_address0_local;

assign NTTData_2_address1 = NTTData_2_address1_local;

assign NTTData_2_address2 = NTTData_2_address2_local;

assign NTTData_2_address3 = NTTData_2_address3_local;

assign NTTData_2_address4 = NTTData_2_address4_local;

assign NTTData_2_address5 = NTTData_2_address5_local;

assign NTTData_2_address6 = NTTData_2_address6_local;

assign NTTData_2_address7 = NTTData_2_address7_local;

assign NTTData_2_ce0 = NTTData_2_ce0_local;

assign NTTData_2_ce1 = NTTData_2_ce1_local;

assign NTTData_2_ce2 = NTTData_2_ce2_local;

assign NTTData_2_ce3 = NTTData_2_ce3_local;

assign NTTData_2_ce4 = NTTData_2_ce4_local;

assign NTTData_2_ce5 = NTTData_2_ce5_local;

assign NTTData_2_ce6 = NTTData_2_ce6_local;

assign NTTData_2_ce7 = NTTData_2_ce7_local;

assign NTTData_3_address0 = NTTData_3_address0_local;

assign NTTData_3_address1 = NTTData_3_address1_local;

assign NTTData_3_address2 = NTTData_3_address2_local;

assign NTTData_3_address3 = NTTData_3_address3_local;

assign NTTData_3_address4 = NTTData_3_address4_local;

assign NTTData_3_address5 = NTTData_3_address5_local;

assign NTTData_3_address6 = NTTData_3_address6_local;

assign NTTData_3_address7 = NTTData_3_address7_local;

assign NTTData_3_ce0 = NTTData_3_ce0_local;

assign NTTData_3_ce1 = NTTData_3_ce1_local;

assign NTTData_3_ce2 = NTTData_3_ce2_local;

assign NTTData_3_ce3 = NTTData_3_ce3_local;

assign NTTData_3_ce4 = NTTData_3_ce4_local;

assign NTTData_3_ce5 = NTTData_3_ce5_local;

assign NTTData_3_ce6 = NTTData_3_ce6_local;

assign NTTData_3_ce7 = NTTData_3_ce7_local;

assign NTTData_address0 = NTTData_address0_local;

assign NTTData_address1 = NTTData_address1_local;

assign NTTData_address2 = NTTData_address2_local;

assign NTTData_address3 = NTTData_address3_local;

assign NTTData_address4 = NTTData_address4_local;

assign NTTData_address5 = NTTData_address5_local;

assign NTTData_address6 = NTTData_address6_local;

assign NTTData_address7 = NTTData_address7_local;

assign NTTData_ce0 = NTTData_ce0_local;

assign NTTData_ce1 = NTTData_ce1_local;

assign NTTData_ce2 = NTTData_ce2_local;

assign NTTData_ce3 = NTTData_ce3_local;

assign NTTData_ce4 = NTTData_ce4_local;

assign NTTData_ce5 = NTTData_ce5_local;

assign NTTData_ce6 = NTTData_ce6_local;

assign NTTData_ce7 = NTTData_ce7_local;

assign OutputIndex_address0 = OutputIndex_address0_local;

assign OutputIndex_address1 = OutputIndex_address1_local;

assign OutputIndex_address2 = OutputIndex_address2_local;

assign OutputIndex_address3 = OutputIndex_address3_local;

assign OutputIndex_address4 = OutputIndex_address4_local;

assign OutputIndex_address5 = OutputIndex_address5_local;

assign OutputIndex_address6 = OutputIndex_address6_local;

assign OutputIndex_address7 = OutputIndex_address7_local;

assign OutputIndex_ce0 = OutputIndex_ce0_local;

assign OutputIndex_ce1 = OutputIndex_ce1_local;

assign OutputIndex_ce2 = OutputIndex_ce2_local;

assign OutputIndex_ce3 = OutputIndex_ce3_local;

assign OutputIndex_ce4 = OutputIndex_ce4_local;

assign OutputIndex_ce5 = OutputIndex_ce5_local;

assign OutputIndex_ce6 = OutputIndex_ce6_local;

assign OutputIndex_ce7 = OutputIndex_ce7_local;

assign add_ln342_fu_4313_p2 = (l_7_reg_6368 + 7'd32);

assign add_ln345_32_fu_4294_p2 = (empty + select_ln345_32_fu_4289_p3);

assign add_ln345_33_fu_4720_p2 = (empty + select_ln345_33_fu_4715_p3);

assign add_ln345_34_fu_4744_p2 = (empty + select_ln345_34_fu_4739_p3);

assign add_ln345_35_fu_5100_p2 = (empty + select_ln345_35_fu_5095_p3);

assign add_ln345_36_fu_5124_p2 = (empty + select_ln345_36_fu_5119_p3);

assign add_ln345_37_fu_5432_p2 = (empty + select_ln345_37_fu_5427_p3);

assign add_ln345_38_fu_5456_p2 = (empty + select_ln345_38_fu_5451_p3);

assign add_ln345_39_fu_4768_p2 = (empty + select_ln345_39_fu_4763_p3);

assign add_ln345_40_fu_4792_p2 = (empty + select_ln345_40_fu_4787_p3);

assign add_ln345_41_fu_5148_p2 = (empty + select_ln345_41_fu_5143_p3);

assign add_ln345_42_fu_5172_p2 = (empty + select_ln345_42_fu_5167_p3);

assign add_ln345_43_fu_5480_p2 = (empty + select_ln345_43_fu_5475_p3);

assign add_ln345_44_fu_5504_p2 = (empty + select_ln345_44_fu_5499_p3);

assign add_ln345_45_fu_5624_p2 = (empty + select_ln345_45_fu_5619_p3);

assign add_ln345_46_fu_5648_p2 = (empty + select_ln345_46_fu_5643_p3);

assign add_ln345_47_fu_5196_p2 = (empty + select_ln345_47_fu_5191_p3);

assign add_ln345_48_fu_5220_p2 = (empty + select_ln345_48_fu_5215_p3);

assign add_ln345_49_fu_5528_p2 = (empty + select_ln345_49_fu_5523_p3);

assign add_ln345_50_fu_5552_p2 = (empty + select_ln345_50_fu_5547_p3);

assign add_ln345_51_fu_5672_p2 = (empty + select_ln345_51_fu_5667_p3);

assign add_ln345_52_fu_5696_p2 = (empty + select_ln345_52_fu_5691_p3);

assign add_ln345_53_fu_5768_p2 = (empty + select_ln345_53_fu_5763_p3);

assign add_ln345_54_fu_5792_p2 = (empty + select_ln345_54_fu_5787_p3);

assign add_ln345_55_fu_5576_p2 = (empty + select_ln345_55_fu_5571_p3);

assign add_ln345_56_fu_5600_p2 = (empty + select_ln345_56_fu_5595_p3);

assign add_ln345_57_fu_5720_p2 = (empty + select_ln345_57_fu_5715_p3);

assign add_ln345_58_fu_5744_p2 = (empty + select_ln345_58_fu_5739_p3);

assign add_ln345_59_fu_5816_p2 = (empty + select_ln345_59_fu_5811_p3);

assign add_ln345_60_fu_5840_p2 = (empty + select_ln345_60_fu_5835_p3);

assign add_ln345_61_fu_5864_p2 = (empty + select_ln345_61_fu_5859_p3);

assign add_ln345_62_fu_5874_p2 = (empty + select_ln345_62_fu_5869_p3);

assign add_ln345_fu_4270_p2 = (empty + select_ln345_fu_4265_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3299 = ((icmp_ln347_2_reg_6432 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3303 = ((icmp_ln345_reg_6436 == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3307 = ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3311 = ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3315 = ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3319 = ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3323 = ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3327 = ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd1) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3331 = ((icmp_ln347_2_reg_6432 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3335 = ((icmp_ln345_reg_6436 == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3339 = ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3343 = ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3347 = ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3351 = ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3355 = ((icmp_ln347_2_reg_6432_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3359 = ((icmp_ln345_reg_6436_pp0_iter1_reg == 1'd0) & (cmp391_1_read_reg_6268 == 1'd1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_ready = ap_ready_sig;

assign cmp391_1_read_read_fu_702_p2 = cmp391_1;

assign cmp391_1_read_reg_6268 = cmp391_1;

assign grp_fu_3297_p2 = ((trunc_ln342_5_fu_3435_p4 == 3'd0) ? 1'b1 : 1'b0);

assign grp_fu_3302_p4 = {{OutputIndex_q7[5:2]}};

assign grp_fu_3312_p4 = {{OutputIndex_q6[5:2]}};

assign grp_fu_3322_p4 = {{OutputIndex_q5[5:2]}};

assign grp_fu_3332_p4 = {{OutputIndex_q4[5:2]}};

assign grp_fu_3342_p4 = {{OutputIndex_q3[5:2]}};

assign grp_fu_3352_p4 = {{OutputIndex_q2[5:2]}};

assign grp_fu_3362_p4 = {{OutputIndex_q1[5:2]}};

assign grp_fu_3372_p4 = {{OutputIndex_q0[5:2]}};

assign icmp_ln347_fu_3569_p2 = ((l_7_reg_6368 == 7'd32) ? 1'b1 : 1'b0);

assign or_ln342_30_fu_3456_p3 = {{tmp_s_fu_3446_p4}, {1'd1}};

assign or_ln342_31_fu_3492_p3 = {{tmp_347_fu_3469_p4}, {2'd3}};

assign or_ln342_32_fu_3505_p3 = {{trunc_ln342_5_fu_3435_p4}, {3'd4}};

assign or_ln342_33_fu_3526_p5 = {{{{trunc_ln342_5_fu_3435_p4}, {1'd1}}, {tmp_258_fu_3518_p3}}, {1'd1}};

assign or_ln342_34_fu_3543_p3 = {{trunc_ln342_5_fu_3435_p4}, {3'd6}};

assign or_ln342_35_fu_3556_p3 = {{trunc_ln342_5_fu_3435_p4}, {3'd7}};

assign or_ln342_36_fu_3679_p3 = {{tmp_348_fu_3670_p4}, {4'd8}};

assign or_ln342_37_fu_3701_p5 = {{{{tmp_348_fu_3670_p4}, {1'd1}}, {tmp_349_fu_3692_p4}}, {1'd1}};

assign or_ln342_38_fu_3725_p5 = {{{{tmp_348_fu_3670_p4}, {1'd1}}, {tmp_259_fu_3718_p3}}, {2'd2}};

assign or_ln342_39_fu_3742_p5 = {{{{tmp_348_fu_3670_p4}, {1'd1}}, {tmp_259_fu_3718_p3}}, {2'd3}};

assign or_ln342_40_fu_3759_p3 = {{tmp_348_fu_3670_p4}, {4'd12}};

assign or_ln342_41_fu_3772_p5 = {{{{tmp_348_fu_3670_p4}, {2'd3}}, {tmp_258_reg_6410}}, {1'd1}};

assign or_ln342_42_fu_3788_p3 = {{tmp_348_fu_3670_p4}, {4'd14}};

assign or_ln342_43_fu_3801_p3 = {{tmp_348_fu_3670_p4}, {4'd15}};

assign or_ln342_44_fu_4105_p3 = {{tmp_260_fu_4098_p3}, {5'd16}};

assign or_ln342_45_fu_4127_p5 = {{{{tmp_260_fu_4098_p3}, {1'd1}}, {tmp_350_fu_4118_p4}}, {1'd1}};

assign or_ln342_46_fu_4153_p5 = {{{{tmp_260_fu_4098_p3}, {1'd1}}, {tmp_351_fu_4144_p4}}, {2'd2}};

assign or_ln342_47_fu_4170_p5 = {{{{tmp_260_fu_4098_p3}, {1'd1}}, {tmp_351_fu_4144_p4}}, {2'd3}};

assign or_ln342_48_fu_4194_p5 = {{{{tmp_260_fu_4098_p3}, {1'd1}}, {tmp_261_fu_4187_p3}}, {3'd4}};

assign or_ln342_49_fu_4211_p7 = {{{{{{tmp_260_fu_4098_p3}, {1'd1}}, {tmp_261_fu_4187_p3}}, {1'd1}}, {tmp_258_reg_6410}}, {1'd1}};

assign or_ln342_50_fu_4231_p5 = {{{{tmp_260_fu_4098_p3}, {1'd1}}, {tmp_261_fu_4187_p3}}, {3'd6}};

assign or_ln342_51_fu_4248_p5 = {{{{tmp_260_fu_4098_p3}, {1'd1}}, {tmp_261_fu_4187_p3}}, {3'd7}};

assign or_ln342_52_fu_4607_p3 = {{tmp_260_reg_6963}, {5'd24}};

assign or_ln342_53_fu_4619_p5 = {{{{tmp_260_reg_6963}, {2'd3}}, {tmp_349_reg_6681}}, {1'd1}};

assign or_ln342_54_fu_4634_p5 = {{{{tmp_260_reg_6963}, {2'd3}}, {tmp_259_reg_6691}}, {2'd2}};

assign or_ln342_55_fu_4649_p5 = {{{{tmp_260_reg_6963}, {2'd3}}, {tmp_259_reg_6691}}, {2'd3}};

assign or_ln342_56_fu_4664_p3 = {{tmp_260_reg_6963}, {5'd28}};

assign or_ln342_57_fu_4676_p5 = {{{{tmp_260_reg_6963}, {3'd7}}, {tmp_258_reg_6410}}, {1'd1}};

assign or_ln342_58_fu_4691_p3 = {{tmp_260_reg_6963}, {5'd30}};

assign or_ln342_59_fu_4703_p3 = {{tmp_260_reg_6963}, {5'd31}};

assign or_ln342_s_fu_3479_p3 = {{tmp_347_fu_3469_p4}, {2'd2}};

assign p_cast29_fu_3410_p1 = empty_50;

assign select_ln345_32_fu_4289_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_865_reload : ReadAddr_833_reload);

assign select_ln345_33_fu_4715_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_866_reload : ReadAddr_834_reload);

assign select_ln345_34_fu_4739_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_867_reload : ReadAddr_835_reload);

assign select_ln345_35_fu_5095_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_868_reload : ReadAddr_836_reload);

assign select_ln345_36_fu_5119_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_869_reload : ReadAddr_837_reload);

assign select_ln345_37_fu_5427_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_870_reload : ReadAddr_838_reload);

assign select_ln345_38_fu_5451_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_871_reload : ReadAddr_839_reload);

assign select_ln345_39_fu_4763_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_872_reload : ReadAddr_840_reload);

assign select_ln345_40_fu_4787_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_873_reload : ReadAddr_841_reload);

assign select_ln345_41_fu_5143_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_874_reload : ReadAddr_842_reload);

assign select_ln345_42_fu_5167_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_875_reload : ReadAddr_843_reload);

assign select_ln345_43_fu_5475_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_876_reload : ReadAddr_844_reload);

assign select_ln345_44_fu_5499_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_877_reload : ReadAddr_845_reload);

assign select_ln345_45_fu_5619_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_878_reload : ReadAddr_846_reload);

assign select_ln345_46_fu_5643_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_879_reload : ReadAddr_847_reload);

assign select_ln345_47_fu_5191_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_880_reload : ReadAddr_848_reload);

assign select_ln345_48_fu_5215_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_881_reload : ReadAddr_849_reload);

assign select_ln345_49_fu_5523_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_882_reload : ReadAddr_850_reload);

assign select_ln345_50_fu_5547_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_883_reload : ReadAddr_851_reload);

assign select_ln345_51_fu_5667_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_884_reload : ReadAddr_852_reload);

assign select_ln345_52_fu_5691_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_885_reload : ReadAddr_853_reload);

assign select_ln345_53_fu_5763_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_886_reload : ReadAddr_854_reload);

assign select_ln345_54_fu_5787_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_887_reload : ReadAddr_855_reload);

assign select_ln345_55_fu_5571_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_888_reload : ReadAddr_856_reload);

assign select_ln345_56_fu_5595_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_889_reload : ReadAddr_857_reload);

assign select_ln345_57_fu_5715_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_890_reload : ReadAddr_858_reload);

assign select_ln345_58_fu_5739_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_891_reload : ReadAddr_859_reload);

assign select_ln345_59_fu_5811_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_892_reload : ReadAddr_860_reload);

assign select_ln345_60_fu_5835_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_893_reload : ReadAddr_861_reload);

assign select_ln345_61_fu_5859_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_894_reload : ReadAddr_862_reload);

assign select_ln345_62_fu_5869_p3 = ((icmp_ln347_reg_6440_pp0_iter1_reg[0:0] == 1'b1) ? ReadAddr_895_reload : ReadAddr_863_reload);

assign select_ln345_fu_4265_p3 = ((icmp_ln347_reg_6440[0:0] == 1'b1) ? ReadAddr_864_reload : ReadAddr_832_reload);

assign tmp_224_fu_3814_p9 = 'bx;

assign tmp_225_fu_3839_p9 = 'bx;

assign tmp_226_fu_3864_p9 = 'bx;

assign tmp_227_fu_3887_p9 = 'bx;

assign tmp_228_fu_3910_p9 = 'bx;

assign tmp_229_fu_3933_p9 = 'bx;

assign tmp_230_fu_3956_p9 = 'bx;

assign tmp_231_fu_3979_p9 = 'bx;

assign tmp_232_fu_4323_p9 = 'bx;

assign tmp_233_fu_4348_p9 = 'bx;

assign tmp_234_fu_4373_p9 = 'bx;

assign tmp_235_fu_4396_p9 = 'bx;

assign tmp_236_fu_4419_p9 = 'bx;

assign tmp_237_fu_4442_p9 = 'bx;

assign tmp_238_fu_4465_p9 = 'bx;

assign tmp_239_fu_4488_p9 = 'bx;

assign tmp_240_fu_4811_p9 = 'bx;

assign tmp_241_fu_4836_p9 = 'bx;

assign tmp_242_fu_4861_p9 = 'bx;

assign tmp_243_fu_4884_p9 = 'bx;

assign tmp_244_fu_4907_p9 = 'bx;

assign tmp_245_fu_4930_p9 = 'bx;

assign tmp_246_fu_4953_p9 = 'bx;

assign tmp_247_fu_4976_p9 = 'bx;

assign tmp_248_fu_5239_p9 = 'bx;

assign tmp_249_fu_5264_p9 = 'bx;

assign tmp_250_fu_5289_p9 = 'bx;

assign tmp_251_fu_5312_p9 = 'bx;

assign tmp_252_fu_5335_p9 = 'bx;

assign tmp_253_fu_5358_p9 = 'bx;

assign tmp_254_fu_5381_p9 = 'bx;

assign tmp_255_fu_5404_p9 = 'bx;

assign tmp_257_fu_3422_p3 = ap_sig_allocacmp_l_7[32'd6];

assign tmp_258_fu_3518_p3 = ap_sig_allocacmp_l_7[32'd1];

assign tmp_259_fu_3718_p3 = l_7_reg_6368[32'd2];

assign tmp_260_fu_4098_p3 = l_7_reg_6368[32'd5];

assign tmp_261_fu_4187_p3 = l_7_reg_6368[32'd3];

assign tmp_262_fu_4275_p3 = {{add_ln345_fu_4270_p2}, {3'd0}};

assign tmp_263_fu_4773_p3 = {{add_ln345_39_fu_4768_p2}, {3'd0}};

assign tmp_264_fu_5201_p3 = {{add_ln345_47_fu_5196_p2}, {3'd0}};

assign tmp_265_fu_5581_p3 = {{add_ln345_55_fu_5576_p2}, {3'd0}};

assign tmp_347_fu_3469_p4 = {{ap_sig_allocacmp_l_7[5:2]}};

assign tmp_348_fu_3670_p4 = {{l_7_reg_6368[5:4]}};

assign tmp_349_fu_3692_p4 = {{l_7_reg_6368[2:1]}};

assign tmp_350_fu_4118_p4 = {{l_7_reg_6368[3:1]}};

assign tmp_351_fu_4144_p4 = {{l_7_reg_6368[3:2]}};

assign tmp_352_fu_4299_p3 = {{add_ln345_32_fu_4294_p2}, {3'd1}};

assign tmp_353_fu_4725_p3 = {{add_ln345_33_fu_4720_p2}, {3'd2}};

assign tmp_354_fu_4749_p3 = {{add_ln345_34_fu_4744_p2}, {3'd3}};

assign tmp_355_fu_5105_p3 = {{add_ln345_35_fu_5100_p2}, {3'd4}};

assign tmp_356_fu_5129_p3 = {{add_ln345_36_fu_5124_p2}, {3'd5}};

assign tmp_357_fu_5437_p3 = {{add_ln345_37_fu_5432_p2}, {3'd6}};

assign tmp_358_fu_5461_p3 = {{add_ln345_38_fu_5456_p2}, {3'd7}};

assign tmp_359_fu_4797_p3 = {{add_ln345_40_fu_4792_p2}, {3'd1}};

assign tmp_360_fu_5153_p3 = {{add_ln345_41_fu_5148_p2}, {3'd2}};

assign tmp_361_fu_5177_p3 = {{add_ln345_42_fu_5172_p2}, {3'd3}};

assign tmp_362_fu_5485_p3 = {{add_ln345_43_fu_5480_p2}, {3'd4}};

assign tmp_363_fu_5509_p3 = {{add_ln345_44_fu_5504_p2}, {3'd5}};

assign tmp_364_fu_5629_p3 = {{add_ln345_45_fu_5624_p2}, {3'd6}};

assign tmp_365_fu_5653_p3 = {{add_ln345_46_fu_5648_p2}, {3'd7}};

assign tmp_366_fu_5225_p3 = {{add_ln345_48_fu_5220_p2}, {3'd1}};

assign tmp_367_fu_5533_p3 = {{add_ln345_49_fu_5528_p2}, {3'd2}};

assign tmp_368_fu_5557_p3 = {{add_ln345_50_fu_5552_p2}, {3'd3}};

assign tmp_369_fu_5677_p3 = {{add_ln345_51_fu_5672_p2}, {3'd4}};

assign tmp_370_fu_5701_p3 = {{add_ln345_52_fu_5696_p2}, {3'd5}};

assign tmp_371_fu_5773_p3 = {{add_ln345_53_fu_5768_p2}, {3'd6}};

assign tmp_372_fu_5797_p3 = {{add_ln345_54_fu_5792_p2}, {3'd7}};

assign tmp_373_fu_5605_p3 = {{add_ln345_56_fu_5600_p2}, {3'd1}};

assign tmp_374_fu_5725_p3 = {{add_ln345_57_fu_5720_p2}, {3'd2}};

assign tmp_375_fu_5749_p3 = {{add_ln345_58_fu_5744_p2}, {3'd3}};

assign tmp_376_fu_5821_p3 = {{add_ln345_59_fu_5816_p2}, {3'd4}};

assign tmp_377_fu_5845_p3 = {{add_ln345_60_fu_5840_p2}, {3'd5}};

assign tmp_378_fu_5879_p3 = {{add_ln345_61_reg_7563}, {3'd6}};

assign tmp_379_fu_5892_p3 = {{add_ln345_62_reg_7568}, {3'd7}};

assign tmp_581_cast_fu_3406_p1 = tmp_581;

assign tmp_582_cast_fu_3402_p1 = tmp_582;

assign tmp_583_cast_fu_3398_p1 = tmp_583;

assign tmp_584_cast_fu_3394_p1 = tmp_584;

assign tmp_585_cast_fu_3390_p1 = tmp_585;

assign tmp_586_cast_fu_3386_p1 = tmp_586;

assign tmp_587_cast_fu_3382_p1 = tmp_587;

assign tmp_s_fu_3446_p4 = {{ap_sig_allocacmp_l_7[5:1]}};

assign trunc_ln342_5_fu_3435_p4 = {{ap_sig_allocacmp_l_7[5:3]}};

assign trunc_ln347_32_fu_3586_p1 = OutputIndex_q6[1:0];

assign trunc_ln347_33_fu_3598_p1 = OutputIndex_q5[1:0];

assign trunc_ln347_34_fu_3610_p1 = OutputIndex_q4[1:0];

assign trunc_ln347_35_fu_3622_p1 = OutputIndex_q3[1:0];

assign trunc_ln347_36_fu_3634_p1 = OutputIndex_q2[1:0];

assign trunc_ln347_37_fu_3646_p1 = OutputIndex_q1[1:0];

assign trunc_ln347_38_fu_3658_p1 = OutputIndex_q0[1:0];

assign trunc_ln347_39_fu_4002_p1 = OutputIndex_q7[1:0];

assign trunc_ln347_40_fu_4014_p1 = OutputIndex_q6[1:0];

assign trunc_ln347_41_fu_4026_p1 = OutputIndex_q5[1:0];

assign trunc_ln347_42_fu_4038_p1 = OutputIndex_q4[1:0];

assign trunc_ln347_43_fu_4050_p1 = OutputIndex_q3[1:0];

assign trunc_ln347_44_fu_4062_p1 = OutputIndex_q2[1:0];

assign trunc_ln347_45_fu_4074_p1 = OutputIndex_q1[1:0];

assign trunc_ln347_46_fu_4086_p1 = OutputIndex_q0[1:0];

assign trunc_ln347_47_fu_4511_p1 = OutputIndex_q7[1:0];

assign trunc_ln347_48_fu_4523_p1 = OutputIndex_q6[1:0];

assign trunc_ln347_49_fu_4535_p1 = OutputIndex_q5[1:0];

assign trunc_ln347_50_fu_4547_p1 = OutputIndex_q4[1:0];

assign trunc_ln347_51_fu_4559_p1 = OutputIndex_q3[1:0];

assign trunc_ln347_52_fu_4571_p1 = OutputIndex_q2[1:0];

assign trunc_ln347_53_fu_4583_p1 = OutputIndex_q1[1:0];

assign trunc_ln347_54_fu_4595_p1 = OutputIndex_q0[1:0];

assign trunc_ln347_55_fu_4999_p1 = OutputIndex_q7[1:0];

assign trunc_ln347_56_fu_5011_p1 = OutputIndex_q6[1:0];

assign trunc_ln347_57_fu_5023_p1 = OutputIndex_q5[1:0];

assign trunc_ln347_58_fu_5035_p1 = OutputIndex_q4[1:0];

assign trunc_ln347_59_fu_5047_p1 = OutputIndex_q3[1:0];

assign trunc_ln347_60_fu_5059_p1 = OutputIndex_q2[1:0];

assign trunc_ln347_61_fu_5071_p1 = OutputIndex_q1[1:0];

assign trunc_ln347_62_fu_5083_p1 = OutputIndex_q0[1:0];

assign trunc_ln347_fu_3574_p1 = OutputIndex_q7[1:0];

assign zext_ln342_fu_3430_p1 = ap_sig_allocacmp_l_7;

assign zext_ln345_32_fu_4307_p1 = tmp_352_fu_4299_p3;

assign zext_ln345_33_fu_4733_p1 = tmp_353_fu_4725_p3;

assign zext_ln345_34_fu_4757_p1 = tmp_354_fu_4749_p3;

assign zext_ln345_35_fu_5113_p1 = tmp_355_fu_5105_p3;

assign zext_ln345_36_fu_5137_p1 = tmp_356_fu_5129_p3;

assign zext_ln345_37_fu_5445_p1 = tmp_357_fu_5437_p3;

assign zext_ln345_38_fu_5469_p1 = tmp_358_fu_5461_p3;

assign zext_ln345_39_fu_4781_p1 = tmp_263_fu_4773_p3;

assign zext_ln345_40_fu_4805_p1 = tmp_359_fu_4797_p3;

assign zext_ln345_41_fu_5161_p1 = tmp_360_fu_5153_p3;

assign zext_ln345_42_fu_5185_p1 = tmp_361_fu_5177_p3;

assign zext_ln345_43_fu_5493_p1 = tmp_362_fu_5485_p3;

assign zext_ln345_44_fu_5517_p1 = tmp_363_fu_5509_p3;

assign zext_ln345_45_fu_5637_p1 = tmp_364_fu_5629_p3;

assign zext_ln345_46_fu_5661_p1 = tmp_365_fu_5653_p3;

assign zext_ln345_47_fu_5209_p1 = tmp_264_fu_5201_p3;

assign zext_ln345_48_fu_5233_p1 = tmp_366_fu_5225_p3;

assign zext_ln345_49_fu_5541_p1 = tmp_367_fu_5533_p3;

assign zext_ln345_50_fu_5565_p1 = tmp_368_fu_5557_p3;

assign zext_ln345_51_fu_5685_p1 = tmp_369_fu_5677_p3;

assign zext_ln345_52_fu_5709_p1 = tmp_370_fu_5701_p3;

assign zext_ln345_53_fu_5781_p1 = tmp_371_fu_5773_p3;

assign zext_ln345_54_fu_5805_p1 = tmp_372_fu_5797_p3;

assign zext_ln345_55_fu_5589_p1 = tmp_265_fu_5581_p3;

assign zext_ln345_56_fu_5613_p1 = tmp_373_fu_5605_p3;

assign zext_ln345_57_fu_5733_p1 = tmp_374_fu_5725_p3;

assign zext_ln345_58_fu_5757_p1 = tmp_375_fu_5749_p3;

assign zext_ln345_59_fu_5829_p1 = tmp_376_fu_5821_p3;

assign zext_ln345_60_fu_5853_p1 = tmp_377_fu_5845_p3;

assign zext_ln345_61_fu_5886_p1 = tmp_378_fu_5879_p3;

assign zext_ln345_62_fu_5899_p1 = tmp_379_fu_5892_p3;

assign zext_ln345_fu_4283_p1 = tmp_262_fu_4275_p3;

assign zext_ln347_32_fu_3578_p1 = grp_fu_3302_p4;

assign zext_ln347_33_fu_3590_p1 = grp_fu_3312_p4;

assign zext_ln347_34_fu_3602_p1 = grp_fu_3322_p4;

assign zext_ln347_35_fu_3614_p1 = grp_fu_3332_p4;

assign zext_ln347_36_fu_3626_p1 = grp_fu_3342_p4;

assign zext_ln347_37_fu_3638_p1 = grp_fu_3352_p4;

assign zext_ln347_38_fu_3650_p1 = grp_fu_3362_p4;

assign zext_ln347_39_fu_3662_p1 = grp_fu_3372_p4;

assign zext_ln347_40_fu_4006_p1 = grp_fu_3302_p4;

assign zext_ln347_41_fu_4018_p1 = grp_fu_3312_p4;

assign zext_ln347_42_fu_4030_p1 = grp_fu_3322_p4;

assign zext_ln347_43_fu_4042_p1 = grp_fu_3332_p4;

assign zext_ln347_44_fu_4054_p1 = grp_fu_3342_p4;

assign zext_ln347_45_fu_4066_p1 = grp_fu_3352_p4;

assign zext_ln347_46_fu_4078_p1 = grp_fu_3362_p4;

assign zext_ln347_47_fu_4090_p1 = grp_fu_3372_p4;

assign zext_ln347_48_fu_4515_p1 = grp_fu_3302_p4;

assign zext_ln347_49_fu_4527_p1 = grp_fu_3312_p4;

assign zext_ln347_50_fu_4539_p1 = grp_fu_3322_p4;

assign zext_ln347_51_fu_4551_p1 = grp_fu_3332_p4;

assign zext_ln347_52_fu_4563_p1 = grp_fu_3342_p4;

assign zext_ln347_53_fu_4575_p1 = grp_fu_3352_p4;

assign zext_ln347_54_fu_4587_p1 = grp_fu_3362_p4;

assign zext_ln347_55_fu_4599_p1 = grp_fu_3372_p4;

assign zext_ln347_56_fu_5003_p1 = grp_fu_3302_p4;

assign zext_ln347_57_fu_5015_p1 = grp_fu_3312_p4;

assign zext_ln347_58_fu_5027_p1 = grp_fu_3322_p4;

assign zext_ln347_59_fu_5039_p1 = grp_fu_3332_p4;

assign zext_ln347_60_fu_5051_p1 = grp_fu_3342_p4;

assign zext_ln347_61_fu_5063_p1 = grp_fu_3352_p4;

assign zext_ln347_62_fu_5075_p1 = grp_fu_3362_p4;

assign zext_ln347_63_fu_5087_p1 = grp_fu_3372_p4;

assign zext_ln347_64_fu_3487_p1 = or_ln342_s_fu_3479_p3;

assign zext_ln347_65_fu_3500_p1 = or_ln342_31_fu_3492_p3;

assign zext_ln347_66_fu_3513_p1 = or_ln342_32_fu_3505_p3;

assign zext_ln347_67_fu_3538_p1 = or_ln342_33_fu_3526_p5;

assign zext_ln347_68_fu_3551_p1 = or_ln342_34_fu_3543_p3;

assign zext_ln347_69_fu_3564_p1 = or_ln342_35_fu_3556_p3;

assign zext_ln347_70_fu_3687_p1 = or_ln342_36_fu_3679_p3;

assign zext_ln347_71_fu_3713_p1 = or_ln342_37_fu_3701_p5;

assign zext_ln347_72_fu_3737_p1 = or_ln342_38_fu_3725_p5;

assign zext_ln347_73_fu_3754_p1 = or_ln342_39_fu_3742_p5;

assign zext_ln347_74_fu_3767_p1 = or_ln342_40_fu_3759_p3;

assign zext_ln347_75_fu_3783_p1 = or_ln342_41_fu_3772_p5;

assign zext_ln347_76_fu_3796_p1 = or_ln342_42_fu_3788_p3;

assign zext_ln347_77_fu_3809_p1 = or_ln342_43_fu_3801_p3;

assign zext_ln347_78_fu_4113_p1 = or_ln342_44_fu_4105_p3;

assign zext_ln347_79_fu_4139_p1 = or_ln342_45_fu_4127_p5;

assign zext_ln347_80_fu_4165_p1 = or_ln342_46_fu_4153_p5;

assign zext_ln347_81_fu_4182_p1 = or_ln342_47_fu_4170_p5;

assign zext_ln347_82_fu_4206_p1 = or_ln342_48_fu_4194_p5;

assign zext_ln347_83_fu_4226_p1 = or_ln342_49_fu_4211_p7;

assign zext_ln347_84_fu_4243_p1 = or_ln342_50_fu_4231_p5;

assign zext_ln347_85_fu_4260_p1 = or_ln342_51_fu_4248_p5;

assign zext_ln347_86_fu_4614_p1 = or_ln342_52_fu_4607_p3;

assign zext_ln347_87_fu_4629_p1 = or_ln342_53_fu_4619_p5;

assign zext_ln347_88_fu_4644_p1 = or_ln342_54_fu_4634_p5;

assign zext_ln347_89_fu_4659_p1 = or_ln342_55_fu_4649_p5;

assign zext_ln347_90_fu_4671_p1 = or_ln342_56_fu_4664_p3;

assign zext_ln347_91_fu_4686_p1 = or_ln342_57_fu_4676_p5;

assign zext_ln347_92_fu_4698_p1 = or_ln342_58_fu_4691_p3;

assign zext_ln347_93_fu_4710_p1 = or_ln342_59_fu_4703_p3;

assign zext_ln347_fu_3464_p1 = or_ln342_30_fu_3456_p3;

always @ (posedge ap_clk) begin
    tmp_587_cast_reg_6272[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_586_cast_reg_6284[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_585_cast_reg_6296[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_584_cast_reg_6308[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_583_cast_reg_6320[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_582_cast_reg_6332[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    tmp_581_cast_reg_6344[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    p_cast29_reg_6356[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_613
