{
  "module_name": "mlx5_ifc_vdpa.h",
  "hash_id": "9314757f354fd85bac9c9b0a5b410257f0facb11e13737f1db3a322d4464066e",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mlx5/mlx5_ifc_vdpa.h",
  "human_readable_source": " \n \n\n#ifndef __MLX5_IFC_VDPA_H_\n#define __MLX5_IFC_VDPA_H_\n\nenum {\n\tMLX5_VIRTIO_Q_EVENT_MODE_NO_MSIX_MODE  = 0x0,\n\tMLX5_VIRTIO_Q_EVENT_MODE_QP_MODE       = 0x1,\n\tMLX5_VIRTIO_Q_EVENT_MODE_MSIX_MODE     = 0x2,\n};\n\nenum {\n\tMLX5_VIRTIO_EMULATION_VIRTIO_QUEUE_TYPE_SPLIT   = 0,\n\tMLX5_VIRTIO_EMULATION_VIRTIO_QUEUE_TYPE_PACKED  = 1,\n};\n\nenum {\n\tMLX5_VIRTIO_EMULATION_CAP_VIRTIO_QUEUE_TYPE_SPLIT =\n\t\tBIT(MLX5_VIRTIO_EMULATION_VIRTIO_QUEUE_TYPE_SPLIT),\n\tMLX5_VIRTIO_EMULATION_CAP_VIRTIO_QUEUE_TYPE_PACKED =\n\t\tBIT(MLX5_VIRTIO_EMULATION_VIRTIO_QUEUE_TYPE_PACKED),\n};\n\nstruct mlx5_ifc_virtio_q_bits {\n\tu8    virtio_q_type[0x8];\n\tu8    reserved_at_8[0x5];\n\tu8    event_mode[0x3];\n\tu8    queue_index[0x10];\n\n\tu8    full_emulation[0x1];\n\tu8    virtio_version_1_0[0x1];\n\tu8    reserved_at_22[0x2];\n\tu8    offload_type[0x4];\n\tu8    event_qpn_or_msix[0x18];\n\n\tu8    doorbell_stride_index[0x10];\n\tu8    queue_size[0x10];\n\n\tu8    device_emulation_id[0x20];\n\n\tu8    desc_addr[0x40];\n\n\tu8    used_addr[0x40];\n\n\tu8    available_addr[0x40];\n\n\tu8    virtio_q_mkey[0x20];\n\n\tu8    max_tunnel_desc[0x10];\n\tu8    reserved_at_170[0x8];\n\tu8    error_type[0x8];\n\n\tu8    umem_1_id[0x20];\n\n\tu8    umem_1_size[0x20];\n\n\tu8    umem_1_offset[0x40];\n\n\tu8    umem_2_id[0x20];\n\n\tu8    umem_2_size[0x20];\n\n\tu8    umem_2_offset[0x40];\n\n\tu8    umem_3_id[0x20];\n\n\tu8    umem_3_size[0x20];\n\n\tu8    umem_3_offset[0x40];\n\n\tu8    counter_set_id[0x20];\n\n\tu8    reserved_at_320[0x8];\n\tu8    pd[0x18];\n\n\tu8    reserved_at_340[0xc0];\n};\n\nstruct mlx5_ifc_virtio_net_q_object_bits {\n\tu8    modify_field_select[0x40];\n\n\tu8    reserved_at_40[0x20];\n\n\tu8    vhca_id[0x10];\n\tu8    reserved_at_70[0x10];\n\n\tu8    queue_feature_bit_mask_12_3[0xa];\n\tu8    dirty_bitmap_dump_enable[0x1];\n\tu8    vhost_log_page[0x5];\n\tu8    reserved_at_90[0xc];\n\tu8    state[0x4];\n\n\tu8    reserved_at_a0[0x5];\n\tu8    queue_feature_bit_mask_2_0[0x3];\n\tu8    tisn_or_qpn[0x18];\n\n\tu8    dirty_bitmap_mkey[0x20];\n\n\tu8    dirty_bitmap_size[0x20];\n\n\tu8    dirty_bitmap_addr[0x40];\n\n\tu8    hw_available_index[0x10];\n\tu8    hw_used_index[0x10];\n\n\tu8    reserved_at_160[0xa0];\n\n\tstruct mlx5_ifc_virtio_q_bits virtio_q_context;\n};\n\nstruct mlx5_ifc_create_virtio_net_q_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\n\tstruct mlx5_ifc_virtio_net_q_object_bits obj_context;\n};\n\nstruct mlx5_ifc_create_virtio_net_q_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n};\n\nstruct mlx5_ifc_destroy_virtio_net_q_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_out_cmd_hdr;\n};\n\nstruct mlx5_ifc_destroy_virtio_net_q_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n};\n\nstruct mlx5_ifc_query_virtio_net_q_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n};\n\nstruct mlx5_ifc_query_virtio_net_q_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n\n\tstruct mlx5_ifc_virtio_net_q_object_bits obj_context;\n};\n\nenum {\n\tMLX5_VIRTQ_MODIFY_MASK_STATE                    = (u64)1 << 0,\n\tMLX5_VIRTQ_MODIFY_MASK_DIRTY_BITMAP_PARAMS      = (u64)1 << 3,\n\tMLX5_VIRTQ_MODIFY_MASK_DIRTY_BITMAP_DUMP_ENABLE = (u64)1 << 4,\n};\n\nenum {\n\tMLX5_VIRTIO_NET_Q_OBJECT_STATE_INIT     = 0x0,\n\tMLX5_VIRTIO_NET_Q_OBJECT_STATE_RDY      = 0x1,\n\tMLX5_VIRTIO_NET_Q_OBJECT_STATE_SUSPEND  = 0x2,\n\tMLX5_VIRTIO_NET_Q_OBJECT_STATE_ERR      = 0x3,\n};\n\n \nenum {\n\tMLX5_VIRTIO_NET_Q_OBJECT_NONE = 0xffffffff\n};\n\nenum {\n\tMLX5_RQTC_LIST_Q_TYPE_RQ            = 0x0,\n\tMLX5_RQTC_LIST_Q_TYPE_VIRTIO_NET_Q  = 0x1,\n};\n\nstruct mlx5_ifc_modify_virtio_net_q_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;\n\n\tstruct mlx5_ifc_virtio_net_q_object_bits obj_context;\n};\n\nstruct mlx5_ifc_modify_virtio_net_q_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;\n};\n\nstruct mlx5_ifc_virtio_q_counters_bits {\n\tu8    modify_field_select[0x40];\n\tu8    reserved_at_40[0x40];\n\tu8    received_desc[0x40];\n\tu8    completed_desc[0x40];\n\tu8    error_cqes[0x20];\n\tu8    bad_desc_errors[0x20];\n\tu8    exceed_max_chain[0x20];\n\tu8    invalid_buffer[0x20];\n\tu8    reserved_at_180[0x280];\n};\n\nstruct mlx5_ifc_create_virtio_q_counters_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n\tstruct mlx5_ifc_virtio_q_counters_bits virtio_q_counters;\n};\n\nstruct mlx5_ifc_create_virtio_q_counters_out_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n\tstruct mlx5_ifc_virtio_q_counters_bits virtio_q_counters;\n};\n\nstruct mlx5_ifc_destroy_virtio_q_counters_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n};\n\nstruct mlx5_ifc_destroy_virtio_q_counters_out_bits {\n\tstruct mlx5_ifc_general_obj_out_cmd_hdr_bits hdr;\n};\n\nstruct mlx5_ifc_query_virtio_q_counters_in_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n};\n\nstruct mlx5_ifc_query_virtio_q_counters_out_bits {\n\tstruct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr;\n\tstruct mlx5_ifc_virtio_q_counters_bits counters;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}