// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef GPU_XCTRL_REGIF_H
#define GPU_XCTRL_REGIF_H

#define GPU_XCTRL_GPU_CTRL_TO_NS_FIREWALL_CLEAR                    0x0004
#define GPU_XCTRL_GPU_CTRL_TO_NS_FIREWALL_CLEAR_NS_FIREWALL_CLEAR_APB_SHIFT             0
#define GPU_XCTRL_GPU_CTRL_TO_NS_FIREWALL_CLEAR_NS_FIREWALL_CLEAR_AXI_SHIFT             1
#define GPU_XCTRL_GPU_CTRL_TEXFMTENABLE                            0x0008
#define GPU_XCTRL_GPU_CTRL_AMBAFEATURES                            0x000c
#define GPU_XCTRL_GPU_CTRL_AMBAFEATURES_KRAKE_AMBAFEATURES_SHIFT                        0
#define GPU_XCTRL_GPU_CTRL_AMBAFEATURES_KRAKE_AMBAFEATURES_MASK                         0x0000007f
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_PMID_PERROR            0x0010
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_PMID_PERROR_NS_FIREWALL_FAIL_PMID_SHIFT     0
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_PMID_PERROR_NS_FIREWALL_FAIL_PMID_MASK      0x000000ff
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_PMID_PERROR_NS_FIREWALL_FAIL_PERROR_SHIFT   8
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_PMID_PERROR_NS_FIREWALL_FAIL_PERROR_MASK    0x00000100
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_PADDR                  0x0014
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_ARMID_ARERROR          0x0018
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_ARMID_ARERROR_NS_FIREWALL_FAIL_ARMID_SHIFT  0
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_ARMID_ARERROR_NS_FIREWALL_FAIL_ARMID_MASK   0x000000ff
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_ARMID_ARERROR_NS_FIREWALL_FAIL_ARERROR_SHIFT 8
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_ARMID_ARERROR_NS_FIREWALL_FAIL_ARERROR_MASK  0x00000100
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_ARADDR                 0x001c
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_AWMID_AWERROR          0x0020
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_AWMID_AWERROR_NS_FIREWALL_FAIL_AWMID_SHIFT  0
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_AWMID_AWERROR_NS_FIREWALL_FAIL_AWMID_MASK   0x000000ff
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_AWMID_AWERROR_NS_FIREWALL_FAIL_AWERROR_SHIFT 8
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_AWMID_AWERROR_NS_FIREWALL_FAIL_AWERROR_MASK  0x00000100
#define GPU_XCTRL_NS_FIREWALL_GPU_CTRL_FAIL_AWADDR                 0x0024
#define GPU_XCTRL_DFX_TESTPIN_SEL                                  0x0030
#define GPU_XCTRL_DFX_TESTPIN_SEL_DFX_TESTPIN_SEL_SHIFT                                 0
#define GPU_XCTRL_DFX_TESTPIN_SEL_DFX_TESTPIN_SEL_MASK                                  0x00000001
#define GPU_XCTRL_AXI_ASN_BUSY_STATUS                              0x0034
#define GPU_XCTRL_AXI_ASN_BUSY_STATUS_AXI_ASN_BUSY_STATUS_SHIFT                         0
#define GPU_XCTRL_AXI_ASN_BUSY_STATUS_AXI_ASN_BUSY_STATUS_MASK                          0x00000001
#define GPU_XCTRL_GPU_IDLE_FLAG                                    0x0038
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_34_SHIFT                             0
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_34_MASK                              0x00000001
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_35_SHIFT                             1
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_35_MASK                              0x00000002
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_36_SHIFT                             2
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_36_MASK                              0x00000004
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_37_SHIFT                             3
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_PERFSTAT_37_MASK                              0x00000008
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_ADB_SLV_GPU_SHIFT                             4
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_ADB_SLV_GPU_MASK                              0x00000010
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_ADB_MST_GPU_SHIFT                             5
#define GPU_XCTRL_GPU_IDLE_FLAG_IDLE_FLAG_ADB_MST_GPU_MASK                              0x00000020
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG                                0x0040
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV0_CLKQREQN_SOFT_SHIFT                        0
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV0_CLKQREQN_SOFT_MASK                         0x00000001
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV0_CLKQ_BYPASS_SHIFT                          1
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV0_CLKQ_BYPASS_MASK                           0x00000002
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV1_CLKQREQN_SOFT_SHIFT                        2
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV1_CLKQREQN_SOFT_MASK                         0x00000004
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV1_CLKQ_BYPASS_SHIFT                          3
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV1_CLKQ_BYPASS_MASK                           0x00000008
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV2_CLKQREQN_SOFT_SHIFT                        4
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV2_CLKQREQN_SOFT_MASK                         0x00000010
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV2_CLKQ_BYPASS_SHIFT                          5
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV2_CLKQ_BYPASS_MASK                           0x00000020
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV3_CLKQREQN_SOFT_SHIFT                        6
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV3_CLKQREQN_SOFT_MASK                         0x00000040
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV3_CLKQ_BYPASS_SHIFT                          7
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV3_CLKQ_BYPASS_MASK                           0x00000080
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST0_CLKQREQN_SOFT_SHIFT                        8
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST0_CLKQREQN_SOFT_MASK                         0x00000100
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST0_CLKQ_BYPASS_SHIFT                          9
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST0_CLKQ_BYPASS_MASK                           0x00000200
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST1_CLKQREQN_SOFT_SHIFT                        10
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST1_CLKQREQN_SOFT_MASK                         0x00000400
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST1_CLKQ_BYPASS_SHIFT                          11
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST1_CLKQ_BYPASS_MASK                           0x00000800
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST2_CLKQREQN_SOFT_SHIFT                        12
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST2_CLKQREQN_SOFT_MASK                         0x00001000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST2_CLKQ_BYPASS_SHIFT                          13
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST2_CLKQ_BYPASS_MASK                           0x00002000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST3_CLKQREQN_SOFT_SHIFT                        14
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST3_CLKQREQN_SOFT_MASK                         0x00004000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST3_CLKQ_BYPASS_SHIFT                          15
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_MST3_CLKQ_BYPASS_MASK                           0x00008000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_GPU_KRAKE_CLKQREQN_SOFT_SHIFT                       16
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_GPU_KRAKE_CLKQREQN_SOFT_MASK                        0x00010000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_GPU_KRAKE_CLKQ_BYPASS_SHIFT                         17
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_GPU_KRAKE_CLKQ_BYPASS_MASK                          0x00020000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV0_CLKQREQN_SHIFT                         18
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV0_CLKQREQN_MASK                          0x00040000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV1_CLKQREQN_SHIFT                         19
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV1_CLKQREQN_MASK                          0x00080000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV2_CLKQREQN_SHIFT                         20
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV2_CLKQREQN_MASK                          0x00100000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV3_CLKQREQN_SHIFT                         21
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_PWR_SLV3_CLKQREQN_MASK                          0x00200000
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV_PWRQ_PERMIT_DENY_SAR_I_SHIFT                22
#define GPU_XCTRL_ADB_Q_CHANNEL_CFG_ADB_SLV_PWRQ_PERMIT_DENY_SAR_I_MASK                 0x00400000
#define GPU_XCTRL_Q_CHANNEL_STATE_1                                0x0044
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQACCEPTN_SHIFT                          0
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQACCEPTN_MASK                           0x00000001
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQDENY_SHIFT                             1
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQDENY_MASK                              0x00000002
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQACTIVE_SHIFT                           2
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQACTIVE_MASK                            0x00000004
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQACCEPTN_SHIFT                          3
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQACCEPTN_MASK                           0x00000008
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQDENY_SHIFT                             4
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQDENY_MASK                              0x00000010
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQACTIVE_SHIFT                           5
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQACTIVE_MASK                            0x00000020
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQACCEPTN_SHIFT                          6
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQACCEPTN_MASK                           0x00000040
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQDENY_SHIFT                             7
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQDENY_MASK                              0x00000080
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQACTIVE_SHIFT                           8
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQACTIVE_MASK                            0x00000100
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQACCEPTN_SHIFT                          9
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQACCEPTN_MASK                           0x00000200
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQDENY_SHIFT                             10
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQDENY_MASK                              0x00000400
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQACTIVE_SHIFT                           11
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQACTIVE_MASK                            0x00000800
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQACCEPTN_SHIFT                          12
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQACCEPTN_MASK                           0x00001000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQDENY_SHIFT                             13
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQDENY_MASK                              0x00002000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQACTIVE_SHIFT                           14
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQACTIVE_MASK                            0x00004000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQACCEPTN_SHIFT                          15
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQACCEPTN_MASK                           0x00008000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQDENY_SHIFT                             16
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQDENY_MASK                              0x00010000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQACTIVE_SHIFT                           17
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQACTIVE_MASK                            0x00020000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQACCEPTN_SHIFT                          18
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQACCEPTN_MASK                           0x00040000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQDENY_SHIFT                             19
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQDENY_MASK                              0x00080000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQACTIVE_SHIFT                           20
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQACTIVE_MASK                            0x00100000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQACCEPTN_SHIFT                          21
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQACCEPTN_MASK                           0x00200000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQDENY_SHIFT                             22
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQDENY_MASK                              0x00400000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQACTIVE_SHIFT                           23
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQACTIVE_MASK                            0x00800000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQREQN_SHIFT                             24
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV0_CLKQREQN_MASK                              0x01000000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQREQN_SHIFT                             25
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV1_CLKQREQN_MASK                              0x02000000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQREQN_SHIFT                             26
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV2_CLKQREQN_MASK                              0x04000000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQREQN_SHIFT                             27
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_SLV3_CLKQREQN_MASK                              0x08000000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQREQN_SHIFT                             28
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST0_CLKQREQN_MASK                              0x10000000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQREQN_SHIFT                             29
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST1_CLKQREQN_MASK                              0x20000000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQREQN_SHIFT                             30
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST2_CLKQREQN_MASK                              0x40000000
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQREQN_SHIFT                             31
#define GPU_XCTRL_Q_CHANNEL_STATE_1_ADB_MST3_CLKQREQN_MASK                              0x80000000
#define GPU_XCTRL_Q_CHANNEL_STATE_2                                0x0048
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV0_CLKQACCEPTN_SHIFT                      0
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV0_CLKQACCEPTN_MASK                       0x00000001
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV0_CLKQDENY_SHIFT                         1
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV0_CLKQDENY_MASK                          0x00000002
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV0_CLKQACTIVE_SHIFT                       2
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV0_CLKQACTIVE_MASK                        0x00000004
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV1_CLKQACCEPTN_SHIFT                      3
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV1_CLKQACCEPTN_MASK                       0x00000008
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV1_CLKQDENY_SHIFT                         4
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV1_CLKQDENY_MASK                          0x00000010
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV1_CLKQACTIVE_SHIFT                       5
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV1_CLKQACTIVE_MASK                        0x00000020
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV2_CLKQACCEPTN_SHIFT                      6
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV2_CLKQACCEPTN_MASK                       0x00000040
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV2_CLKQDENY_SHIFT                         7
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV2_CLKQDENY_MASK                          0x00000080
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV2_CLKQACTIVE_SHIFT                       8
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV2_CLKQACTIVE_MASK                        0x00000100
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV3_CLKQACCEPTN_SHIFT                      9
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV3_CLKQACCEPTN_MASK                       0x00000200
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV3_CLKQDENY_SHIFT                         10
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV3_CLKQDENY_MASK                          0x00000400
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV3_CLKQACTIVE_SHIFT                       11
#define GPU_XCTRL_Q_CHANNEL_STATE_2_ADB_PWR_SLV3_CLKQACTIVE_MASK                        0x00000800
#define GPU_XCTRL_Q_CHANNEL_STATE_2_GPU_KRAKE_CLKQACCEPTN_SHIFT                         12
#define GPU_XCTRL_Q_CHANNEL_STATE_2_GPU_KRAKE_CLKQACCEPTN_MASK                          0x00001000
#define GPU_XCTRL_Q_CHANNEL_STATE_2_GPU_KRAKE_CLKQDENY_SHIFT                            13
#define GPU_XCTRL_Q_CHANNEL_STATE_2_GPU_KRAKE_CLKQDENY_MASK                             0x00002000
#define GPU_XCTRL_Q_CHANNEL_STATE_2_GPU_KRAKE_CLKQACTIVE_SHIFT                          14
#define GPU_XCTRL_Q_CHANNEL_STATE_2_GPU_KRAKE_CLKQACTIVE_MASK                           0x00004000
#define GPU_XCTRL_ADB_MST_QSM_DELAY                                0x0050
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST0_QSM_DELAY_CNT_SHIFT                        0
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST0_QSM_DELAY_CNT_MASK                         0x000000ff
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST1_QSM_DELAY_CNT_SHIFT                        8
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST1_QSM_DELAY_CNT_MASK                         0x0000ff00
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST2_QSM_DELAY_CNT_SHIFT                        16
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST2_QSM_DELAY_CNT_MASK                         0x00ff0000
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST3_QSM_DELAY_CNT_SHIFT                        24
#define GPU_XCTRL_ADB_MST_QSM_DELAY_ADB_MST3_QSM_DELAY_CNT_MASK                         0xff000000
#define GPU_XCTRL_ADB_SLV_QSM_DELAY                                0x0054
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV0_QSM_DELAY_CNT_SHIFT                        0
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV0_QSM_DELAY_CNT_MASK                         0x000000ff
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV1_QSM_DELAY_CNT_SHIFT                        8
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV1_QSM_DELAY_CNT_MASK                         0x0000ff00
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV2_QSM_DELAY_CNT_SHIFT                        16
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV2_QSM_DELAY_CNT_MASK                         0x00ff0000
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV3_QSM_DELAY_CNT_SHIFT                        24
#define GPU_XCTRL_ADB_SLV_QSM_DELAY_ADB_SLV3_QSM_DELAY_CNT_MASK                         0xff000000
#define GPU_XCTRL_GPU_KRAKE_QSM_DELAY                              0x0058
#define GPU_XCTRL_GPU_KRAKE_QSM_DELAY_GPU_KRAKE_QSM_DELAY_CNT_SHIFT                     0
#define GPU_XCTRL_GPU_KRAKE_QSM_DELAY_GPU_KRAKE_QSM_DELAY_CNT_MASK                      0x000000ff
#define GPU_XCTRL_GPU_KRAKE_AWAKEUPS                               0x005c
#define GPU_XCTRL_GPU_KRAKE_AWAKEUPS_GPU_KRAKE_AWAKEUPS_SHIFT                           0
#define GPU_XCTRL_GPU_KRAKE_AWAKEUPS_GPU_KRAKE_AWAKEUPS_MASK                            0x00000001
#define GPU_XCTRL_QSM_DELAY_BYPASS                                 0x0060
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV0_QSM_DELAY_BYPASS_SHIFT                      0
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV0_QSM_DELAY_BYPASS_MASK                       0x00000001
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV1_QSM_DELAY_BYPASS_SHIFT                      1
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV1_QSM_DELAY_BYPASS_MASK                       0x00000002
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV2_QSM_DELAY_BYPASS_SHIFT                      2
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV2_QSM_DELAY_BYPASS_MASK                       0x00000004
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV3_QSM_DELAY_BYPASS_SHIFT                      3
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_SLV3_QSM_DELAY_BYPASS_MASK                       0x00000008
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST0_QSM_DELAY_BYPASS_SHIFT                      4
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST0_QSM_DELAY_BYPASS_MASK                       0x00000010
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST1_QSM_DELAY_BYPASS_SHIFT                      5
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST1_QSM_DELAY_BYPASS_MASK                       0x00000020
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST2_QSM_DELAY_BYPASS_SHIFT                      6
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST2_QSM_DELAY_BYPASS_MASK                       0x00000040
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST3_QSM_DELAY_BYPASS_SHIFT                      7
#define GPU_XCTRL_QSM_DELAY_BYPASS_ADB_MST3_QSM_DELAY_BYPASS_MASK                       0x00000080
#define GPU_XCTRL_QSM_DELAY_BYPASS_GPU_KRAKE_QSM_DELAY_BYPASS_SHIFT                     8
#define GPU_XCTRL_QSM_DELAY_BYPASS_GPU_KRAKE_QSM_DELAY_BYPASS_MASK                      0x00000100
#define GPU_XCTRL_ADB_CLK_BYPASS                                   0x0064
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV0_CLKGATE_BYPASS_SHIFT                          0
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV0_CLKGATE_BYPASS_MASK                           0x00000001
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV1_CLKGATE_BYPASS_SHIFT                          1
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV1_CLKGATE_BYPASS_MASK                           0x00000002
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV2_CLKGATE_BYPASS_SHIFT                          2
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV2_CLKGATE_BYPASS_MASK                           0x00000004
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV3_CLKGATE_BYPASS_SHIFT                          3
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_SLV3_CLKGATE_BYPASS_MASK                           0x00000008
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST0_CLKGATE_BYPASS_SHIFT                          4
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST0_CLKGATE_BYPASS_MASK                           0x00000010
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST1_CLKGATE_BYPASS_SHIFT                          5
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST1_CLKGATE_BYPASS_MASK                           0x00000020
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST2_CLKGATE_BYPASS_SHIFT                          6
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST2_CLKGATE_BYPASS_MASK                           0x00000040
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST3_CLKGATE_BYPASS_SHIFT                          7
#define GPU_XCTRL_ADB_CLK_BYPASS_ADB_MST3_CLKGATE_BYPASS_MASK                           0x00000080
#define GPU_XCTRL_GPU_RS_STATE                                     0x0070
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_34_SHIFT                          0
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_34_MASK                           0x00000001
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_35_SHIFT                          1
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_35_MASK                           0x00000002
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_36_SHIFT                          2
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_36_MASK                           0x00000004
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_37_SHIFT                          3
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_DATA_RS_STATE_37_MASK                           0x00000008
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_34_SHIFT                           4
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_34_MASK                            0x00000010
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_35_SHIFT                           5
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_35_MASK                            0x00000020
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_36_SHIFT                           6
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_36_MASK                            0x00000040
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_37_SHIFT                           7
#define GPU_XCTRL_GPU_RS_STATE_GPU_PERF_CMD_RS_STATE_37_MASK                            0x00000080
#define GPU_XCTRL_GPU_RS_STATE_GPU_DEBUG_PCMP_APB4_RS_STATE_SHIFT                       8
#define GPU_XCTRL_GPU_RS_STATE_GPU_DEBUG_PCMP_APB4_RS_STATE_MASK                        0x00000100
#define GPU_XCTRL_GPU_RS_STATE_GPU_DEBUG_TSVALUEB_RS_STATE_SHIFT                        9
#define GPU_XCTRL_GPU_RS_STATE_GPU_DEBUG_TSVALUEB_RS_STATE_MASK                         0x00000200
#define GPU_XCTRL_GPU_MEM_CFG_REG_0                                0x0080
#define GPU_XCTRL_GPU_MEM_CFG_REG_1                                0x0084
#define GPU_XCTRL_GPU_MEM_CFG_REG_2                                0x0088
#define GPU_XCTRL_GPU_SND_SYS_CTRL                                 0x008c
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_0_SHIFT                             0
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_0_MASK                              0x00000001
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_1_SHIFT                             1
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_1_MASK                              0x00000002
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_2_SHIFT                             2
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_2_MASK                              0x00000004
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_3_SHIFT                             3
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_3_MASK                              0x00000008
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_4_SHIFT                             4
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_4_MASK                              0x00000010
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_5_SHIFT                             5
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_5_MASK                              0x00000020
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_6_SHIFT                             6
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_6_MASK                              0x00000040
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_7_SHIFT                             7
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_7_MASK                              0x00000080
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_8_SHIFT                             8
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_8_MASK                              0x00000100
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_9_SHIFT                             9
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_9_MASK                              0x00000200
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_10_SHIFT                            10
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_10_MASK                             0x00000400
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_11_SHIFT                            11
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_11_MASK                             0x00000800
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_12_SHIFT                            12
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_12_MASK                             0x00001000
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_13_SHIFT                            13
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_13_MASK                             0x00002000
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_14_SHIFT                            14
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_14_MASK                             0x00004000
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_15_SHIFT                            15
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_15_MASK                             0x00008000
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_16_SHIFT                            16
#define GPU_XCTRL_GPU_SND_SYS_CTRL_GPU_SND_SYS_CTRL_16_MASK                             0x00010000
#define GPU_XCTRL_GPU_KRAKE_MSG_ENABLE_CNT_RLY                     0x00a0
#define GPU_XCTRL_GPU_KRAKE_MSG_ENABLE_CNT_RLY_MSG_ENABLE_CNT_RLY_SHIFT                 0
#define GPU_XCTRL_GPU_KRAKE_MSG_ENABLE_CNT_RLY_MSG_ENABLE_CNT_RLY_MASK                  0x000003ff
#define GPU_XCTRL_GPU_IDLE_LOAD_CNT                                0x00b0
#define GPU_XCTRL_GPU_IDLE_LOAD_CNT_KRAKE_CORE_IS_LOAD_CNT_MAX_SHIFT                    0
#define GPU_XCTRL_GPU_IDLE_LOAD_CNT_KRAKE_CORE_IS_LOAD_CNT_MAX_MASK                     0x000003ff
#define GPU_XCTRL_GPU_IDLE_LOAD_CNT_KRAKE_ALL_IS_BUSY_CNT_MAX_SHIFT                     10
#define GPU_XCTRL_GPU_IDLE_LOAD_CNT_KRAKE_ALL_IS_BUSY_CNT_MAX_MASK                      0x000ffc00
#define GPU_XCTRL_GPU_ATB_TRACE                                    0x00b4
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_ATB_SEL_SHIFT                                  0
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_ATB_SEL_MASK                                   0x00000001
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_ATB_ATID_SHIFT                                 1
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_ATB_ATID_MASK                                  0x000000fe
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_PROTECT_SHIFT                                  8
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_PROTECT_MASK                                   0x00000100
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_ATB_RESEVER_SHIFT                              9
#define GPU_XCTRL_GPU_ATB_TRACE_ITERATOR_ATB_RESEVER_MASK                               0xfffffe00
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG0                           0x0100
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG1                           0x0104
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG2                           0x0108
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG3                           0x010c
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG4                           0x0110
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG5                           0x0114
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6                           0x0118
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS4_W_TARGET_SHIFT         0
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS4_W_TARGET_MASK          0x000000ff
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS5_W_TARGET_SHIFT         8
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS5_W_TARGET_MASK          0x0000ff00
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS6_W_TARGET_SHIFT         16
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS6_W_TARGET_MASK          0x00ff0000
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS7_W_TARGET_SHIFT         24
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG6_SW_CRG_TPC_BWC_DYN_QOS7_W_TARGET_MASK          0xff000000
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7                           0x011c
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS0_W_TARGET_SHIFT         0
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS0_W_TARGET_MASK          0x000000ff
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS1_W_TARGET_SHIFT         8
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS1_W_TARGET_MASK          0x0000ff00
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS2_W_TARGET_SHIFT         16
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS2_W_TARGET_MASK          0x00ff0000
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS3_W_TARGET_SHIFT         24
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG7_SW_CRG_TPC_BWC_DYN_QOS3_W_TARGET_MASK          0xff000000
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8                           0x0120
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS4_R_TARGET_SHIFT         0
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS4_R_TARGET_MASK          0x000000ff
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS5_R_TARGET_SHIFT         8
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS5_R_TARGET_MASK          0x0000ff00
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS6_R_TARGET_SHIFT         16
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS6_R_TARGET_MASK          0x00ff0000
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS7_R_TARGET_SHIFT         24
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG8_SW_CRG_TPC_BWC_DYN_QOS7_R_TARGET_MASK          0xff000000
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9                           0x0124
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS0_R_TARGET_SHIFT         0
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS0_R_TARGET_MASK          0x000000ff
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS1_R_TARGET_SHIFT         8
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS1_R_TARGET_MASK          0x0000ff00
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS2_R_TARGET_SHIFT         16
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS2_R_TARGET_MASK          0x00ff0000
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS3_R_TARGET_SHIFT         24
#define GPU_XCTRL_TPC_NORMAL_CRG_CONFIG9_SW_CRG_TPC_BWC_DYN_QOS3_R_TARGET_MASK          0xff000000
#define GPU_XCTRL_TPC0_CRG_CONFIG0                                 0x0130
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_EN_SHIFT                             0
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_EN_MASK                              0x00000001
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BW_COUNTER_EN_SHIFT                  1
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BW_COUNTER_EN_MASK                   0x00000002
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_STATIC_R_EN_SHIFT                2
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_STATIC_R_EN_MASK                 0x00000004
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_STATIC_W_EN_SHIFT                3
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_STATIC_W_EN_MASK                 0x00000008
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_DYN_R_EN_SHIFT                   4
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_DYN_R_EN_MASK                    0x00000010
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_DYN_W_EN_SHIFT                   5
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_BWC_DYN_W_EN_MASK                    0x00000020
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_COUNT_OUTSTANDING_EN_SHIFT           6
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_COUNT_OUTSTANDING_EN_MASK            0x00000040
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_SHIFT          7
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_MASK           0x00000080
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_COUNT_AR_MAX_SHIFT                   8
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_COUNT_AR_MAX_MASK                    0x00007f00
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_COUNT_AW_MAX_SHIFT                   16
#define GPU_XCTRL_TPC0_CRG_CONFIG0_TPC0_SW_CRG_TPC_COUNT_AW_MAX_MASK                    0x007f0000
#define GPU_XCTRL_TPC0_CRG_CONFIG1                                 0x0134
#define GPU_XCTRL_TPC0_CRG_CONFIG1_TPC0_SW_CRG_TPC_BWC_STATIC_R_TARGET_SHIFT            0
#define GPU_XCTRL_TPC0_CRG_CONFIG1_TPC0_SW_CRG_TPC_BWC_STATIC_R_TARGET_MASK             0x000000ff
#define GPU_XCTRL_TPC0_CRG_CONFIG1_TPC0_SW_CRG_TPC_BWC_STATIC_W_TARGET_SHIFT            8
#define GPU_XCTRL_TPC0_CRG_CONFIG1_TPC0_SW_CRG_TPC_BWC_STATIC_W_TARGET_MASK             0x0000ff00
#define GPU_XCTRL_TPC0_CRG_CONFIG2                                 0x0138
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_0_SHIFT                          0
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_0_MASK                           0x0000000f
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_1_SHIFT                          4
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_1_MASK                           0x000000f0
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_2_SHIFT                          8
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_2_MASK                           0x00000f00
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_3_SHIFT                          12
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_3_MASK                           0x0000f000
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_4_SHIFT                          16
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_4_MASK                           0x000f0000
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_5_SHIFT                          20
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_5_MASK                           0x00f00000
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_6_SHIFT                          24
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_6_MASK                           0x0f000000
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_7_SHIFT                          28
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_7_MASK                           0x70000000
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_SEL_SHIFT                        31
#define GPU_XCTRL_TPC0_CRG_CONFIG2_TPC0_SW_CRG_TPC_QOS_SEL_MASK                         0x80000000
#define GPU_XCTRL_TPC0_CRG_CONFIG3                                 0x013c
#define GPU_XCTRL_TPC0_CRG_CONFIG3_TPC0_SW_CRG_TPC_BWC_R_SAT_SHIFT                      0
#define GPU_XCTRL_TPC0_CRG_CONFIG3_TPC0_SW_CRG_TPC_BWC_R_SAT_MASK                       0x0000ffff
#define GPU_XCTRL_TPC0_CRG_CONFIG3_TPC0_SW_CRG_TPC_BWC_W_SAT_SHIFT                      16
#define GPU_XCTRL_TPC0_CRG_CONFIG3_TPC0_SW_CRG_TPC_BWC_W_SAT_MASK                       0xffff0000
#define GPU_XCTRL_TPC0_CRG_STATUS0                                 0x0140
#define GPU_XCTRL_TPC0_CRG_STATUS1                                 0x0144
#define GPU_XCTRL_TPC0_CRG_STATUS2                                 0x0148
#define GPU_XCTRL_TPC1_CRG_CONFIG0                                 0x0150
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_EN_SHIFT                             0
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_EN_MASK                              0x00000001
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BW_COUNTER_EN_SHIFT                  1
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BW_COUNTER_EN_MASK                   0x00000002
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_STATIC_R_EN_SHIFT                2
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_STATIC_R_EN_MASK                 0x00000004
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_STATIC_W_EN_SHIFT                3
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_STATIC_W_EN_MASK                 0x00000008
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_DYN_R_EN_SHIFT                   4
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_DYN_R_EN_MASK                    0x00000010
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_DYN_W_EN_SHIFT                   5
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_BWC_DYN_W_EN_MASK                    0x00000020
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_COUNT_OUTSTANDING_EN_SHIFT           6
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_COUNT_OUTSTANDING_EN_MASK            0x00000040
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_SHIFT          7
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_MASK           0x00000080
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_COUNT_AR_MAX_SHIFT                   8
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_COUNT_AR_MAX_MASK                    0x00007f00
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_COUNT_AW_MAX_SHIFT                   16
#define GPU_XCTRL_TPC1_CRG_CONFIG0_TPC1_SW_CRG_TPC_COUNT_AW_MAX_MASK                    0x007f0000
#define GPU_XCTRL_TPC1_CRG_CONFIG1                                 0x0154
#define GPU_XCTRL_TPC1_CRG_CONFIG1_TPC1_SW_CRG_TPC_BWC_STATIC_R_TARGET_SHIFT            0
#define GPU_XCTRL_TPC1_CRG_CONFIG1_TPC1_SW_CRG_TPC_BWC_STATIC_R_TARGET_MASK             0x000000ff
#define GPU_XCTRL_TPC1_CRG_CONFIG1_TPC1_SW_CRG_TPC_BWC_STATIC_W_TARGET_SHIFT            8
#define GPU_XCTRL_TPC1_CRG_CONFIG1_TPC1_SW_CRG_TPC_BWC_STATIC_W_TARGET_MASK             0x0000ff00
#define GPU_XCTRL_TPC1_CRG_CONFIG2                                 0x0158
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_0_SHIFT                          0
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_0_MASK                           0x0000000f
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_1_SHIFT                          4
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_1_MASK                           0x000000f0
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_2_SHIFT                          8
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_2_MASK                           0x00000f00
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_3_SHIFT                          12
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_3_MASK                           0x0000f000
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_4_SHIFT                          16
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_4_MASK                           0x000f0000
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_5_SHIFT                          20
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_5_MASK                           0x00f00000
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_6_SHIFT                          24
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_6_MASK                           0x0f000000
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_7_SHIFT                          28
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_7_MASK                           0x70000000
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_SEL_SHIFT                        31
#define GPU_XCTRL_TPC1_CRG_CONFIG2_TPC1_SW_CRG_TPC_QOS_SEL_MASK                         0x80000000
#define GPU_XCTRL_TPC1_CRG_CONFIG3                                 0x015c
#define GPU_XCTRL_TPC1_CRG_CONFIG3_TPC1_SW_CRG_TPC_BWC_R_SAT_SHIFT                      0
#define GPU_XCTRL_TPC1_CRG_CONFIG3_TPC1_SW_CRG_TPC_BWC_R_SAT_MASK                       0x0000ffff
#define GPU_XCTRL_TPC1_CRG_CONFIG3_TPC1_SW_CRG_TPC_BWC_W_SAT_SHIFT                      16
#define GPU_XCTRL_TPC1_CRG_CONFIG3_TPC1_SW_CRG_TPC_BWC_W_SAT_MASK                       0xffff0000
#define GPU_XCTRL_TPC1_CRG_STATUS0                                 0x0160
#define GPU_XCTRL_TPC1_CRG_STATUS1                                 0x0164
#define GPU_XCTRL_TPC1_CRG_STATUS2                                 0x0168
#define GPU_XCTRL_TPC2_CRG_CONFIG0                                 0x0170
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_EN_SHIFT                             0
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_EN_MASK                              0x00000001
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BW_COUNTER_EN_SHIFT                  1
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BW_COUNTER_EN_MASK                   0x00000002
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_STATIC_R_EN_SHIFT                2
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_STATIC_R_EN_MASK                 0x00000004
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_STATIC_W_EN_SHIFT                3
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_STATIC_W_EN_MASK                 0x00000008
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_DYN_R_EN_SHIFT                   4
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_DYN_R_EN_MASK                    0x00000010
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_DYN_W_EN_SHIFT                   5
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_BWC_DYN_W_EN_MASK                    0x00000020
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_COUNT_OUTSTANDING_EN_SHIFT           6
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_COUNT_OUTSTANDING_EN_MASK            0x00000040
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_SHIFT          7
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_MASK           0x00000080
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_COUNT_AR_MAX_SHIFT                   8
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_COUNT_AR_MAX_MASK                    0x00007f00
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_COUNT_AW_MAX_SHIFT                   16
#define GPU_XCTRL_TPC2_CRG_CONFIG0_TPC2_SW_CRG_TPC_COUNT_AW_MAX_MASK                    0x007f0000
#define GPU_XCTRL_TPC2_CRG_CONFIG1                                 0x0174
#define GPU_XCTRL_TPC2_CRG_CONFIG1_TPC2_SW_CRG_TPC_BWC_STATIC_R_TARGET_SHIFT            0
#define GPU_XCTRL_TPC2_CRG_CONFIG1_TPC2_SW_CRG_TPC_BWC_STATIC_R_TARGET_MASK             0x000000ff
#define GPU_XCTRL_TPC2_CRG_CONFIG1_TPC2_SW_CRG_TPC_BWC_STATIC_W_TARGET_SHIFT            8
#define GPU_XCTRL_TPC2_CRG_CONFIG1_TPC2_SW_CRG_TPC_BWC_STATIC_W_TARGET_MASK             0x0000ff00
#define GPU_XCTRL_TPC2_CRG_CONFIG2                                 0x0178
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_0_SHIFT                          0
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_0_MASK                           0x0000000f
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_1_SHIFT                          4
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_1_MASK                           0x000000f0
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_2_SHIFT                          8
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_2_MASK                           0x00000f00
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_3_SHIFT                          12
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_3_MASK                           0x0000f000
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_4_SHIFT                          16
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_4_MASK                           0x000f0000
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_5_SHIFT                          20
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_5_MASK                           0x00f00000
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_6_SHIFT                          24
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_6_MASK                           0x0f000000
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_7_SHIFT                          28
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_7_MASK                           0x70000000
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_SEL_SHIFT                        31
#define GPU_XCTRL_TPC2_CRG_CONFIG2_TPC2_SW_CRG_TPC_QOS_SEL_MASK                         0x80000000
#define GPU_XCTRL_TPC2_CRG_CONFIG3                                 0x017c
#define GPU_XCTRL_TPC2_CRG_CONFIG3_TPC2_SW_CRG_TPC_BWC_R_SAT_SHIFT                      0
#define GPU_XCTRL_TPC2_CRG_CONFIG3_TPC2_SW_CRG_TPC_BWC_R_SAT_MASK                       0x0000ffff
#define GPU_XCTRL_TPC2_CRG_CONFIG3_TPC2_SW_CRG_TPC_BWC_W_SAT_SHIFT                      16
#define GPU_XCTRL_TPC2_CRG_CONFIG3_TPC2_SW_CRG_TPC_BWC_W_SAT_MASK                       0xffff0000
#define GPU_XCTRL_TPC2_CRG_STATUS0                                 0x0180
#define GPU_XCTRL_TPC2_CRG_STATUS1                                 0x0184
#define GPU_XCTRL_TPC2_CRG_STATUS2                                 0x0188
#define GPU_XCTRL_TPC3_CRG_CONFIG0                                 0x0190
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_EN_SHIFT                             0
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_EN_MASK                              0x00000001
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BW_COUNTER_EN_SHIFT                  1
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BW_COUNTER_EN_MASK                   0x00000002
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_STATIC_R_EN_SHIFT                2
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_STATIC_R_EN_MASK                 0x00000004
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_STATIC_W_EN_SHIFT                3
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_STATIC_W_EN_MASK                 0x00000008
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_DYN_R_EN_SHIFT                   4
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_DYN_R_EN_MASK                    0x00000010
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_DYN_W_EN_SHIFT                   5
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_BWC_DYN_W_EN_MASK                    0x00000020
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_COUNT_OUTSTANDING_EN_SHIFT           6
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_COUNT_OUTSTANDING_EN_MASK            0x00000040
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_SHIFT          7
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TOP_AFBC_ADDR_SCRAMBLE_EN_MASK           0x00000080
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_COUNT_AR_MAX_SHIFT                   8
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_COUNT_AR_MAX_MASK                    0x00007f00
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_COUNT_AW_MAX_SHIFT                   16
#define GPU_XCTRL_TPC3_CRG_CONFIG0_TPC3_SW_CRG_TPC_COUNT_AW_MAX_MASK                    0x007f0000
#define GPU_XCTRL_TPC3_CRG_CONFIG1                                 0x0194
#define GPU_XCTRL_TPC3_CRG_CONFIG1_TPC3_SW_CRG_TPC_BWC_STATIC_R_TARGET_SHIFT            0
#define GPU_XCTRL_TPC3_CRG_CONFIG1_TPC3_SW_CRG_TPC_BWC_STATIC_R_TARGET_MASK             0x000000ff
#define GPU_XCTRL_TPC3_CRG_CONFIG1_TPC3_SW_CRG_TPC_BWC_STATIC_W_TARGET_SHIFT            8
#define GPU_XCTRL_TPC3_CRG_CONFIG1_TPC3_SW_CRG_TPC_BWC_STATIC_W_TARGET_MASK             0x0000ff00
#define GPU_XCTRL_TPC3_CRG_CONFIG2                                 0x0198
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_0_SHIFT                          0
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_0_MASK                           0x0000000f
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_1_SHIFT                          4
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_1_MASK                           0x000000f0
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_2_SHIFT                          8
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_2_MASK                           0x00000f00
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_3_SHIFT                          12
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_3_MASK                           0x0000f000
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_4_SHIFT                          16
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_4_MASK                           0x000f0000
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_5_SHIFT                          20
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_5_MASK                           0x00f00000
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_6_SHIFT                          24
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_6_MASK                           0x0f000000
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_7_SHIFT                          28
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_7_MASK                           0x70000000
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_SEL_SHIFT                        31
#define GPU_XCTRL_TPC3_CRG_CONFIG2_TPC3_SW_CRG_TPC_QOS_SEL_MASK                         0x80000000
#define GPU_XCTRL_TPC3_CRG_CONFIG3                                 0x019c
#define GPU_XCTRL_TPC3_CRG_CONFIG3_TPC3_SW_CRG_TPC_BWC_R_SAT_SHIFT                      0
#define GPU_XCTRL_TPC3_CRG_CONFIG3_TPC3_SW_CRG_TPC_BWC_R_SAT_MASK                       0x0000ffff
#define GPU_XCTRL_TPC3_CRG_CONFIG3_TPC3_SW_CRG_TPC_BWC_W_SAT_SHIFT                      16
#define GPU_XCTRL_TPC3_CRG_CONFIG3_TPC3_SW_CRG_TPC_BWC_W_SAT_MASK                       0xffff0000
#define GPU_XCTRL_TPC3_CRG_STATUS0                                 0x01a0
#define GPU_XCTRL_TPC3_CRG_STATUS1                                 0x01a4
#define GPU_XCTRL_TPC3_CRG_STATUS2                                 0x01a8
#define GPU_XCTRL_REGFILE_CGBYPASS                                 0x01ac
#define GPU_XCTRL_REGFILE_CGBYPASS_REGFILE_CGBYPASS_SHIFT                               0
#define GPU_XCTRL_REGFILE_CGBYPASS_REGFILE_CGBYPASS_MASK                                0x00000001


#endif
