Starting process: Module

Starting process: 

SCUBA, Version Diamond_3.1_Production (93)
Thu May 29 20:36:38 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.1_x64/ispfpga/bin/lin64/scuba -w -n my_pll -lang verilog -synth synplify -arch ep5c00 -type pll -fin 50 -phase_cntl STATIC -fclkop 500 -fclkop_tol 0.0 -fb_mode CLOCKTREE -noclkos -fclkok 50 -fclkok_tol 0.0 -clkoki 0 -norst -noclkok2 -bw 
    Circuit name     : my_pll
    Module type      : pll
    Module Version   : 5.5
    Ports            : 
	Inputs       : CLK
	Outputs      : CLKOP, CLKOK, LOCK
    I/O buffer       : not inserted
    EDIF output      : my_pll.edn
    Verilog output   : my_pll.v
    Verilog template : my_pll_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : not used
    Report output    : my_pll.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: my_pll.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


