
Lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c3c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08000e00  08000e00  00010e00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000ef4  08000ef4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08000ef4  08000ef4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000ef4  08000ef4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ef4  08000ef4  00010ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000ef8  08000ef8  00010ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08000efc  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000010  08000f0c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08000f0c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_line   00000706  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   00000152  00000000  00000000  00020746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000000b2  00000000  00000000  00020898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000128  00000000  00000000  00020950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000000e3  00000000  00000000  00020a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000020  00000000  00000000  00020b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000002c  00000000  00000000  00020b80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000de8 	.word	0x08000de8

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08000de8 	.word	0x08000de8

08000204 <num_to_ASCII>:
//		R4	-	Tens
//		R5	-	Hundreds
//		R6	-	Thousands
//		R7	-	Mask
num_to_ASCII:
	PUSH {R1-R12, LR}	// Backup registers
 8000204:	e92d 5ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

	LDR R2, =MAX_VALUE	// Load max value
 8000208:	f242 720f 	movw	r2, #9999	; 0x270f
	CMP R1, R2			// Compare the argument to the maximum value
 800020c:	4291      	cmp	r1, r2
	BGE error			// Return the error code if the argument is larger than the max.
 800020e:	da32      	bge.n	8000276 <error>
	MOV R2, R1			// Copy the argument for modification
 8000210:	460a      	mov	r2, r1


	MOV R6, #0			// Clear thousands counter
 8000212:	f04f 0600 	mov.w	r6, #0

08000216 <mod1000>:
mod1000:
	SUBS R2, R2, #0x3E8	// Subtract 1000, update flags
 8000216:	f5b2 727a 	subs.w	r2, r2, #1000	; 0x3e8
	ITET PL					// If positive
 800021a:	bf56      	itet	pl
		ADDPL R6, R6, #1	// Increment thousands counter
 800021c:	3601      	addpl	r6, #1
		ADDMI R2, R2, #0x3E8// Add back 1000 if negative
 800021e:	f502 727a 	addmi.w	r2, r2, #1000	; 0x3e8
		BPL mod1000			// Otherwise continue looping
 8000222:	e7f8      	bpl.n	8000216 <mod1000>


	MOV R5, #0			// Clear hundreds counter
 8000224:	f04f 0500 	mov.w	r5, #0

08000228 <mod100>:
mod100:
	SUBS R2, R2, #0x64	// Subtract 100, update flags
 8000228:	3a64      	subs	r2, #100	; 0x64
	ITET PL					//If positive
 800022a:	bf56      	itet	pl
		ADDPL R5, R5, #1	// Increment hundreds counter
 800022c:	3501      	addpl	r5, #1
		ADDMI R2, R2, #0x64	// Add back 100 if negative
 800022e:	3264      	addmi	r2, #100	; 0x64
		BPL mod100			// Otherwise continue looping
 8000230:	e7fa      	bpl.n	8000228 <mod100>


	MOV R4, #0			// Clear tens register
 8000232:	f04f 0400 	mov.w	r4, #0

08000236 <mod10>:
mod10:
	SUBS R2, R2, #0xA	// Subtract 10, update flags
 8000236:	3a0a      	subs	r2, #10
	ITET PL					// If positive
 8000238:	bf56      	itet	pl
		ADDPL R4, R4, #1	// Increment tens counter
 800023a:	3401      	addpl	r4, #1
		ADDMI R2, R2, #0xA	// Add back 10 if negative
 800023c:	320a      	addmi	r2, #10
		BPL mod10			// Otherwise continue looping
 800023e:	e7fa      	bpl.n	8000236 <mod10>

	MOV R3, R2			// Whatever is left is the ones place
 8000240:	4613      	mov	r3, r2

	MOV R0, #0			// Clear R0
 8000242:	f04f 0000 	mov.w	r0, #0

	CMP R6, #0
 8000246:	2e00      	cmp	r6, #0
	BGT thousands		// If thousands > 1, start from thousands
 8000248:	dc04      	bgt.n	8000254 <thousands>

	CMP R5, #0
 800024a:	2d00      	cmp	r5, #0
	BGT hundreds		// If hundreds > 1, start from hundreds
 800024c:	dc06      	bgt.n	800025c <hundreds>

	CMP R4, #0
 800024e:	2c00      	cmp	r4, #0
	BGT tens			// If tens > 1, start from tens
 8000250:	dc08      	bgt.n	8000264 <tens>

	B ones				// No matter what, do ones
 8000252:	e00b      	b.n	800026c <ones>

08000254 <thousands>:

	thousands:
	ORR R6, #0x30
 8000254:	f046 0630 	orr.w	r6, r6, #48	; 0x30
	// R6 now contains an ASCII number representing thousands
	BFI R0, R6, #24, #8
 8000258:	f366 601f 	bfi	r0, r6, #24, #8

0800025c <hundreds>:

	hundreds:
	ORR R5, #0x30
 800025c:	f045 0530 	orr.w	r5, r5, #48	; 0x30
	// R5 now contains an ASCII number representing hundreds
	BFI R0, R5, #16, #8
 8000260:	f365 4017 	bfi	r0, r5, #16, #8

08000264 <tens>:

	tens:
	ORR R4, #0x30
 8000264:	f044 0430 	orr.w	r4, r4, #48	; 0x30
	// R4 now contains an ASCII number representing tens
	BFI R0, R4, #8, #8
 8000268:	f364 200f 	bfi	r0, r4, #8, #8

0800026c <ones>:

	ones:
	ORR R3, #0x30
 800026c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
	// R3 now contains an ASCII number representing ones
	BFI R0, R3, #0, #8
 8000270:	f363 0007 	bfi	r0, r3, #0, #8

	B return
 8000274:	e000      	b.n	8000278 <return>

08000276 <error>:

	error:
	LDR R0, =ERR
 8000276:	4818      	ldr	r0, [pc, #96]	; (80002d8 <ASCII_StringLength+0x12>)

08000278 <return>:

	return:
	POP {R1-R12, LR}
 8000278:	e8bd 5ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	BX LR
 800027c:	4770      	bx	lr

0800027e <ASCII_StringCompare>:
//		R3	-	Iterator
//		R5	-	Backup of String1 length
//		R6	-	Backup of String1 addr
//		R7	-	Backup of String2 addr
ASCII_StringCompare:
	PUSH {R1-R3, R5-R7, LR}
 800027e:	b5ee      	push	{r1, r2, r3, r5, r6, r7, lr}

	// Backup addresses
	MOV R6, R1
 8000280:	460e      	mov	r6, r1
	MOV R7, R2
 8000282:	4617      	mov	r7, r2

	// Get lengths of strings
	BL ASCII_StringLength	// Length of first string
 8000284:	f000 f81f 	bl	80002c6 <ASCII_StringLength>
	MOV R5, R0				// Move length into a temp register
 8000288:	4605      	mov	r5, r0
	MOV R1, R2				// Move second string into arg register
 800028a:	4611      	mov	r1, r2
	BL ASCII_StringLength	// Length of second string
 800028c:	f000 f81b 	bl	80002c6 <ASCII_StringLength>
	MOV R2, R0				// Move length into R2
 8000290:	4602      	mov	r2, r0
	MOV R1, R5				// Move backup of string 1 length into R1
 8000292:	4629      	mov	r1, r5

	// Compare lengths of strings
	CMP R1, R2				// Compare lengths
 8000294:	4291      	cmp	r1, r2
	ITT GT					// If R1 > R2
 8000296:	bfc4      	itt	gt
		MOVGT R0, #1		// Load 1 into the return register, aka not equal
 8000298:	2001      	movgt	r0, #1
		BGT 1f			// Return
 800029a:	e008      	bgt.n	80002ae <ASCII_StringCompare+0x30>
	ITT LT					// If R1 < R2
 800029c:	bfbc      	itt	lt
		MOVLT R0, #1		// Load 1 into the return register, aka not equal
 800029e:	2001      	movlt	r0, #1
		BLT 1f			// Return
 80002a0:	e005      	blt.n	80002ae <ASCII_StringCompare+0x30>
	// Now the difficult part. At this point, the strings are the same
	// length, so we need to iterate through the string and compare each char.
	// This is also the final stage of the comparison, so make sure R0 is
	// ready to return.

	MOV R0, #0				// Clear return register
 80002a2:	f04f 0000 	mov.w	r0, #0
	MOV R3, #0				// Clear an iterator
 80002a6:	f04f 0300 	mov.w	r3, #0
	MOV R1, R6				// Restore first address
 80002aa:	4631      	mov	r1, r6
	MOV R2, R7				// Restore second address
 80002ac:	463a      	mov	r2, r7

	1:
	LDRB R6, [R1, R3]		// Load into a temp register the char at index R3
 80002ae:	5cce      	ldrb	r6, [r1, r3]
	LDRB R7, [R2, R3]		// Load into a temp register the char at index R3
 80002b0:	5cd7      	ldrb	r7, [r2, r3]
	CMP R6, R7				// Compare the two chars
 80002b2:	42be      	cmp	r6, r7
	ITT NE					// If the chars are not equal
 80002b4:	bf1c      	itt	ne
		MOVNE R0, #1		// Load 1 into the return register, aka not equal
 80002b6:	2001      	movne	r0, #1
		BNE 1f			// Return
 80002b8:	e004      	bne.n	80002c4 <ASCII_StringCompare+0x46>

	ADD R3, #1				// Increment iterator
 80002ba:	f103 0301 	add.w	r3, r3, #1
	CMP R3, R5				// Compare incremented iterator to string length
 80002be:	42ab      	cmp	r3, r5
	BGT 1f				// If the iterator is greater than the string length, return
 80002c0:	dc00      	bgt.n	80002c4 <ASCII_StringCompare+0x46>
							// That means all of the chars were equal.

	B 1b					// Otherwise keep looping
 80002c2:	e7f4      	b.n	80002ae <ASCII_StringCompare+0x30>

	1:
	POP {R1-R3, R5-R7, PC}
 80002c4:	bdee      	pop	{r1, r2, r3, r5, r6, r7, pc}

080002c6 <ASCII_StringLength>:
//	Returns:
//		R0	-	Length
//	Register Use:
//
ASCII_StringLength:
	PUSH {R1, R2, LR}
 80002c6:	b506      	push	{r1, r2, lr}

	MOV R0, #0			// Clear iterator
 80002c8:	f04f 0000 	mov.w	r0, #0

1:
	LDRB R2, [R1, R0]	// Load character at index R0
 80002cc:	5c0a      	ldrb	r2, [r1, r0]
	CMP R2, #0			// Determine if the char is null
 80002ce:	2a00      	cmp	r2, #0
	ITT NE
 80002d0:	bf1c      	itt	ne
		ADDNE R0, #1	// Increment iterator if not zero
 80002d2:	3001      	addne	r0, #1
		BNE 1b
 80002d4:	e7fa      	bne.n	80002cc <ASCII_StringLength+0x6>

	POP {R1, R2, PC}
 80002d6:	bd06      	pop	{r1, r2, pc}
	LDR R0, =ERR
 80002d8:	4572722e 	.word	0x4572722e

080002dc <PortSetup>:
//		R1	-	Addresses
//		R2	-	Scratch
//		R3	-	Masks
PortSetup:
	// Backup Registers
    PUSH {R1-R3, LR}
 80002dc:	b50e      	push	{r1, r2, r3, lr}

	// Enable GPIO Ports A & C
    LDR R1, =RCC_BASE			// Load RCC base address
 80002de:	4975      	ldr	r1, [pc, #468]	; (80004b4 <LCD_PrintChar+0x8>)
    LDR R2, [R1, #RCC_AHB1ENR]	// Read from the AHB1 Enable Register
 80002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    ORR R2, R2, #RCC_GPIOAEN	// Apply GPIOA Enable mask
 80002e2:	f042 0201 	orr.w	r2, r2, #1
    ORR R2, R2, #RCC_GPIOCEN	// Apply GPIOC Enable mask
 80002e6:	f042 0204 	orr.w	r2, r2, #4
    STR R2, [R1, #RCC_AHB1ENR]	// Write back to memory
 80002ea:	630a      	str	r2, [r1, #48]	; 0x30

    // Set GPIOA Pins as output (PA4-PA11)
    LDR R1, =GPIOA_BASE			// Load GPIOA base address
 80002ec:	4972      	ldr	r1, [pc, #456]	; (80004b8 <LCD_PrintChar+0xc>)
    LDR R3, =0x00555500			// Load mode mask
 80002ee:	4b73      	ldr	r3, [pc, #460]	; (80004bc <LCD_PrintChar+0x10>)
    LDR R2, [R1, #GPIO_MODER]	// Read
 80002f0:	680a      	ldr	r2, [r1, #0]
    ORR R2, R3					// Apply mode mask
 80002f2:	ea42 0203 	orr.w	r2, r2, r3
    STR R2, [R1, #GPIO_MODER]	// Write
 80002f6:	600a      	str	r2, [r1, #0]

    // Set GPIOC Pins as output (PC8-PC10)
    LDR R1, =GPIOC_BASE			// Load GPIOC base address
 80002f8:	4971      	ldr	r1, [pc, #452]	; (80004c0 <LCD_PrintChar+0x14>)
    LDR R3, =0x00550000			// Load mode mask
 80002fa:	f44f 03aa 	mov.w	r3, #5570560	; 0x550000
    LDR R2, [R1, #GPIO_MODER]	// Read
 80002fe:	680a      	ldr	r2, [r1, #0]
    ORR R2, R3					// Apply mode mask
 8000300:	ea42 0203 	orr.w	r2, r2, r3
    STR R2, [R1, #GPIO_MODER]	// Write
 8000304:	600a      	str	r2, [r1, #0]

	POP {R1-R3, LR}			// Restore
 8000306:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
    BX LR						// Return
 800030a:	4770      	bx	lr

0800030c <WriteInstruction>:
//		R2	-	Scratch
//		R3	-	GPIOC Address
//		R4	-	GPIOA Address
//		R7	-	Masks
WriteInstruction:
	PUSH {R1-R4, R7, LR}			// Backup registers
 800030c:	b59e      	push	{r1, r2, r3, r4, r7, lr}

	LDR R3, =GPIOC_BASE			// Load GPIO port C address
 800030e:	4b6c      	ldr	r3, [pc, #432]	; (80004c0 <LCD_PrintChar+0x14>)
	LDR R4, =GPIOA_BASE			// Load GPIO port A address
 8000310:	4c69      	ldr	r4, [pc, #420]	; (80004b8 <LCD_PrintChar+0xc>)

	// Clear RS, RW, E
	LDR R2, [R3, #GPIO_ODR]	// Read
 8000312:	695a      	ldr	r2, [r3, #20]
	BIC R2, #RS				// Apply RS set mask
 8000314:	f422 7280 	bic.w	r2, r2, #256	; 0x100
	BIC R2, #RW				// Apply RW set mask
 8000318:	f422 7200 	bic.w	r2, r2, #512	; 0x200
	BIC R2, #E				// Apply E clear mask
 800031c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
	STR R2, [R3, #GPIO_ODR]	// Write
 8000320:	615a      	str	r2, [r3, #20]

	// Set E, E => 1
	LDR R2, [R3, #GPIO_ODR]	// Read
 8000322:	695a      	ldr	r2, [r3, #20]
	ORR R2, #E				// Apply E set mask
 8000324:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	STR R2, [R3, #GPIO_ODR]	// Write
 8000328:	615a      	str	r2, [r3, #20]

	// Push the instruction onto the data bus
	LDR R2, [R3, #GPIO_ODR]	// Read
 800032a:	695a      	ldr	r2, [r3, #20]
	BFI R2, R1, #4, #8		// Insert instruction
 800032c:	f361 120b 	bfi	r2, r1, #4, #8
	STR R2, [R4, #GPIO_ODR]	// Write to BSRR
 8000330:	6162      	str	r2, [r4, #20]
	
	// Clear E, E => 0
	LDR R2, [R3, #GPIO_ODR]	// Read
 8000332:	695a      	ldr	r2, [r3, #20]
	BIC R2, #E				// Apply E clear mask
 8000334:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
	STR R2, [R3, #GPIO_ODR]	// Write
 8000338:	615a      	str	r2, [r3, #20]

	//	Wait for appropriate delay
	//	->	Listed delay for holding instructions on the bus after E falls
	//		is 10ns, when the next instruction takes more than 60ns

	POP {R1-R4, R7, PC}			// Restore & Return
 800033a:	bd9e      	pop	{r1, r2, r3, r4, r7, pc}

0800033c <WriteData>:
//		R3	-	GPIOC Address
//		R4	-	GPIOA Address
//		R7	-	Masks
// RS=0 RW=0  R1-Arg
WriteData:
	PUSH {R1-R4, R7, LR}	// Backup
 800033c:	b59e      	push	{r1, r2, r3, r4, r7, lr}
	LDR R3, =GPIOC_BASE	// Load GPIOC address
 800033e:	4b60      	ldr	r3, [pc, #384]	; (80004c0 <LCD_PrintChar+0x14>)
	LDR R4, =GPIOA_BASE	// Load GPIOA address
 8000340:	4c5d      	ldr	r4, [pc, #372]	; (80004b8 <LCD_PrintChar+0xc>)

	// Set RS=1,RW=0,E=0
	LDR R2, [R3, #GPIO_ODR]	// Read
 8000342:	695a      	ldr	r2, [r3, #20]
	BIC R2, #E				// Apply E clear mask
 8000344:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
	ORR R2, #RS				// Apply RS set mask
 8000348:	f442 7280 	orr.w	r2, r2, #256	; 0x100
	BIC R2, #RW				// Apply RW clear mask
 800034c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
	STR R2, [R3, #GPIO_ODR]	// Write
 8000350:	615a      	str	r2, [r3, #20]

	// Set E=1
	LDR R2, [R3, #GPIO_ODR]	// Read
 8000352:	695a      	ldr	r2, [r3, #20]
	ORR R2, #E				// Apply E set mask
 8000354:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
	STR R2, [R3, #GPIO_ODR]	// Write to BSRR
 8000358:	615a      	str	r2, [r3, #20]

	// Set R1 -> DataBus (PA4-PA11)
	LDR R2, [R4, #GPIO_ODR]	// Read
 800035a:	6962      	ldr	r2, [r4, #20]
	BFI R2, R1, #4, #8		// Insert data onto bus
 800035c:	f361 120b 	bfi	r2, r1, #4, #8
	STR R2, [R4, #GPIO_ODR]	// Write
 8000360:	6162      	str	r2, [r4, #20]

	// Set E=0
	LDR R2, [R3, #GPIO_ODR]	// Read
 8000362:	695a      	ldr	r2, [r3, #20]
	BIC R2, #E				// Apply E clear mask
 8000364:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
	STR R2, [R3, #GPIO_ODR]	// Write to BSRR
 8000368:	615a      	str	r2, [r3, #20]

	// >37us delay
	MOV R1, #40
 800036a:	f04f 0128 	mov.w	r1, #40	; 0x28
	BL delay_us
 800036e:	f000 fc51 	bl	8000c14 <delay_us>

	POP {R1-R4, R7, PC}
 8000372:	bd9e      	pop	{r1, r2, r3, r4, r7, pc}

08000374 <LCD_Init>:
//	Returns:
//		N/A
//	Register Use:
//		R1	-	Instructions/Commands
LCD_Init:
	PUSH {R1, LR}	// Backup registers
 8000374:	b502      	push	{r1, lr}

    BL PortSetup		// Configure GPIO ports
 8000376:	f7ff ffb1 	bl	80002dc <PortSetup>

    // Write Function Set (0x38)
    MOV R1, #0x38		// Load instruction
 800037a:	f04f 0138 	mov.w	r1, #56	; 0x38
    BL WriteInstruction	// Write instruction
 800037e:	f7ff ffc5 	bl	800030c <WriteInstruction>

    MOV R1, #40			// >37us delay after prev. command
 8000382:	f04f 0128 	mov.w	r1, #40	; 0x28
    BL delay_us			// Execute delay
 8000386:	f000 fc45 	bl	8000c14 <delay_us>

    // Write Function Set (0x38)
    MOV R1, #0x38		// Load instruction
 800038a:	f04f 0138 	mov.w	r1, #56	; 0x38
    BL WriteInstruction	// Write instruction
 800038e:	f7ff ffbd 	bl	800030c <WriteInstruction>

    MOV R1, #40			// >37us delay after prev. command
 8000392:	f04f 0128 	mov.w	r1, #40	; 0x28
    BL delay_us			// Execute delay
 8000396:	f000 fc3d 	bl	8000c14 <delay_us>

    // Write Display On/Off(0x0F)
    MOV R1, #0x0F		// Load instruction
 800039a:	f04f 010f 	mov.w	r1, #15
    BL WriteInstruction	// Write instruction
 800039e:	f7ff ffb5 	bl	800030c <WriteInstruction>

    MOV R1, #40			// >37us delay after prev. command
 80003a2:	f04f 0128 	mov.w	r1, #40	; 0x28
    BL delay_us			// Execute delay
 80003a6:	f000 fc35 	bl	8000c14 <delay_us>

    // Write Display Clear (0x01)
    MOV R1, 0x01		// Load instruction
 80003aa:	f04f 0101 	mov.w	r1, #1
    BL WriteInstruction	// Execute instruction
 80003ae:	f7ff ffad 	bl	800030c <WriteInstruction>

    MOV R1, #2			// >1.52ms delay after prev. command
 80003b2:	f04f 0102 	mov.w	r1, #2
    BL delay_ms			// Execute delay
 80003b6:	f000 fc1b 	bl	8000bf0 <delay_ms>

    #Write Entry Mode Set (0x06)
    MOV R1, #0x06		// Load instruction
 80003ba:	f04f 0106 	mov.w	r1, #6
    BL WriteInstruction	// Execute instruction
 80003be:	f7ff ffa5 	bl	800030c <WriteInstruction>

	MOV R1, #40			// >37us delay after prev. command
 80003c2:	f04f 0128 	mov.w	r1, #40	; 0x28
	BL delay_us			// Execute delay
 80003c6:	f000 fc25 	bl	8000c14 <delay_us>

	POP {R1, PC}
 80003ca:	bd02      	pop	{r1, pc}

080003cc <LCD_Clear>:
//	Returns:
//		N/A
//	Register Use:
//		R1	-	Instruction & Delay
LCD_Clear:
	PUSH {R1, LR}		// Backup registers
 80003cc:	b502      	push	{r1, lr}

	MOV R1, #0x01			// Load instruction
 80003ce:	f04f 0101 	mov.w	r1, #1
	BL WriteInstruction		// Execute instruction
 80003d2:	f7ff ff9b 	bl	800030c <WriteInstruction>

	MOV R1, #2				// Load delay
 80003d6:	f04f 0102 	mov.w	r1, #2
	BL delay_ms				// Execute delay
 80003da:	f000 fc09 	bl	8000bf0 <delay_ms>

	POP {R1, PC}		// Restore & return
 80003de:	bd02      	pop	{r1, pc}

080003e0 <LCD_Home>:
//	Returns:
//		N/A
//	Register Use:
//		R1	-	Instructions & Delay
LCD_Home:
	PUSH {R1, LR}		// Backup registers
 80003e0:	b502      	push	{r1, lr}

	MOV R1, #0x02			// Load instruction
 80003e2:	f04f 0102 	mov.w	r1, #2
	BL WriteInstruction		// Execute instruction
 80003e6:	f7ff ff91 	bl	800030c <WriteInstruction>

	MOV R1, #2				// Load delay
 80003ea:	f04f 0102 	mov.w	r1, #2
	BL delay_ms				// Execute delay
 80003ee:	f000 fbff 	bl	8000bf0 <delay_ms>

	POP {R1, PC}		// Restore & return
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <LCD_MoveCursor>:
//		R0	-	Argument
//		R1	-	Argument
//		R7	-	Scratch
//		R6	-	Command mask
LCD_MoveCursor:
	PUSH {R0-R1, R6-R7, LR}
 80003f4:	b5c3      	push	{r0, r1, r6, r7, lr}
	MOV R7, #0			// Clear scratch register
 80003f6:	f04f 0700 	mov.w	r7, #0
	MOV R6, #0			// Command register
 80003fa:	f04f 0600 	mov.w	r6, #0

	CMP R0, #0			// Determine if in top row
 80003fe:	2800      	cmp	r0, #0
	IT NE
 8000400:	bf18      	it	ne
		MOVNE R7, #0x40	// Load second row mask if in bottom row
 8000402:	2740      	movne	r7, #64	; 0x40

	ORR R7, R7, R1		// Apply mask
 8000404:	ea47 0701 	orr.w	r7, r7, r1
						// This gives us the desired address

	MOV R6, #0x80 		// Load command mask, 0b10000000
 8000408:	f04f 0680 	mov.w	r6, #128	; 0x80
	ORR R1, R6, R7		// Apply mask to desired address
 800040c:	ea46 0107 	orr.w	r1, r6, r7
	// This should make the command be 0b1aaaaaaa where
	// all of the a's represent the address of the desired
	// location. Result is stored in R1, so we just call
	// the method that pushes instructions

	BL WriteInstruction	// Push instruction to the LCD
 8000410:	f7ff ff7c 	bl	800030c <WriteInstruction>

	MOV R1, #40			// >37us delay for moving cursor
 8000414:	f04f 0128 	mov.w	r1, #40	; 0x28
	BL delay_us			// Execute delay
 8000418:	f000 fbfc 	bl	8000c14 <delay_us>

	POP {R0-R1, R6-R7, PC}
 800041c:	bdc3      	pop	{r0, r1, r6, r7, pc}

0800041e <LCD_PrintString>:
//		R1	-	Argument
//		R2	-	Current character
//		R3	-	Backup
//		R4	-	Backup
LCD_PrintString:
	PUSH {R1-R2, LR}	// We don't need to back up R0 because it is a return
 800041e:	b506      	push	{r1, r2, lr}
	MOV R0, #0			// Iterator value
 8000420:	f04f 0000 	mov.w	r0, #0

08000424 <loop>:

	// Determine the length of the string
loop:
	LDRB R2, [R1, R0]	// Load character from the string with offset R0
 8000424:	5c0a      	ldrb	r2, [r1, r0]
	CMP R2, #0			// Determine if the character is null
 8000426:	2a00      	cmp	r2, #0
	ITTTT NE			// If the character isn't null
 8000428:	bf1f      	itttt	ne
		ADDNE R0, #1	// Increment the iterator
 800042a:	3001      	addne	r0, #1
		PUSHNE {R1}		// Backup the address
 800042c:	b402      	pushne	{r1}
		MOVNE R1, R2	// Move the character into R1
 800042e:	4611      	movne	r1, r2
		BLNE WriteData	// Write the character
 8000430:	f7ff ff84 	blne	800033c <WriteData>

	// Newline Logic
	MOV R3, R0			// Backup iterator
 8000434:	4603      	mov	r3, r0
	MOV R4, R1			// Backup address
 8000436:	460c      	mov	r4, r1
	CMP R0, #16			// Length of one line
 8000438:	2810      	cmp	r0, #16
	ITTT EQ
 800043a:	bf02      	ittt	eq
		MOVEQ R0, #1
 800043c:	2001      	moveq	r0, #1
		MOVEQ R1, #0
 800043e:	2100      	moveq	r1, #0
		BLEQ LCD_MoveCursor
 8000440:	f7ff ffd8 	bleq	80003f4 <LCD_MoveCursor>
	MOV R0, R3			// Restore iterator
 8000444:	4618      	mov	r0, r3
	MOV R1, R4			// Restore address
 8000446:	4621      	mov	r1, r4

	// Because I built the delay for writing characters into WriteData,
	// the condition flags get updated making the next IT block inaccurate
	// so I need to redo the original comparisons to fix the PSR

	CMP R2, #0
 8000448:	2a00      	cmp	r2, #0
	ITT NE
 800044a:	bf1c      	itt	ne
		POPNE {R1}		// Restore address
 800044c:	bc02      	popne	{r1}
		BNE loop		// Loop until we hit a null char
 800044e:	e7e9      	bne.n	8000424 <loop>




	POP {R1-R2, PC}	// Restore & return
 8000450:	bd06      	pop	{r1, r2, pc}

08000452 <LCD_PrintNum>:
//	Register Use:
//		R0	-	ASCII String
//		R1	-	Argument
//		R2	-	Mask
LCD_PrintNum:
	PUSH {R0-R4, LR}
 8000452:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	BL num_to_ASCII 	// Stores ASCII representing chars in R0
 8000454:	f7ff fed6 	bl	8000204 <num_to_ASCII>
	MOV R4, R0			// Backup number
 8000458:	4604      	mov	r4, r0

	MOV R0, #0			// Prep an iterator
 800045a:	f04f 0000 	mov.w	r0, #0
	LDR R3, =0xFF000000	// Prep mask
 800045e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000

	// First pass
	AND R1, R4, R3		// Apply mask, store into R1
 8000462:	ea04 0103 	and.w	r1, r4, r3
	LSR R1, #(3*8)		// Shift char into lsb
 8000466:	ea4f 6111 	mov.w	r1, r1, lsr #24
	CMP R1, #0
 800046a:	2900      	cmp	r1, #0
	IT NE
 800046c:	bf18      	it	ne
		BLNE WriteData		// Write char
 800046e:	f7ff ff65 	blne	800033c <WriteData>
	LSR R3, R3, #8		// Shift mask to next char
 8000472:	ea4f 2313 	mov.w	r3, r3, lsr #8

	// Second pass
	AND R1, R4, R3		// Apply mask, store into R1
 8000476:	ea04 0103 	and.w	r1, r4, r3
	LSR R1, #(2*8)		// Shift char into lsb
 800047a:	ea4f 4111 	mov.w	r1, r1, lsr #16
	CMP R1, #0
 800047e:	2900      	cmp	r1, #0
	IT NE
 8000480:	bf18      	it	ne
		BLNE WriteData		// Write char
 8000482:	f7ff ff5b 	blne	800033c <WriteData>
	LSR R3, R3, #8		// Shift mask to next char
 8000486:	ea4f 2313 	mov.w	r3, r3, lsr #8

	// Third pass
	AND R1, R4, R3		// Apply mask, store into R1
 800048a:	ea04 0103 	and.w	r1, r4, r3
	LSR R1, #(1*8)		// Shift char into lsb
 800048e:	ea4f 2111 	mov.w	r1, r1, lsr #8
	CMP R1, #0
 8000492:	2900      	cmp	r1, #0
	IT NE
 8000494:	bf18      	it	ne
		BLNE WriteData		// Write char
 8000496:	f7ff ff51 	blne	800033c <WriteData>
	LSR R3, R3, #8		// Shift mask to next char
 800049a:	ea4f 2313 	mov.w	r3, r3, lsr #8

	// Fourth pass
	AND R1, R4, R3		// Apply mask, store into R1
 800049e:	ea04 0103 	and.w	r1, r4, r3
	CMP R1, #0
 80004a2:	2900      	cmp	r1, #0
	IT NE
 80004a4:	bf18      	it	ne
		BLNE WriteData		// Write char
 80004a6:	f7ff ff49 	blne	800033c <WriteData>

	POP {R0-R4, PC}
 80004aa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004ac <LCD_PrintChar>:
//	Returns:
//		N/A
//	Register Use:
//		R1	-	Argument
LCD_PrintChar:
	PUSH {LR}
 80004ac:	b500      	push	{lr}

	BL WriteData
 80004ae:	f7ff ff45 	bl	800033c <WriteData>

	POP {PC}
 80004b2:	bd00      	pop	{pc}
    LDR R1, =RCC_BASE			// Load RCC base address
 80004b4:	40023800 	.word	0x40023800
    LDR R1, =GPIOA_BASE			// Load GPIOA base address
 80004b8:	40020000 	.word	0x40020000
    LDR R3, =0x00555500			// Load mode mask
 80004bc:	00555500 	.word	0x00555500
    LDR R1, =GPIOC_BASE			// Load GPIOC base address
 80004c0:	40020800 	.word	0x40020800

080004c4 <LED_Init>:
//	Register Use:
//		R1	-	Current main address
//		R2	-	Working register where masks will be applied to
//		R3	-	Masks
LED_Init:
	PUSH {R0-R12, LR}			// Backup registers
 80004c4:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}

	// Enable RCC For GPIOB
	LDR R1, =RCC_BASE			// Load the RCC base address
 80004c8:	4912      	ldr	r1, [pc, #72]	; (8000514 <num_to_LED+0x2a>)
	LDR R2, [R1, #RCC_AHB1ENR]	// Load what is currently stored in the AHB1 Enabler
 80004ca:	6b0a      	ldr	r2, [r1, #48]	; 0x30
	ORR R2, R2, #GPIOBEN		// Apply the mask to enable GPIOB
 80004cc:	f042 0202 	orr.w	r2, r2, #2
	STR R2, [R1, #RCC_AHB1ENR]	// Write back the new AHB1 Enabler value
 80004d0:	630a      	str	r2, [r1, #48]	; 0x30

	// Set GPIOB Pins as Output
	LDR R1, =GPIOB_BASE 		// Load base address
 80004d2:	4911      	ldr	r1, [pc, #68]	; (8000518 <num_to_LED+0x2e>)
	LDR R2, [R1, #GPIOB_MODER]	// Load the GPIOB mode status
 80004d4:	680a      	ldr	r2, [r1, #0]
	LDR R3, =0xFF3FFC00			// Load the output clearing mask
 80004d6:	4b11      	ldr	r3, [pc, #68]	; (800051c <num_to_LED+0x32>)
	BIC R2, R2, R3				// Clear the modes
 80004d8:	ea22 0203 	bic.w	r2, r2, r3
	LDR R3, =0x55155400			// Load the output setting mask
 80004dc:	4b10      	ldr	r3, [pc, #64]	; (8000520 <num_to_LED+0x36>)
	ORR R2, R2, R3				// Overwrite with output set mask
 80004de:	ea42 0203 	orr.w	r2, r2, r3
	STR R2, [R1, #GPIOB_MODER]	// Write back to memory
 80004e2:	600a      	str	r2, [r1, #0]

	POP {R0-R12, LR}			// Restore registers
 80004e4:	e8bd 5fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	BX LR						// Return from subroutine
 80004e8:	4770      	bx	lr

080004ea <num_to_LED>:
//		R1 	- 	Argument
//		R2	-	Working register; will contain the desired contents of the ODR
//		R3	-	Scratch/Addresses
//		R4 	- 	Masks/Offsets
num_to_LED:
	PUSH {R0-R12, LR}	// Backup registers
 80004ea:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	MOV R2, #0			// Clear register 2 since it stores the modified value
 80004ee:	f04f 0200 	mov.w	r2, #0

	LDR R4, =0xFFFFFC00	// Mask to clear all but lower then bits
 80004f2:	4c0c      	ldr	r4, [pc, #48]	; (8000524 <num_to_LED+0x3a>)
	BIC R3, R1, R4		// Apply the mask to Register 1 and store the result in a scratch register
 80004f4:	ea21 0304 	bic.w	r3, r1, r4

	BFI R2, R3, #5, #6	// Insert the lower portion of the pattern from R3 into R2
 80004f8:	f363 124a 	bfi	r2, r3, #5, #6
	LSR R3, R3, #6		// Shift the number left 6 times, giving us the last 4 bits in R3[0..3]
 80004fc:	ea4f 1393 	mov.w	r3, r3, lsr #6
	BFI R2, R3, #12, #4	// Insert the upper portion
 8000500:	f363 320f 	bfi	r2, r3, #12, #4

	LDR R3, =GPIOB_BASE	// Set the address for GPIOB
 8000504:	4b04      	ldr	r3, [pc, #16]	; (8000518 <num_to_LED+0x2e>)
	MOV R4, #GPIOB_ODR	// Set the offset for the ODR
 8000506:	f04f 0414 	mov.w	r4, #20
	STR R2, [R3, R4]	// Write the value
 800050a:	511a      	str	r2, [r3, r4]

	POP {R0-R12, LR}	// Restore registers
 800050c:	e8bd 5fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
	BX LR				// Return from subroutine
 8000510:	4770      	bx	lr
 8000512:	0000      	.short	0x0000
	LDR R1, =RCC_BASE			// Load the RCC base address
 8000514:	40023800 	.word	0x40023800
	LDR R1, =GPIOB_BASE 		// Load base address
 8000518:	40020400 	.word	0x40020400
	LDR R3, =0xFF3FFC00			// Load the output clearing mask
 800051c:	ff3ffc00 	.word	0xff3ffc00
	LDR R3, =0x55155400			// Load the output setting mask
 8000520:	55155400 	.word	0x55155400
	LDR R4, =0xFFFFFC00	// Mask to clear all but lower then bits
 8000524:	fffffc00 	.word	0xfffffc00

08000528 <key_Init>:
//		R3	-	Masks
// Keypad lives on PC0-PC7
// Row[0] = PC4; Row[3] = PC7
// Col[0] = PC0; Col[3] = PC3
key_Init:
	PUSH {R1-R3, LR}			// Backup
 8000528:	b50e      	push	{r1, r2, r3, lr}

	// Enable GPIOC
	LDR R1, =RCC_BASE			// Load RCC base address
 800052a:	49df      	ldr	r1, [pc, #892]	; (80008a8 <EXTI9_5_IRQHandler+0x80>)
	LDR R2, [R1, #RCC_AHB1ENR]	// Read from the RCC AHB1 enable register
 800052c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
	ORR R2, #RCC_GPIOCEN		// Apply mask to enable GPIOC
 800052e:	f042 0204 	orr.w	r2, r2, #4
	STR R2, [R1, #RCC_AHB1ENR]	// Write back to the RCC
 8000532:	630a      	str	r2, [r1, #48]	; 0x30

	// Enable SYSCFG
	LDR R2, [R1, #RCC_APB2ENR]
 8000534:	6c4a      	ldr	r2, [r1, #68]	; 0x44
	ORR R2, #RCC_SYSCFGEN
 8000536:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
	STR R2, [R1, #RCC_APB2ENR]
 800053a:	644a      	str	r2, [r1, #68]	; 0x44

	// Configure rows as input, columns as outputs
	LDR R1, =GPIOC_BASE			// Load GPIOC base address
 800053c:	49db      	ldr	r1, [pc, #876]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	LDR R2, [R1, #GPIO_MODER]	// Read from the current mode register
 800053e:	680a      	ldr	r2, [r1, #0]
	MOV R3, #ROW_INPUT			// Load mask to set rows as input
 8000540:	f04f 0355 	mov.w	r3, #85	; 0x55
	BFI R2, R3, #0, #16			// Insert mask where PC0-PC7 live
 8000544:	f363 020f 	bfi	r2, r3, #0, #16
	STR R2, [R1, #GPIO_MODER]	// Write back to the mode register
 8000548:	600a      	str	r2, [r1, #0]

	// Configure Pull-down
	LDR R2, [R1, #GPIO_PUPDR]	// Read the current pull-up/down register
 800054a:	68ca      	ldr	r2, [r1, #12]
	LDR R3, =0xAAAA				// Load the mask to set our pins to pull-down
 800054c:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
	ORR R2, R3					// Apply mask
 8000550:	ea42 0203 	orr.w	r2, r2, r3
	STR R2, [R1, #GPIO_PUPDR]	// Write back to pull-up/down register
 8000554:	60ca      	str	r2, [r1, #12]

	// Configure all EXTI's to use Port C
	LDR R1, =SYSCFG_BASE		// Load system config base addr
 8000556:	49d6      	ldr	r1, [pc, #856]	; (80008b0 <EXTI9_5_IRQHandler+0x88>)
	MOV R3, #EXTI_PC			// Load mask to configure EXTI's as Port C
 8000558:	f04f 0302 	mov.w	r3, #2
	LDR R2, [R1, #EXTI_CR2]		// Read from external interrupt CR2
 800055c:	68ca      	ldr	r2, [r1, #12]
	BFI R2, R3, #0, #4			// Insert Port C mask into EXTI4
 800055e:	f363 0203 	bfi	r2, r3, #0, #4
	BFI R2, R3, #4, #4			// "                     " EXTI5
 8000562:	f363 1207 	bfi	r2, r3, #4, #4
	BFI R2, R3, #8, #4			// "                     " EXTI6
 8000566:	f363 220b 	bfi	r2, r3, #8, #4
	BFI R2, R3, #12, #4			// "                     " EXTI7
 800056a:	f363 320f 	bfi	r2, r3, #12, #4
	STR R2, [R1, #EXTI_CR2]		// Write
 800056e:	60ca      	str	r2, [r1, #12]

	// Configure rising edge trigger
	LDR R1, =EXTI_BASE			// Load EXTI base addr
 8000570:	49d0      	ldr	r1, [pc, #832]	; (80008b4 <EXTI9_5_IRQHandler+0x8c>)
	MOV R3, #RISING_MASK		// Load mask for our pins
 8000572:	f04f 030f 	mov.w	r3, #15
	LDR R2, [R1, #EXTI_RTSR]	// Read
 8000576:	688a      	ldr	r2, [r1, #8]
	BFI R2, R3, #4, #4			// Insert rising edge mask
 8000578:	f363 1207 	bfi	r2, r3, #4, #4
	STR R2, [R1, #EXTI_RTSR]	// Write
 800057c:	608a      	str	r2, [r1, #8]

	// Configure interrupt mask
	// EXTI base addr still in R1
	MOV R3, #EXTI_UNMASK		// Load EXTI enable mask
 800057e:	f04f 030f 	mov.w	r3, #15
	LDR R2, [R1, #EXTI_IMR]		// Read
 8000582:	680a      	ldr	r2, [r1, #0]
	BFI R2, R3, #4, #4			// Insert mask
 8000584:	f363 1207 	bfi	r2, r3, #4, #4
	STR R2, [R1, #EXTI_IMR]		// Write
 8000588:	600a      	str	r2, [r1, #0]

	// At this point, the interrupt is configured all the way through
	// the EXTI controls, we just need to enable it in the NVIC

	// Enable interrupts in the NVIC
	LDR R1, =NVIC_BASE			// Load NVIC base addr
 800058a:	49cb      	ldr	r1, [pc, #812]	; (80008b8 <EXTI9_5_IRQHandler+0x90>)
	LDR R3, =NVIC_ENABLE		// Load mask to enable interrupts
 800058c:	4bcb      	ldr	r3, [pc, #812]	; (80008bc <EXTI9_5_IRQHandler+0x94>)
	LDR R2, [R1, #NVIC_ISER]	// Read
 800058e:	680a      	ldr	r2, [r1, #0]
	ORR R2, R3
 8000590:	ea42 0203 	orr.w	r2, r2, r3
	STR R2, [R1, #NVIC_ISER]	// Write
 8000594:	600a      	str	r2, [r1, #0]

	// At this point, the interrupts should be enabled

	// Broadcast onto keypad to "arm" interrupts
	// Otherwise a keypress connects ground to ground
	LDR R1, =GPIOC_BASE
 8000596:	49c5      	ldr	r1, [pc, #788]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	MOV R2, #0xF
 8000598:	f04f 020f 	mov.w	r2, #15
	STR R2, [R1, #GPIO_ODR]
 800059c:	614a      	str	r2, [r1, #20]

	POP {R1-R3, PC}				// Restore & Return
 800059e:	bd0e      	pop	{r1, r2, r3, pc}

080005a0 <key_ToChar>:
//		R1	-	Argument
//		R2	-	Row index
//		R3	-	Column index
//		R4	-	Masks
key_ToChar:
	PUSH {R1-R4, LR}
 80005a0:	b51e      	push	{r1, r2, r3, r4, lr}

	// Extract row index
	MOV R4, #COL_MASK	// Load mask to extract rows
 80005a2:	f04f 04f0 	mov.w	r4, #240	; 0xf0
	AND R2, R1, R4		// Extract rows
 80005a6:	ea01 0204 	and.w	r2, r1, r4
	LSR R2, R2, #4		// Shift
 80005aa:	ea4f 1212 	mov.w	r2, r2, lsr #4

	// Extract column index
	MOV R4, #ROW_MASK	// Load mask to extract columns
 80005ae:	f04f 040f 	mov.w	r4, #15
	AND R3, R1, R4		// Extract columns
 80005b2:	ea01 0304 	and.w	r3, r1, r4


	CMP R2, #0b0001		// Compare to row 1 case
 80005b6:	2a01      	cmp	r2, #1
	BEQ firstRow
 80005b8:	d006      	beq.n	80005c8 <firstRow>

	CMP R2, #0b0010		// Compare to row 2 case
 80005ba:	2a02      	cmp	r2, #2
	BEQ secondRow
 80005bc:	d015      	beq.n	80005ea <secondRow>

	CMP R2, #0b0100		// Compare to row 3 case
 80005be:	2a04      	cmp	r2, #4
	BEQ thirdRow
 80005c0:	d024      	beq.n	800060c <thirdRow>

	CMP R2, #0b1000		// Compare to row 4 case
 80005c2:	2a08      	cmp	r2, #8
	BEQ fourthRow
 80005c4:	d033      	beq.n	800062e <fourthRow>

	// Default case, return a null char
	B 2f
 80005c6:	e042      	b.n	800064e <fourthRow+0x20>

080005c8 <firstRow>:

	firstRow:
		// Row 1, Col 1
		// AKA "1"
		CMP R3, #0b0001
 80005c8:	2b01      	cmp	r3, #1
		ITT EQ
 80005ca:	bf04      	itt	eq
			MOVEQ R0, #'1'
 80005cc:	2031      	moveq	r0, #49	; 0x31
			BEQ 1f
 80005ce:	e040      	beq.n	8000652 <fourthRow+0x24>

		// Row 1, Col 2
		// AKA "2"
		CMP R3, #0b0010
 80005d0:	2b02      	cmp	r3, #2
		ITT EQ
 80005d2:	bf04      	itt	eq
			MOVEQ R0, #'2'
 80005d4:	2032      	moveq	r0, #50	; 0x32
			BEQ 1f
 80005d6:	e03c      	beq.n	8000652 <fourthRow+0x24>

		// Row 1, Col 3
		// AKA "3"
		CMP R3, #0b0100
 80005d8:	2b04      	cmp	r3, #4
		ITT EQ
 80005da:	bf04      	itt	eq
			MOVEQ R0, #'3'
 80005dc:	2033      	moveq	r0, #51	; 0x33
			BEQ 1f
 80005de:	e038      	beq.n	8000652 <fourthRow+0x24>

		// Row 1, Col 4
		// AKA "A"
		CMP R3, #0b1000
 80005e0:	2b08      	cmp	r3, #8
		ITT EQ
 80005e2:	bf04      	itt	eq
			MOVEQ R0, #'A'
 80005e4:	2041      	moveq	r0, #65	; 0x41
			BEQ 1f
 80005e6:	e034      	beq.n	8000652 <fourthRow+0x24>

		B 2f
 80005e8:	e031      	b.n	800064e <fourthRow+0x20>

080005ea <secondRow>:

	secondRow:
		// Row 2, Col 1
		// AKA "4"
		CMP R3, #0b0001
 80005ea:	2b01      	cmp	r3, #1
		ITT EQ
 80005ec:	bf04      	itt	eq
			MOVEQ R0, #'4'
 80005ee:	2034      	moveq	r0, #52	; 0x34
			BEQ 1f
 80005f0:	e02f      	beq.n	8000652 <fourthRow+0x24>

		// Row 2, Col 2
		// AKA "5"
		CMP R3, #0b0010
 80005f2:	2b02      	cmp	r3, #2
		ITT EQ
 80005f4:	bf04      	itt	eq
			MOVEQ R0, #'5'
 80005f6:	2035      	moveq	r0, #53	; 0x35
			BEQ 1f
 80005f8:	e02b      	beq.n	8000652 <fourthRow+0x24>

		// Row 2, Col 3
		// AKA "6"
		CMP R3, #0b0100
 80005fa:	2b04      	cmp	r3, #4
		ITT EQ
 80005fc:	bf04      	itt	eq
			MOVEQ R0, #'6'
 80005fe:	2036      	moveq	r0, #54	; 0x36
			BEQ 1f
 8000600:	e027      	beq.n	8000652 <fourthRow+0x24>

		// Row 2, Col 4
		// AKA "B"
		CMP R3, #0b1000
 8000602:	2b08      	cmp	r3, #8
		ITT EQ
 8000604:	bf04      	itt	eq
			MOVEQ R0, #'B'
 8000606:	2042      	moveq	r0, #66	; 0x42
			BEQ 1f
 8000608:	e023      	beq.n	8000652 <fourthRow+0x24>

		B 2f
 800060a:	e020      	b.n	800064e <fourthRow+0x20>

0800060c <thirdRow>:

	thirdRow:
		// Row 3, Col 1
		// AKA "7"
		CMP R3, #0b0001
 800060c:	2b01      	cmp	r3, #1
		ITT EQ
 800060e:	bf04      	itt	eq
			MOVEQ R0, #'7'
 8000610:	2037      	moveq	r0, #55	; 0x37
			BEQ 1f
 8000612:	e01e      	beq.n	8000652 <fourthRow+0x24>

		// Row 3, Col 2
		// AKA "8"
		CMP R3, #0b0010
 8000614:	2b02      	cmp	r3, #2
		ITT EQ
 8000616:	bf04      	itt	eq
			MOVEQ R0, #'8'
 8000618:	2038      	moveq	r0, #56	; 0x38
			BEQ 1f
 800061a:	e01a      	beq.n	8000652 <fourthRow+0x24>

		// Row 3, Col 3
		// AKA "9"
		CMP R3, #0b0100
 800061c:	2b04      	cmp	r3, #4
		ITT EQ
 800061e:	bf04      	itt	eq
			MOVEQ R0, #'9'
 8000620:	2039      	moveq	r0, #57	; 0x39
			BEQ 1f
 8000622:	e016      	beq.n	8000652 <fourthRow+0x24>

		// Row 3, Col 4
		// AKA "C"
		CMP R3, #0b1000
 8000624:	2b08      	cmp	r3, #8
		ITT EQ
 8000626:	bf04      	itt	eq
			MOVEQ R0, #'C'
 8000628:	2043      	moveq	r0, #67	; 0x43
			BEQ 1f
 800062a:	e012      	beq.n	8000652 <fourthRow+0x24>

		B 2f
 800062c:	e00f      	b.n	800064e <fourthRow+0x20>

0800062e <fourthRow>:

	fourthRow:
		// Row 4, Col 1
		// AKA "*"
		CMP R3, #0b0001
 800062e:	2b01      	cmp	r3, #1
		ITT EQ
 8000630:	bf04      	itt	eq
			MOVEQ R0, #'*'
 8000632:	202a      	moveq	r0, #42	; 0x2a
			BEQ 1f
 8000634:	e00d      	beq.n	8000652 <fourthRow+0x24>

		// Row 4, Col 2
		// AKA "0"
		CMP R3, #0b0010
 8000636:	2b02      	cmp	r3, #2
		ITT EQ
 8000638:	bf04      	itt	eq
			MOVEQ R0, #'0'
 800063a:	2030      	moveq	r0, #48	; 0x30
			BEQ 1f
 800063c:	e009      	beq.n	8000652 <fourthRow+0x24>

		// Row 4, Col 3
		// AKA "#"
		CMP R3, #0b0100
 800063e:	2b04      	cmp	r3, #4
		ITT EQ
 8000640:	bf04      	itt	eq
			MOVEQ R0, #'#'
 8000642:	2023      	moveq	r0, #35	; 0x23
			BEQ 1f
 8000644:	e005      	beq.n	8000652 <fourthRow+0x24>

		// Row 4, Col 4
		// AKA "D"
		CMP R3, #0b1000
 8000646:	2b08      	cmp	r3, #8
		ITT EQ
 8000648:	bf04      	itt	eq
			MOVEQ R0, #'D'
 800064a:	2044      	moveq	r0, #68	; 0x44
			BEQ 1f
 800064c:	e001      	beq.n	8000652 <fourthRow+0x24>

	2:
	MOV R0, #0
 800064e:	f04f 0000 	mov.w	r0, #0

	1:
	POP {R1-R4, PC}
 8000652:	bd1e      	pop	{r1, r2, r3, r4, pc}

08000654 <key_ToHexChar>:
//		R1	-	Argument
//		R2	-	Row index
//		R3	-	Column index
//		R4	-	Masks
key_ToHexChar:
	PUSH {R1-R4, LR}
 8000654:	b51e      	push	{r1, r2, r3, r4, lr}

	// Extract row index
	MOV R4, #COL_MASK	// Load mask to extract rows
 8000656:	f04f 04f0 	mov.w	r4, #240	; 0xf0
	AND R2, R1, R4		// Extract rows
 800065a:	ea01 0204 	and.w	r2, r1, r4
	LSR R2, R2, #4		// Shift
 800065e:	ea4f 1212 	mov.w	r2, r2, lsr #4

	// Extract column index
	MOV R4, #ROW_MASK	// Load mask to extract columns
 8000662:	f04f 040f 	mov.w	r4, #15
	AND R3, R1, R4		// Extract columns
 8000666:	ea01 0304 	and.w	r3, r1, r4


	CMP R2, #0b0001		// Compare to row 1 case
 800066a:	2a01      	cmp	r2, #1
	BEQ firstRowHex
 800066c:	d006      	beq.n	800067c <firstRowHex>

	CMP R2, #0b0010		// Compare to row 2 case
 800066e:	2a02      	cmp	r2, #2
	BEQ secondRowHex
 8000670:	d015      	beq.n	800069e <secondRowHex>

	CMP R2, #0b0100		// Compare to row 3 case
 8000672:	2a04      	cmp	r2, #4
	BEQ thirdRowHex
 8000674:	d024      	beq.n	80006c0 <thirdRowHex>

	CMP R2, #0b1000		// Compare to row 4 case
 8000676:	2a08      	cmp	r2, #8
	BEQ fourthRowHex
 8000678:	d033      	beq.n	80006e2 <fourthRowHex>

	// Default case, return a null char
	B 2f
 800067a:	e042      	b.n	8000702 <fourthRowHex+0x20>

0800067c <firstRowHex>:

	firstRowHex:
		// Row 1, Col 1
		// AKA "1"
		CMP R3, #0b0001
 800067c:	2b01      	cmp	r3, #1
		ITT EQ
 800067e:	bf04      	itt	eq
			MOVEQ R0, #'1'
 8000680:	2031      	moveq	r0, #49	; 0x31
			BEQ 1f
 8000682:	e040      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 1, Col 2
		// AKA "2"
		CMP R3, #0b0010
 8000684:	2b02      	cmp	r3, #2
		ITT EQ
 8000686:	bf04      	itt	eq
			MOVEQ R0, #'2'
 8000688:	2032      	moveq	r0, #50	; 0x32
			BEQ 1f
 800068a:	e03c      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 1, Col 3
		// AKA "3"
		CMP R3, #0b0100
 800068c:	2b04      	cmp	r3, #4
		ITT EQ
 800068e:	bf04      	itt	eq
			MOVEQ R0, #'3'
 8000690:	2033      	moveq	r0, #51	; 0x33
			BEQ 1f
 8000692:	e038      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 1, Col 4
		// AKA "A"
		CMP R3, #0b1000
 8000694:	2b08      	cmp	r3, #8
		ITT EQ
 8000696:	bf04      	itt	eq
			MOVEQ R0, #'A'
 8000698:	2041      	moveq	r0, #65	; 0x41
			BEQ 1f
 800069a:	e034      	beq.n	8000706 <fourthRowHex+0x24>

		B 2f
 800069c:	e031      	b.n	8000702 <fourthRowHex+0x20>

0800069e <secondRowHex>:

	secondRowHex:
		// Row 2, Col 1
		// AKA "4"
		CMP R3, #0b0001
 800069e:	2b01      	cmp	r3, #1
		ITT EQ
 80006a0:	bf04      	itt	eq
			MOVEQ R0, #'4'
 80006a2:	2034      	moveq	r0, #52	; 0x34
			BEQ 1f
 80006a4:	e02f      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 2, Col 2
		// AKA "5"
		CMP R3, #0b0010
 80006a6:	2b02      	cmp	r3, #2
		ITT EQ
 80006a8:	bf04      	itt	eq
			MOVEQ R0, #'5'
 80006aa:	2035      	moveq	r0, #53	; 0x35
			BEQ 1f
 80006ac:	e02b      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 2, Col 3
		// AKA "6"
		CMP R3, #0b0100
 80006ae:	2b04      	cmp	r3, #4
		ITT EQ
 80006b0:	bf04      	itt	eq
			MOVEQ R0, #'6'
 80006b2:	2036      	moveq	r0, #54	; 0x36
			BEQ 1f
 80006b4:	e027      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 2, Col 4
		// AKA "B"
		CMP R3, #0b1000
 80006b6:	2b08      	cmp	r3, #8
		ITT EQ
 80006b8:	bf04      	itt	eq
			MOVEQ R0, #'B'
 80006ba:	2042      	moveq	r0, #66	; 0x42
			BEQ 1f
 80006bc:	e023      	beq.n	8000706 <fourthRowHex+0x24>

		B 2f
 80006be:	e020      	b.n	8000702 <fourthRowHex+0x20>

080006c0 <thirdRowHex>:

	thirdRowHex:
		// Row 3, Col 1
		// AKA "7"
		CMP R3, #0b0001
 80006c0:	2b01      	cmp	r3, #1
		ITT EQ
 80006c2:	bf04      	itt	eq
			MOVEQ R0, #'7'
 80006c4:	2037      	moveq	r0, #55	; 0x37
			BEQ 1f
 80006c6:	e01e      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 3, Col 2
		// AKA "8"
		CMP R3, #0b0010
 80006c8:	2b02      	cmp	r3, #2
		ITT EQ
 80006ca:	bf04      	itt	eq
			MOVEQ R0, #'8'
 80006cc:	2038      	moveq	r0, #56	; 0x38
			BEQ 1f
 80006ce:	e01a      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 3, Col 3
		// AKA "9"
		CMP R3, #0b0100
 80006d0:	2b04      	cmp	r3, #4
		ITT EQ
 80006d2:	bf04      	itt	eq
			MOVEQ R0, #'9'
 80006d4:	2039      	moveq	r0, #57	; 0x39
			BEQ 1f
 80006d6:	e016      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 3, Col 4
		// AKA "C"
		CMP R3, #0b1000
 80006d8:	2b08      	cmp	r3, #8
		ITT EQ
 80006da:	bf04      	itt	eq
			MOVEQ R0, #'C'
 80006dc:	2043      	moveq	r0, #67	; 0x43
			BEQ 1f
 80006de:	e012      	beq.n	8000706 <fourthRowHex+0x24>

		B 2f
 80006e0:	e00f      	b.n	8000702 <fourthRowHex+0x20>

080006e2 <fourthRowHex>:

	fourthRowHex:
		// Row 4, Col 1
		// AKA "*"
		CMP R3, #0b0001
 80006e2:	2b01      	cmp	r3, #1
		ITT EQ
 80006e4:	bf04      	itt	eq
			MOVEQ R0, #'F'
 80006e6:	2046      	moveq	r0, #70	; 0x46
			BEQ 1f
 80006e8:	e00d      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 4, Col 2
		// AKA "0"
		CMP R3, #0b0010
 80006ea:	2b02      	cmp	r3, #2
		ITT EQ
 80006ec:	bf04      	itt	eq
			MOVEQ R0, #'0'
 80006ee:	2030      	moveq	r0, #48	; 0x30
			BEQ 1f
 80006f0:	e009      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 4, Col 3
		// AKA "#"
		CMP R3, #0b0100
 80006f2:	2b04      	cmp	r3, #4
		ITT EQ
 80006f4:	bf04      	itt	eq
			MOVEQ R0, #'E'
 80006f6:	2045      	moveq	r0, #69	; 0x45
			BEQ 1f
 80006f8:	e005      	beq.n	8000706 <fourthRowHex+0x24>

		// Row 4, Col 4
		// AKA "D"
		CMP R3, #0b1000
 80006fa:	2b08      	cmp	r3, #8
		ITT EQ
 80006fc:	bf04      	itt	eq
			MOVEQ R0, #'D'
 80006fe:	2044      	moveq	r0, #68	; 0x44
			BEQ 1f
 8000700:	e001      	beq.n	8000706 <fourthRowHex+0x24>

	2:
	MOV R0, #0
 8000702:	f04f 0000 	mov.w	r0, #0

	1:
	POP {R1-R4, PC}
 8000706:	bd1e      	pop	{r1, r2, r3, r4, pc}

08000708 <key_ToNum>:


key_ToNum:
	PUSH {LR}
 8000708:	b500      	push	{lr}

	CMP R1, #'0'
 800070a:	2930      	cmp	r1, #48	; 0x30
	ITT EQ
 800070c:	bf04      	itt	eq
		MOVEQ R0, #0
 800070e:	2000      	moveq	r0, #0
		BEQ 1f
 8000710:	e03d      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'1'
 8000712:	2931      	cmp	r1, #49	; 0x31
	ITT EQ
 8000714:	bf04      	itt	eq
		MOVEQ R0, #1
 8000716:	2001      	moveq	r0, #1
		BEQ 1f
 8000718:	e039      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'2'
 800071a:	2932      	cmp	r1, #50	; 0x32
	ITT EQ
 800071c:	bf04      	itt	eq
		MOVEQ R0, #2
 800071e:	2002      	moveq	r0, #2
		BEQ 1f
 8000720:	e035      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'3'
 8000722:	2933      	cmp	r1, #51	; 0x33
	ITT EQ
 8000724:	bf04      	itt	eq
		MOVEQ R0, #3
 8000726:	2003      	moveq	r0, #3
		BEQ 1f
 8000728:	e031      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'4'
 800072a:	2934      	cmp	r1, #52	; 0x34
	ITT EQ
 800072c:	bf04      	itt	eq
		MOVEQ R0, #4
 800072e:	2004      	moveq	r0, #4
		BEQ 1f
 8000730:	e02d      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'5'
 8000732:	2935      	cmp	r1, #53	; 0x35
	ITT EQ
 8000734:	bf04      	itt	eq
		MOVEQ R0, #5
 8000736:	2005      	moveq	r0, #5
		BEQ 1f
 8000738:	e029      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'6'
 800073a:	2936      	cmp	r1, #54	; 0x36
	ITT EQ
 800073c:	bf04      	itt	eq
		MOVEQ R0, #6
 800073e:	2006      	moveq	r0, #6
		BEQ 1f
 8000740:	e025      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'7'
 8000742:	2937      	cmp	r1, #55	; 0x37
	ITT EQ
 8000744:	bf04      	itt	eq
		MOVEQ R0, #7
 8000746:	2007      	moveq	r0, #7
		BEQ 1f
 8000748:	e021      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'8'
 800074a:	2938      	cmp	r1, #56	; 0x38
	ITT EQ
 800074c:	bf04      	itt	eq
		MOVEQ R0, #8
 800074e:	2008      	moveq	r0, #8
		BEQ 1f
 8000750:	e01d      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'9'
 8000752:	2939      	cmp	r1, #57	; 0x39
	ITT EQ
 8000754:	bf04      	itt	eq
		MOVEQ R0, #9
 8000756:	2009      	moveq	r0, #9
		BEQ 1f
 8000758:	e019      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'A'
 800075a:	2941      	cmp	r1, #65	; 0x41
	ITT EQ
 800075c:	bf04      	itt	eq
		MOVEQ R0, #10
 800075e:	200a      	moveq	r0, #10
		BEQ 1f
 8000760:	e015      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'B'
 8000762:	2942      	cmp	r1, #66	; 0x42
	ITT EQ
 8000764:	bf04      	itt	eq
		MOVEQ R0, #11
 8000766:	200b      	moveq	r0, #11
		BEQ 1f
 8000768:	e011      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'C'
 800076a:	2943      	cmp	r1, #67	; 0x43
	ITT EQ
 800076c:	bf04      	itt	eq
		MOVEQ R0, #12
 800076e:	200c      	moveq	r0, #12
		BEQ 1f
 8000770:	e00d      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'D'
 8000772:	2944      	cmp	r1, #68	; 0x44
	ITT EQ
 8000774:	bf04      	itt	eq
		MOVEQ R0, #13
 8000776:	200d      	moveq	r0, #13
		BEQ 1f
 8000778:	e009      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'E'
 800077a:	2945      	cmp	r1, #69	; 0x45
	ITT EQ
 800077c:	bf04      	itt	eq
		MOVEQ R0, #14
 800077e:	200e      	moveq	r0, #14
		BEQ 1f
 8000780:	e005      	beq.n	800078e <key_ToNum+0x86>

	CMP R1, #'F'
 8000782:	2946      	cmp	r1, #70	; 0x46
	ITT EQ
 8000784:	bf04      	itt	eq
		MOVEQ R0, #15
 8000786:	200f      	moveq	r0, #15
		BEQ 1f
 8000788:	e001      	beq.n	800078e <key_ToNum+0x86>

	// Default case
	MOV R0, #16
 800078a:	f04f 0010 	mov.w	r0, #16

	1:
	POP {PC}
 800078e:	bd00      	pop	{pc}

08000790 <EXTI4_IRQHandler>:

.global EXTI4_IRQHandler
.thumb_func
EXTI4_IRQHandler:
	// Disable external interrupts
	LDR R1, =EXTI_BASE
 8000790:	4948      	ldr	r1, [pc, #288]	; (80008b4 <EXTI9_5_IRQHandler+0x8c>)
	MOV R3, #0
 8000792:	f04f 0300 	mov.w	r3, #0
	LDR R2, [R1, #EXTI_IMR]
 8000796:	680a      	ldr	r2, [r1, #0]
	BFI R2, R3, #4, #4
 8000798:	f363 1207 	bfi	r2, r3, #4, #4
	STR R2, [R1, #EXTI_IMR]
 800079c:	600a      	str	r2, [r1, #0]

	// Clear pending
	LDR R1, =EXTI_BASE
 800079e:	4945      	ldr	r1, [pc, #276]	; (80008b4 <EXTI9_5_IRQHandler+0x8c>)
	MOV R2, #1<<4
 80007a0:	f04f 0210 	mov.w	r2, #16
	STR R2, [R1, #EXTI_PR]
 80007a4:	614a      	str	r2, [r1, #20]

	PUSH {LR}
 80007a6:	b500      	push	{lr}

	MOV R1, #DEBOUNCE
 80007a8:	f04f 011e 	mov.w	r1, #30
	BL delay_ms
 80007ac:	f000 fa20 	bl	8000bf0 <delay_ms>
	// At this point, we know this is in row 0
	// so we can just scan row 0 to see which column
	// is active

	// Switch PC4 from input to output
	LDR R1, =GPIOC_BASE			// GPIO base addr
 80007b0:	493e      	ldr	r1, [pc, #248]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	MOV R3, #PIN_OUTPUT			// Output mask
 80007b2:	f04f 0301 	mov.w	r3, #1
	LDR R2, [R1, #GPIO_MODER]	// Read
 80007b6:	680a      	ldr	r2, [r1, #0]
	BFI R2, R3, #(4*2), #2		// Set PC4 as output
 80007b8:	f363 2209 	bfi	r2, r3, #8, #2
	STR R2, [R1, #GPIO_MODER]	// Write
 80007bc:	600a      	str	r2, [r1, #0]

	// Switch PC0-PC3 (columns) to inputs
	MOV R3, #PIN_INPUT
 80007be:	f04f 0300 	mov.w	r3, #0
	LDR R2, [R1, #GPIO_MODER]	// Read
 80007c2:	680a      	ldr	r2, [r1, #0]
	BFI R2, R3, #0, #2			// Apply mask to PC0
 80007c4:	f363 0201 	bfi	r2, r3, #0, #2
	BFI R2, R3, #(1*2), #2		// Apply mask to PC1
 80007c8:	f363 0283 	bfi	r2, r3, #2, #2
	BFI R2, R3, #(2*2), #2		// Apply mask to PC2
 80007cc:	f363 1205 	bfi	r2, r3, #4, #2
	BFI R2, R3, #(3*2), #2		// Apply mask to PC3
 80007d0:	f363 1287 	bfi	r2, r3, #6, #2
	STR R2, [R1, #GPIO_MODER]	// Write
 80007d4:	600a      	str	r2, [r1, #0]

	// Broadcast a '1' onto the first row
	MOV R3, #1					// '1'
 80007d6:	f04f 0301 	mov.w	r3, #1
	LDR R2, [R1, #GPIO_ODR]		// Read
 80007da:	694a      	ldr	r2, [r1, #20]
	BFI R2, R3, #4, #1			// Insert onto PC4
 80007dc:	f363 1204 	bfi	r2, r3, #4, #1
	STR R2, [R1, #GPIO_ODR]		// Write
 80007e0:	614a      	str	r2, [r1, #20]

	MOV R1, #5
 80007e2:	f04f 0105 	mov.w	r1, #5
	BL delay_us
 80007e6:	f000 fa15 	bl	8000c14 <delay_us>

	// Scan inputs to determine which key is active
	LDR R1, =GPIOC_BASE
 80007ea:	4930      	ldr	r1, [pc, #192]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	MOV R3, #0b00010000			// Prepare a mask
 80007ec:	f04f 0310 	mov.w	r3, #16
	LDR R2, [R1, #GPIO_IDR]		// Read the IDR
 80007f0:	690a      	ldr	r2, [r1, #16]

	// Mask off all but column values
	AND R2, #0xF
 80007f2:	f002 020f 	and.w	r2, r2, #15

	// Insert into row 4 key mask
	ORR R3, R2
 80007f6:	ea43 0302 	orr.w	r3, r3, r2

	// Write the key code into memory
	LDR R1, =button
 80007fa:	4931      	ldr	r1, [pc, #196]	; (80008c0 <EXTI9_5_IRQHandler+0x98>)
	STRB R3, [R1]		// R3 should only contain a byte
 80007fc:	700b      	strb	r3, [r1, #0]

	// Write a non-zero value to the flag
	// in memory indicating the interrupt occured
	LDR R1, =press
 80007fe:	4931      	ldr	r1, [pc, #196]	; (80008c4 <EXTI9_5_IRQHandler+0x9c>)
	MOV R2, #1
 8000800:	f04f 0201 	mov.w	r2, #1
	STRB R2, [R1]
 8000804:	700a      	strb	r2, [r1, #0]

	// Reset GPIOC to default config
	LDR R1, =GPIOC_BASE			// Load GPIOC base address
 8000806:	4929      	ldr	r1, [pc, #164]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	LDR R2, [R1, #GPIO_MODER]	// Read from the current mode register
 8000808:	680a      	ldr	r2, [r1, #0]
	MOV R3, #ROW_INPUT			// Load mask to set rows as input
 800080a:	f04f 0355 	mov.w	r3, #85	; 0x55
	BFI R2, R3, #0, #16			// Insert mask where PC0-PC7 live
 800080e:	f363 020f 	bfi	r2, r3, #0, #16
	STR R2, [R1, #GPIO_MODER]	// Write back to the mode register
 8000812:	600a      	str	r2, [r1, #0]

	// Re-enable external interrupts
	LDR R1, =EXTI_BASE
 8000814:	4927      	ldr	r1, [pc, #156]	; (80008b4 <EXTI9_5_IRQHandler+0x8c>)
	MOV R3, #0xF
 8000816:	f04f 030f 	mov.w	r3, #15
	LDR R2, [R1, #EXTI_IMR]
 800081a:	680a      	ldr	r2, [r1, #0]
	BFI R2, R3, #4, #4
 800081c:	f363 1207 	bfi	r2, r3, #4, #4
	STR R2, [R1, #EXTI_IMR]
 8000820:	600a      	str	r2, [r1, #0]

	POP {LR}
 8000822:	f85d eb04 	ldr.w	lr, [sp], #4
	BX LR
 8000826:	4770      	bx	lr

08000828 <EXTI9_5_IRQHandler>:

.global EXTI9_5_IRQHandler
.thumb_func
EXTI9_5_IRQHandler:
	// Disable external interrupts
	LDR R1, =EXTI_BASE
 8000828:	4922      	ldr	r1, [pc, #136]	; (80008b4 <EXTI9_5_IRQHandler+0x8c>)
	MOV R3, #0
 800082a:	f04f 0300 	mov.w	r3, #0
	LDR R2, [R1, #EXTI_IMR]
 800082e:	680a      	ldr	r2, [r1, #0]
	BFI R2, R3, #4, #4
 8000830:	f363 1207 	bfi	r2, r3, #4, #4
	STR R2, [R1, #EXTI_IMR]
 8000834:	600a      	str	r2, [r1, #0]

	// Load pending to decode
	LDR R4, [R1, #EXTI_PR]
 8000836:	694c      	ldr	r4, [r1, #20]

	// Clear pending
	LDR R1, =EXTI_BASE
 8000838:	491e      	ldr	r1, [pc, #120]	; (80008b4 <EXTI9_5_IRQHandler+0x8c>)
	MOV R2, #0xE0
 800083a:	f04f 02e0 	mov.w	r2, #224	; 0xe0
	STR R2, [R1, #EXTI_PR]
 800083e:	614a      	str	r2, [r1, #20]

	PUSH {LR}
 8000840:	b500      	push	{lr}

	MOV R1, #DEBOUNCE
 8000842:	f04f 011e 	mov.w	r1, #30
	BL delay_ms
 8000846:	f000 f9d3 	bl	8000bf0 <delay_ms>

	// Prepare row index
	LSR R4, #4				// Move row index to the first 4 bits
 800084a:	ea4f 1414 	mov.w	r4, r4, lsr #4

	// Switch rows to be outputs and columns to inputs
	LDR R1, =GPIOC_BASE			// Load GPIOC base address
 800084e:	4917      	ldr	r1, [pc, #92]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	LDR R2, [R1, #GPIO_MODER]	// Read from the current mode register
 8000850:	680a      	ldr	r2, [r1, #0]
	MOV R3, #COL_INPUT			// Load mask to set rows as input
 8000852:	f44f 43aa 	mov.w	r3, #21760	; 0x5500
	BFI R2, R3, #0, #16			// Insert mask where PC0-PC7 live
 8000856:	f363 020f 	bfi	r2, r3, #0, #16
	STR R2, [R1, #GPIO_MODER]	// Write back to the mode register
 800085a:	600a      	str	r2, [r1, #0]

	// Broadcast row pattern
	LDR R2, [R1, #GPIO_ODR]		// Read
 800085c:	694a      	ldr	r2, [r1, #20]
	BFI R2, R4, #4, #4			// Insert pattern from PR onto row outputs
 800085e:	f364 1207 	bfi	r2, r4, #4, #4
	STR R2, [R1, #GPIO_ODR]		// Write
 8000862:	614a      	str	r2, [r1, #20]

	// Allow charge to propagate
	MOV R1, #5
 8000864:	f04f 0105 	mov.w	r1, #5
	BL delay_us
 8000868:	f000 f9d4 	bl	8000c14 <delay_us>

	// Scan column inputs
	LDR R3, =0xFF				// Mask to allow our keycode
 800086c:	f04f 03ff 	mov.w	r3, #255	; 0xff
	LDR R1, =GPIOC_BASE			// GPIO base addr
 8000870:	490e      	ldr	r1, [pc, #56]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	LDR R2, [R1, #GPIO_IDR]		// Read IDR
 8000872:	690a      	ldr	r2, [r1, #16]
	AND R2, R3					// Apply mask
 8000874:	ea02 0203 	and.w	r2, r2, r3

	// Now, our keycode should hopefully be in R2

	// Write the key code into memory
	LDR R1, =button
 8000878:	4911      	ldr	r1, [pc, #68]	; (80008c0 <EXTI9_5_IRQHandler+0x98>)
	STRB R2, [R1]		// R2 should only contain a byte
 800087a:	700a      	strb	r2, [r1, #0]

	// Write a non-zero value to the flag
	// in memory indicating the interrupt occured
	LDR R1, =press
 800087c:	4911      	ldr	r1, [pc, #68]	; (80008c4 <EXTI9_5_IRQHandler+0x9c>)
	MOV R2, #1
 800087e:	f04f 0201 	mov.w	r2, #1
	STRB R2, [R1]
 8000882:	700a      	strb	r2, [r1, #0]

	// Reset GPIOC to default config
	LDR R1, =GPIOC_BASE			// Load GPIOC base address
 8000884:	4909      	ldr	r1, [pc, #36]	; (80008ac <EXTI9_5_IRQHandler+0x84>)
	LDR R2, [R1, #GPIO_MODER]	// Read from the current mode register
 8000886:	680a      	ldr	r2, [r1, #0]
	MOV R3, #ROW_INPUT			// Load mask to set rows as input
 8000888:	f04f 0355 	mov.w	r3, #85	; 0x55
	BFI R2, R3, #0, #16			// Insert mask where PC0-PC7 live
 800088c:	f363 020f 	bfi	r2, r3, #0, #16
	STR R2, [R1, #GPIO_MODER]	// Write back to the mode register
 8000890:	600a      	str	r2, [r1, #0]

	// Re-enable external interrupts
	LDR R1, =EXTI_BASE
 8000892:	4908      	ldr	r1, [pc, #32]	; (80008b4 <EXTI9_5_IRQHandler+0x8c>)
	MOV R3, #0xF
 8000894:	f04f 030f 	mov.w	r3, #15
	LDR R2, [R1, #EXTI_IMR]
 8000898:	680a      	ldr	r2, [r1, #0]
	BFI R2, R3, #4, #4
 800089a:	f363 1207 	bfi	r2, r3, #4, #4
	STR R2, [R1, #EXTI_IMR]
 800089e:	600a      	str	r2, [r1, #0]

	POP {LR}
 80008a0:	f85d eb04 	ldr.w	lr, [sp], #4
	BX LR
 80008a4:	4770      	bx	lr
 80008a6:	0000      	.short	0x0000
	LDR R1, =RCC_BASE			// Load RCC base address
 80008a8:	40023800 	.word	0x40023800
	LDR R1, =GPIOC_BASE			// Load GPIOC base address
 80008ac:	40020800 	.word	0x40020800
	LDR R1, =SYSCFG_BASE		// Load system config base addr
 80008b0:	40013800 	.word	0x40013800
	LDR R1, =EXTI_BASE			// Load EXTI base addr
 80008b4:	40013c00 	.word	0x40013c00
	LDR R1, =NVIC_BASE			// Load NVIC base addr
 80008b8:	e000e100 	.word	0xe000e100
	LDR R3, =NVIC_ENABLE		// Load mask to enable interrupts
 80008bc:	00800400 	.word	0x00800400
	LDR R1, =button
 80008c0:	20000000 	.word	0x20000000
	LDR R1, =press
 80008c4:	20000001 	.word	0x20000001

080008c8 <main>:


.global main

main:
	BL delay_Init
 80008c8:	f000 f980 	bl	8000bcc <delay_Init>
	BL LCD_Init
 80008cc:	f7ff fd52 	bl	8000374 <LCD_Init>
	BL key_Init
 80008d0:	f7ff fe2a 	bl	8000528 <key_Init>
	BL rnd_Init
 80008d4:	f000 f962 	bl	8000b9c <rnd_Init>
	BL LED_Init
 80008d8:	f7ff fdf4 	bl	80004c4 <LED_Init>
	BL tone_Init
 80008dc:	f000 f9c2 	bl	8000c64 <tone_Init>

	// Configure conversion timer
	LDR R1, =RCC_BASE		// RCC base address
 80008e0:	4996      	ldr	r1, [pc, #600]	; (8000b3c <end+0x2>)
	LDR R2, [R1, #APB1ENR]	// Read
 80008e2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
	ORR R2, #TIM5EN			// Enable TIM5
 80008e4:	f042 0208 	orr.w	r2, r2, #8
	STR R2, [R1, #APB1ENR]	// Write
 80008e8:	640a      	str	r2, [r1, #64]	; 0x40

	LDR R1, =TIM5_BASE		// Timer 5 base address
 80008ea:	4995      	ldr	r1, [pc, #596]	; (8000b40 <end+0x6>)
	LDR R2, =16000-1		// 16MHz / 16kHz = 1kHz aka 1ms
 80008ec:	f643 627f 	movw	r2, #15999	; 0x3e7f
	STR R2, [R1, #TIM_PSC]	// Apply prescale to 1ms per count
 80008f0:	628a      	str	r2, [r1, #40]	; 0x28

	// This is the prescaler fix Dr. Livingston provided
	// From what I understand, it forces an update event
	// on the timer, which somehow forces the prescale into effect.
	MOV R2, #TIM_UG
 80008f2:	f04f 0201 	mov.w	r2, #1
	LDR R1, =TIM5_BASE
 80008f6:	4992      	ldr	r1, [pc, #584]	; (8000b40 <end+0x6>)
	STR R2, [r1, #TIM_EGR]
 80008f8:	614a      	str	r2, [r1, #20]

	LDR R1, =TIM5_BASE
 80008fa:	4991      	ldr	r1, [pc, #580]	; (8000b40 <end+0x6>)
	LDR R2, [R1, #TIM_SR]
 80008fc:	690a      	ldr	r2, [r1, #16]
	BIC R2, #TIM_UIF
 80008fe:	f022 0201 	bic.w	r2, r2, #1
	STR R2, [R1, #TIM_SR]
 8000902:	610a      	str	r2, [r1, #16]

	// DO NOT start timer counting yet

	BL FirstText
 8000904:	f000 f842 	bl	800098c <FirstText>

08000908 <loop>:

	// Check the memory address that reports if
	// the keypad interrupt was triggered
	loop:
		LDR R1, =press
 8000908:	498e      	ldr	r1, [pc, #568]	; (8000b44 <end+0xa>)
		LDRB R2, [R1]
 800090a:	780a      	ldrb	r2, [r1, #0]
		CMP R2, #0
 800090c:	2a00      	cmp	r2, #0
		IT NE
 800090e:	bf18      	it	ne
		BLNE onPress
 8000910:	f000 f801 	blne	8000916 <onPress>
		B loop
 8000914:	e7f8      	b.n	8000908 <loop>

08000916 <onPress>:
// R1 = Addr/Arg
// R2 = Scratch
// R3 = Conversion time
// R4 = Random number
onPress:
	PUSH {R0, R1, R2, LR}
 8000916:	b507      	push	{r0, r1, r2, lr}

	// Stop conversion timer
	BL StopTimer
 8000918:	f000 f883 	bl	8000a22 <StopTimer>

	// Get keycode
	LDR R1, =button
 800091c:	498a      	ldr	r1, [pc, #552]	; (8000b48 <end+0xe>)
	LDRB R2, [R1]
 800091e:	780a      	ldrb	r2, [r1, #0]

	// Convert keycode to char
	MOV R1, R2
 8000920:	4611      	mov	r1, r2
	BL key_ToHexChar
 8000922:	f7ff fe97 	bl	8000654 <key_ToHexChar>

	// Print char to screen
	// Even with debouncing, occasionally a
	// null char makes it through to here
	// so this just filters out nulls
	MOV R1, R0
 8000926:	4601      	mov	r1, r0
	CMP R1, #0
 8000928:	2900      	cmp	r1, #0
	IT NE
 800092a:	bf18      	it	ne
	BLNE LCD_PrintChar
 800092c:	f7ff fdbe 	blne	80004ac <LCD_PrintChar>

	// Convert to a number with nulls filtered out
	CMP R1, #0
 8000930:	2900      	cmp	r1, #0
	IT NE
 8000932:	bf18      	it	ne
	BLNE key_ToNum
 8000934:	f7ff fee8 	blne	8000708 <key_ToNum>

	// Compare entered number to RNG number
	LDR R1, =random		// random number address
 8000938:	4984      	ldr	r1, [pc, #528]	; (8000b4c <end+0x12>)
	LDR R4, [R1]		// load random number
 800093a:	680c      	ldr	r4, [r1, #0]
	CMP R0, R4			// compare key to random number
 800093c:	42a0      	cmp	r0, r4

	// Display "correct" or "incorrect"
	IT EQ
 800093e:	bf08      	it	eq
		BLEQ DisplayCorrect
 8000940:	f000 f89f 	bleq	8000a82 <DisplayCorrect>

	// Redo Comparison
	LDR R1, =random		// random number address
 8000944:	4981      	ldr	r1, [pc, #516]	; (8000b4c <end+0x12>)
	LDR R4, [R1]		// load random number
 8000946:	680c      	ldr	r4, [r1, #0]
	CMP R0, R4			// compare key to random number
 8000948:	42a0      	cmp	r0, r4

	IT NE
 800094a:	bf18      	it	ne
		BLNE DisplayIncorrect
 800094c:	f000 f8ac 	blne	8000aa8 <DisplayIncorrect>

	MOV R1, #MSG_DELAY
 8000950:	f04f 0103 	mov.w	r1, #3
	BL delay_sec
 8000954:	f000 f970 	bl	8000c38 <delay_sec>

	BL LCD_Clear
 8000958:	f7ff fd38 	bl	80003cc <LCD_Clear>

	// Display time it took to convert
	BL DisplayTime
 800095c:	f000 f8ab 	bl	8000ab6 <DisplayTime>

	BL ResetTimer
 8000960:	f000 f869 	bl	8000a36 <ResetTimer>

	// Reset interrupt status
	LDR R1, =press
 8000964:	4977      	ldr	r1, [pc, #476]	; (8000b44 <end+0xa>)
	MOV R2, #0
 8000966:	f04f 0200 	mov.w	r2, #0
	STRB R2, [R1]
 800096a:	700a      	strb	r2, [r1, #0]

	MOV R1, #RESET_TIME
 800096c:	f04f 0102 	mov.w	r1, #2
	BL delay_sec
 8000970:	f000 f962 	bl	8000c38 <delay_sec>

	// Load loop iterator
	LDR R1, =loops
 8000974:	4976      	ldr	r1, [pc, #472]	; (8000b50 <end+0x16>)
	LDRB R2, [R1]
 8000976:	780a      	ldrb	r2, [r1, #0]

	// Compare to maximum loops
	MOV R3, #MAX_LOOPS
 8000978:	f04f 0304 	mov.w	r3, #4
	CMP R2, R3
 800097c:	429a      	cmp	r2, r3

	// Increment iterator if less than max loops
	// and store new value.
	// Loop program if less than, show smallest time otherwise
	ITTE LT
 800097e:	bfba      	itte	lt
		ADDLT R2, #1
 8000980:	3201      	addlt	r2, #1
		STRBLT R2, [R1]
 8000982:	700a      	strblt	r2, [r1, #0]
		BGE DisplayMinTime	// Go to end of progam
 8000984:	e0a3      	bge.n	8000ace <DisplayMinTime>

	// Soft Restart
	BL SoftRestart
 8000986:	f000 f85c 	bl	8000a42 <SoftRestart>

	POP {R0, R1, R2, PC}
 800098a:	bd07      	pop	{r0, r1, r2, pc}

0800098c <FirstText>:

FirstText:
	PUSH {R1, LR}
 800098c:	b502      	push	{r1, lr}

	BL tone_Success
 800098e:	f000 f990 	bl	8000cb2 <tone_Success>

	LDR R1, =msg01
 8000992:	4970      	ldr	r1, [pc, #448]	; (8000b54 <end+0x1a>)
	BL LCD_PrintString
 8000994:	f7ff fd43 	bl	800041e <LCD_PrintString>

	MOV R1, #MSG_DELAY
 8000998:	f04f 0103 	mov.w	r1, #3
	BL delay_sec
 800099c:	f000 f94c 	bl	8000c38 <delay_sec>

	BL LCD_Clear
 80009a0:	f7ff fd14 	bl	80003cc <LCD_Clear>
	LDR R1, =msg02
 80009a4:	496c      	ldr	r1, [pc, #432]	; (8000b58 <end+0x1e>)
	BL LCD_PrintString
 80009a6:	f7ff fd3a 	bl	800041e <LCD_PrintString>

	MOV R1, #MSG_DELAY
 80009aa:	f04f 0103 	mov.w	r1, #3
	BL delay_sec
 80009ae:	f000 f943 	bl	8000c38 <delay_sec>

	BL LCD_Clear
 80009b2:	f7ff fd0b 	bl	80003cc <LCD_Clear>
	LDR R1, =msg03
 80009b6:	4969      	ldr	r1, [pc, #420]	; (8000b5c <end+0x22>)
	BL LCD_PrintString
 80009b8:	f7ff fd31 	bl	800041e <LCD_PrintString>

	MOV R1, #MSG_DELAY
 80009bc:	f04f 0103 	mov.w	r1, #3
	BL delay_sec
 80009c0:	f000 f93a 	bl	8000c38 <delay_sec>

	BL LCD_Clear
 80009c4:	f7ff fd02 	bl	80003cc <LCD_Clear>
	LDR R1, =msg04
 80009c8:	4965      	ldr	r1, [pc, #404]	; (8000b60 <end+0x26>)
	BL LCD_PrintString
 80009ca:	f7ff fd28 	bl	800041e <LCD_PrintString>

	MOV R1, #MSG_DELAY
 80009ce:	f04f 0103 	mov.w	r1, #3
	BL delay_sec
 80009d2:	f000 f931 	bl	8000c38 <delay_sec>

	BL LCD_Clear
 80009d6:	f7ff fcf9 	bl	80003cc <LCD_Clear>
	LDR R1, =ReadySet
 80009da:	4962      	ldr	r1, [pc, #392]	; (8000b64 <end+0x2a>)
	BL LCD_PrintString
 80009dc:	f7ff fd1f 	bl	800041e <LCD_PrintString>

	MOV R1, #MSG_DELAY-1
 80009e0:	f04f 0102 	mov.w	r1, #2
	BL delay_sec
 80009e4:	f000 f928 	bl	8000c38 <delay_sec>

	LDR R1, =go
 80009e8:	495f      	ldr	r1, [pc, #380]	; (8000b68 <end+0x2e>)
	BL LCD_PrintString
 80009ea:	f7ff fd18 	bl	800041e <LCD_PrintString>

	MOV R0, #1
 80009ee:	f04f 0001 	mov.w	r0, #1
	MOV R1, #0
 80009f2:	f04f 0100 	mov.w	r1, #0
	BL LCD_MoveCursor
 80009f6:	f7ff fcfd 	bl	80003f4 <LCD_MoveCursor>

	LDR R1, =hex
 80009fa:	495c      	ldr	r1, [pc, #368]	; (8000b6c <end+0x32>)
	BL LCD_PrintString
 80009fc:	f7ff fd0f 	bl	800041e <LCD_PrintString>

	// Generate random number
	BL rnd_Sample4
 8000a00:	f000 f8d8 	bl	8000bb4 <rnd_Sample4>

	// Store random number
	LDR R1, =random
 8000a04:	4951      	ldr	r1, [pc, #324]	; (8000b4c <end+0x12>)
	STR R0, [R1]
 8000a06:	6008      	str	r0, [r1, #0]

	// Display random number
	MOV R1, R0
 8000a08:	4601      	mov	r1, r0
	BL num_to_LED
 8000a0a:	f7ff fd6e 	bl	80004ea <num_to_LED>

	BL StartTimer
 8000a0e:	f000 f801 	bl	8000a14 <StartTimer>

	POP {R1, PC}
 8000a12:	bd02      	pop	{r1, pc}

08000a14 <StartTimer>:

StartTimer:
	PUSH {R1, R2, LR}
 8000a14:	b506      	push	{r1, r2, lr}

	LDR R1, =TIM5_BASE
 8000a16:	494a      	ldr	r1, [pc, #296]	; (8000b40 <end+0x6>)
	LDR R2, [R1, #TIM_CR1]
 8000a18:	680a      	ldr	r2, [r1, #0]
	ORR R2, #TIM_CEN
 8000a1a:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R1, #TIM_CR1]
 8000a1e:	600a      	str	r2, [r1, #0]

	POP {R1, R2, PC}
 8000a20:	bd06      	pop	{r1, r2, pc}

08000a22 <StopTimer>:


// Stores last time in memory
// Also compares to the smallest time recorded
StopTimer:
	PUSH {R0-R2, LR}
 8000a22:	b507      	push	{r0, r1, r2, lr}

	// Stop the timer
	LDR R1, =TIM5_BASE
 8000a24:	4946      	ldr	r1, [pc, #280]	; (8000b40 <end+0x6>)
	LDR R2, [R1, #TIM_CR1]
 8000a26:	680a      	ldr	r2, [r1, #0]
	BIC R2, #TIM_CEN
 8000a28:	f022 0201 	bic.w	r2, r2, #1
	STR R2, [R1, #TIM_CR1]
 8000a2c:	600a      	str	r2, [r1, #0]

	// Load R0 with the count
	LDR R0, [R1, #TIM_CNT]
 8000a2e:	6a48      	ldr	r0, [r1, #36]	; 0x24

	// Store the last count to memory
	LDR R1, =time
 8000a30:	494f      	ldr	r1, [pc, #316]	; (8000b70 <end+0x36>)
	STR R0, [R1]
 8000a32:	6008      	str	r0, [r1, #0]

	POP {R0-R2, PC}
 8000a34:	bd07      	pop	{r0, r1, r2, pc}

08000a36 <ResetTimer>:

ResetTimer:
	PUSH {R1, R2, LR}
 8000a36:	b506      	push	{r1, r2, lr}

	LDR R1, =TIM5_BASE
 8000a38:	4941      	ldr	r1, [pc, #260]	; (8000b40 <end+0x6>)
	MOV R2, #0
 8000a3a:	f04f 0200 	mov.w	r2, #0
	STR R2, [R1, #TIM_CNT]
 8000a3e:	624a      	str	r2, [r1, #36]	; 0x24

	POP {R1, R2, PC}
 8000a40:	bd06      	pop	{r1, r2, pc}

08000a42 <SoftRestart>:

SoftRestart:
	PUSH {R0, R1, LR}
 8000a42:	b503      	push	{r0, r1, lr}

	BL LCD_Clear
 8000a44:	f7ff fcc2 	bl	80003cc <LCD_Clear>
	LDR R1, =ReadySet
 8000a48:	4946      	ldr	r1, [pc, #280]	; (8000b64 <end+0x2a>)
	BL LCD_PrintString
 8000a4a:	f7ff fce8 	bl	800041e <LCD_PrintString>

	MOV R1, #MSG_DELAY-1
 8000a4e:	f04f 0102 	mov.w	r1, #2
	BL delay_sec
 8000a52:	f000 f8f1 	bl	8000c38 <delay_sec>

	LDR R1, =go
 8000a56:	4944      	ldr	r1, [pc, #272]	; (8000b68 <end+0x2e>)
	BL LCD_PrintString
 8000a58:	f7ff fce1 	bl	800041e <LCD_PrintString>

	MOV R0, #1
 8000a5c:	f04f 0001 	mov.w	r0, #1
	MOV R1, #0
 8000a60:	f04f 0100 	mov.w	r1, #0
	BL LCD_MoveCursor
 8000a64:	f7ff fcc6 	bl	80003f4 <LCD_MoveCursor>

	LDR R1, =hex
 8000a68:	4940      	ldr	r1, [pc, #256]	; (8000b6c <end+0x32>)
	BL LCD_PrintString
 8000a6a:	f7ff fcd8 	bl	800041e <LCD_PrintString>

	// Generate random number
	BL rnd_Sample4
 8000a6e:	f000 f8a1 	bl	8000bb4 <rnd_Sample4>

	// Store random number
	LDR R1, =random
 8000a72:	4936      	ldr	r1, [pc, #216]	; (8000b4c <end+0x12>)
	STR R0, [R1]
 8000a74:	6008      	str	r0, [r1, #0]

	// Display random number
	MOV R1, R0
 8000a76:	4601      	mov	r1, r0
	BL num_to_LED
 8000a78:	f7ff fd37 	bl	80004ea <num_to_LED>

	BL StartTimer
 8000a7c:	f7ff ffca 	bl	8000a14 <StartTimer>

	POP {R0, R1, PC}
 8000a80:	bd03      	pop	{r0, r1, pc}

08000a82 <DisplayCorrect>:

DisplayCorrect:
	PUSH {R0-R2, LR}
 8000a82:	b507      	push	{r0, r1, r2, lr}

	// Load and display correct text
	LDR R1, =correct
 8000a84:	493b      	ldr	r1, [pc, #236]	; (8000b74 <end+0x3a>)
	BL LCD_PrintString
 8000a86:	f7ff fcca 	bl	800041e <LCD_PrintString>

	// Play success tone
	BL tone_Success
 8000a8a:	f000 f912 	bl	8000cb2 <tone_Success>

	// Store the last count to memory
	LDR R1, =time
 8000a8e:	4938      	ldr	r1, [pc, #224]	; (8000b70 <end+0x36>)
	LDR R0, [R1]
 8000a90:	6808      	ldr	r0, [r1, #0]

	// Load previous minimum time
	LDR R1, =minTime
 8000a92:	4939      	ldr	r1, [pc, #228]	; (8000b78 <end+0x3e>)
	LDR R2, [R1]
 8000a94:	680a      	ldr	r2, [r1, #0]

	// Compare to this time
	CMP R0, R2
 8000a96:	4290      	cmp	r0, r2

	// Store new time if it is less
	// than the previous minimum time
	IT LT
 8000a98:	bfb8      	it	lt
		STRLT R0, [R1]
 8000a9a:	6008      	strlt	r0, [r1, #0]

	// Increment correct counter
	LDR R1, =correctCNT
 8000a9c:	4937      	ldr	r1, [pc, #220]	; (8000b7c <end+0x42>)
	LDRB R2, [R1]
 8000a9e:	780a      	ldrb	r2, [r1, #0]
	ADD R2, #1
 8000aa0:	f102 0201 	add.w	r2, r2, #1
	STRB R2, [R1]
 8000aa4:	700a      	strb	r2, [r1, #0]

	POP {R0-R2, PC}
 8000aa6:	bd07      	pop	{r0, r1, r2, pc}

08000aa8 <DisplayIncorrect>:

DisplayIncorrect:
	PUSH {R1, LR}
 8000aa8:	b502      	push	{r1, lr}

	// Load and display incorrect text
	LDR R1, =incorrect
 8000aaa:	4935      	ldr	r1, [pc, #212]	; (8000b80 <end+0x46>)
	BL LCD_PrintString
 8000aac:	f7ff fcb7 	bl	800041e <LCD_PrintString>

	// Play failure tone
	BL tone_Failure
 8000ab0:	f000 f922 	bl	8000cf8 <tone_Failure>

	POP {R1, PC}
 8000ab4:	bd02      	pop	{r1, pc}

08000ab6 <DisplayTime>:

DisplayTime:
	PUSH {R0, R1, LR}
 8000ab6:	b503      	push	{r0, r1, lr}

	// Display time message
	LDR R1, =timeMSG
 8000ab8:	4932      	ldr	r1, [pc, #200]	; (8000b84 <end+0x4a>)
	BL LCD_PrintString
 8000aba:	f7ff fcb0 	bl	800041e <LCD_PrintString>

	// Print time in milliseconds
	LDR R2, =time
 8000abe:	4a2c      	ldr	r2, [pc, #176]	; (8000b70 <end+0x36>)
	LDR R1, [R2]
 8000ac0:	6811      	ldr	r1, [r2, #0]
	BL LCD_PrintNum
 8000ac2:	f7ff fcc6 	bl	8000452 <LCD_PrintNum>

	// Append "ms"
	LDR R1, =milliseconds
 8000ac6:	4930      	ldr	r1, [pc, #192]	; (8000b88 <end+0x4e>)
	BL LCD_PrintString
 8000ac8:	f7ff fca9 	bl	800041e <LCD_PrintString>

	POP {R0, R1, PC}
 8000acc:	bd03      	pop	{r0, r1, pc}

08000ace <DisplayMinTime>:

// This is the last funct called, so I don't
// need to back anything up
DisplayMinTime:
	// Delay between text
	MOV R1, #MSG_DELAY
 8000ace:	f04f 0103 	mov.w	r1, #3
	//BL delay_sec

	// Congrats you made it
	BL LCD_Clear
 8000ad2:	f7ff fc7b 	bl	80003cc <LCD_Clear>
	LDR R1, =msg05
 8000ad6:	492d      	ldr	r1, [pc, #180]	; (8000b8c <end+0x52>)
	BL LCD_PrintString
 8000ad8:	f7ff fca1 	bl	800041e <LCD_PrintString>

	// Delay between text
	MOV R1, #MSG_DELAY
 8000adc:	f04f 0103 	mov.w	r1, #3
	BL delay_sec
 8000ae0:	f000 f8aa 	bl	8000c38 <delay_sec>

	// You got
	BL LCD_Clear
 8000ae4:	f7ff fc72 	bl	80003cc <LCD_Clear>
	LDR R1, =msg06
 8000ae8:	4929      	ldr	r1, [pc, #164]	; (8000b90 <end+0x56>)
	BL LCD_PrintString
 8000aea:	f7ff fc98 	bl	800041e <LCD_PrintString>

	// Newline
	MOV R0, #1
 8000aee:	f04f 0001 	mov.w	r0, #1
	MOV R1, #0
 8000af2:	f04f 0100 	mov.w	r1, #0
	BL LCD_MoveCursor
 8000af6:	f7ff fc7d 	bl	80003f4 <LCD_MoveCursor>

	// (some number)
	LDR R1, =correctCNT
 8000afa:	4920      	ldr	r1, [pc, #128]	; (8000b7c <end+0x42>)
	LDR R2, [R1]
 8000afc:	680a      	ldr	r2, [r1, #0]
	MOV R1, R2
 8000afe:	4611      	mov	r1, r2
	BL LCD_PrintNum
 8000b00:	f7ff fca7 	bl	8000452 <LCD_PrintNum>

	// Correct answers!
	LDR R1, =msg07
 8000b04:	4923      	ldr	r1, [pc, #140]	; (8000b94 <end+0x5a>)
	BL LCD_PrintString
 8000b06:	f7ff fc8a 	bl	800041e <LCD_PrintString>

	// Delay between text
	MOV R1, #MSG_DELAY
 8000b0a:	f04f 0103 	mov.w	r1, #3
	BL delay_sec
 8000b0e:	f000 f893 	bl	8000c38 <delay_sec>

	// Fastest time was
	BL LCD_Clear
 8000b12:	f7ff fc5b 	bl	80003cc <LCD_Clear>
	LDR R1, =msg08
 8000b16:	4920      	ldr	r1, [pc, #128]	; (8000b98 <end+0x5e>)
	BL LCD_PrintString
 8000b18:	f7ff fc81 	bl	800041e <LCD_PrintString>

	// newline
	MOV R0, #1
 8000b1c:	f04f 0001 	mov.w	r0, #1
	MOV R1, #0
 8000b20:	f04f 0100 	mov.w	r1, #0
	BL LCD_MoveCursor
 8000b24:	f7ff fc66 	bl	80003f4 <LCD_MoveCursor>

	// (some time)
	LDR R1, =minTime
 8000b28:	4913      	ldr	r1, [pc, #76]	; (8000b78 <end+0x3e>)
	LDR R2, [R1]
 8000b2a:	680a      	ldr	r2, [r1, #0]
	MOV R1, R2
 8000b2c:	4611      	mov	r1, r2
	BL LCD_PrintNum
 8000b2e:	f7ff fc90 	bl	8000452 <LCD_PrintNum>

	// millisecond suffix
	LDR R1, =milliseconds
 8000b32:	4915      	ldr	r1, [pc, #84]	; (8000b88 <end+0x4e>)
	BL LCD_PrintString
 8000b34:	f7ff fc73 	bl	800041e <LCD_PrintString>

	// Infinite loop until reset
	B end
 8000b38:	e7ff      	b.n	8000b3a <end>

08000b3a <end>:

end: B end
 8000b3a:	e7fe      	b.n	8000b3a <end>
	LDR R1, =RCC_BASE		// RCC base address
 8000b3c:	40023800 	.word	0x40023800
	LDR R1, =TIM5_BASE		// Timer 5 base address
 8000b40:	40000c00 	.word	0x40000c00
		LDR R1, =press
 8000b44:	20000001 	.word	0x20000001
	LDR R1, =button
 8000b48:	20000000 	.word	0x20000000
	LDR R1, =random		// random number address
 8000b4c:	2000000a 	.word	0x2000000a
	LDR R1, =loops
 8000b50:	2000000e 	.word	0x2000000e
	LDR R1, =msg01
 8000b54:	08000e00 	.word	0x08000e00
	LDR R1, =msg02
 8000b58:	08000e21 	.word	0x08000e21
	LDR R1, =msg03
 8000b5c:	08000e41 	.word	0x08000e41
	LDR R1, =msg04
 8000b60:	08000e60 	.word	0x08000e60
	LDR R1, =ReadySet
 8000b64:	08000e78 	.word	0x08000e78
	LDR R1, =go
 8000b68:	08000e85 	.word	0x08000e85
	LDR R1, =hex
 8000b6c:	08000e89 	.word	0x08000e89
	LDR R1, =time
 8000b70:	20000002 	.word	0x20000002
	LDR R1, =correct
 8000b74:	08000e8c 	.word	0x08000e8c
	LDR R1, =minTime
 8000b78:	20000006 	.word	0x20000006
	LDR R1, =correctCNT
 8000b7c:	2000000f 	.word	0x2000000f
	LDR R1, =incorrect
 8000b80:	08000e96 	.word	0x08000e96
	LDR R1, =timeMSG
 8000b84:	08000ea2 	.word	0x08000ea2
	LDR R1, =milliseconds
 8000b88:	08000eb3 	.word	0x08000eb3
	LDR R1, =msg05
 8000b8c:	08000eb6 	.word	0x08000eb6
	LDR R1, =msg06
 8000b90:	08000ecf 	.word	0x08000ecf
	LDR R1, =msg07
 8000b94:	08000ed8 	.word	0x08000ed8
	LDR R1, =msg08
 8000b98:	08000ee2 	.word	0x08000ee2

08000b9c <rnd_Init>:
//		Void
//	Register Usage:
//		R1 	- 	Addresses
//		R2	-	Scratch
rnd_Init:
	PUSH {R1, R2, LR}
 8000b9c:	b506      	push	{r1, r2, lr}

	// Enable TIM3 in RCC
	LDR R1, =RCC_BASE
 8000b9e:	4909      	ldr	r1, [pc, #36]	; (8000bc4 <rnd_Sample4+0x10>)
	LDR R2, [R1, #APB1ENR]
 8000ba0:	6c0a      	ldr	r2, [r1, #64]	; 0x40
	ORR R2, #TIM3EN
 8000ba2:	f042 0202 	orr.w	r2, r2, #2
	STR R2, [R1, #APB1ENR]
 8000ba6:	640a      	str	r2, [r1, #64]	; 0x40

	// Start TIM3 counting
	LDR R1, =TIM3_BASE
 8000ba8:	4907      	ldr	r1, [pc, #28]	; (8000bc8 <rnd_Sample4+0x14>)
	LDR R2, [R1, #TIM_CR1]
 8000baa:	680a      	ldr	r2, [r1, #0]
	ORR R2, #TIM_CEN
 8000bac:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R1, #TIM_CR1]
 8000bb0:	600a      	str	r2, [r1, #0]

	POP {R1, R2, PC}
 8000bb2:	bd06      	pop	{r1, r2, pc}

08000bb4 <rnd_Sample4>:
//	Register Usage:
//		R0	-	Return
//		R1 	- 	Addresses
//		R2	-	Scratch
rnd_Sample4:
	PUSH {R1, R2, LR}
 8000bb4:	b506      	push	{r1, r2, lr}

	// Sample counter
	LDR R1, =TIM3_BASE
 8000bb6:	4904      	ldr	r1, [pc, #16]	; (8000bc8 <rnd_Sample4+0x14>)
	LDR R2, [R1, #TIM_CNT]
 8000bb8:	6a4a      	ldr	r2, [r1, #36]	; 0x24

	// Mask off all but lower 4 bits
	MOV R1, #0xF
 8000bba:	f04f 010f 	mov.w	r1, #15
	AND R0, R1, R2
 8000bbe:	ea01 0002 	and.w	r0, r1, r2

	POP {R1, R2, PC}
 8000bc2:	bd06      	pop	{r1, r2, pc}
	LDR R1, =RCC_BASE
 8000bc4:	40023800 	.word	0x40023800
	LDR R1, =TIM3_BASE
 8000bc8:	40000400 	.word	0x40000400

08000bcc <delay_Init>:
//		Void
//	Register Usage:
//		R1 	- 	Addresses
//		R2	-	Scratch
delay_Init:
	PUSH {R1-R2, LR}
 8000bcc:	b506      	push	{r1, r2, lr}

	// Enable TIM2
	LDR R1, =RCC_BASE		// Load RCC base address
 8000bce:	4923      	ldr	r1, [pc, #140]	; (8000c5c <delay_sec+0x24>)
	LDR R2, [R1, #APB1ENR]	// Read
 8000bd0:	6c0a      	ldr	r2, [r1, #64]	; 0x40
	ORR R2, #TIM2EN			// Apply Timer 2 enable mask
 8000bd2:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R1, #APB1ENR]	// Write
 8000bd6:	640a      	str	r2, [r1, #64]	; 0x40

	// Set timer configurations
	LDR R1, =TIM2_BASE		// Load Timer 2 base address
 8000bd8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	LDR R2, [R1, #TIM_CR1]	// Read
 8000bdc:	680a      	ldr	r2, [r1, #0]
	ORR R2, #OPM_SET		// Apply one pulse mode config
 8000bde:	f042 0208 	orr.w	r2, r2, #8
	ORR R2, #CNT_DN			// Apply countdown config
 8000be2:	f042 0210 	orr.w	r2, r2, #16
	STR R2, [R1, #TIM_CR1]	// Write
 8000be6:	600a      	str	r2, [r1, #0]

	// Set prescaler
	MOV R2, #CLK_DIV		// Load desired clock division
 8000be8:	f04f 0210 	mov.w	r2, #16
	STR R2, [R1, #TIM_PSC]	// Apply desired clock division
 8000bec:	628a      	str	r2, [r1, #40]	; 0x28

    POP {R1-R2, PC}
 8000bee:	bd06      	pop	{r1, r2, pc}

08000bf0 <delay_ms>:
//	Register Usage:
//		R0	-	Total counts for provided delay
//		R1 	- 	Argument and Addresses
//		R2	-	Scratch
delay_ms:
	PUSH {R0-R2, LR}
 8000bf0:	b507      	push	{r0, r1, r2, lr}

	// Convert the argument in milliseconds to counts
	LDR R2, =CNT_MS		// Load the conversion factor
 8000bf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	MUL R0, R1, R2		// Convert milliseconds to counts
 8000bf6:	fb01 f002 	mul.w	r0, r1, r2

	// Store desired count
	LDR R1, =TIM2_BASE		// Load timer base address
 8000bfa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	STR R0, [R1, #TIM_CNT]	// Overwrite counter
 8000bfe:	6248      	str	r0, [r1, #36]	; 0x24

	// Start count
	LDR R2, [R1, #TIM_CR1]	// Load the current control register
 8000c00:	680a      	ldr	r2, [r1, #0]
	ORR R2, #CNTEN_MASK		// Apply mask to enable counter
 8000c02:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R1, #TIM_CR1]	// Write and start count
 8000c06:	600a      	str	r2, [r1, #0]

	// Poll counter until count expires (counter enable = 0)
	1:
	LDR R2, [R1, #TIM_CR1]	// Read control register
 8000c08:	680a      	ldr	r2, [r1, #0]
	BFC R2, #1, #31			// Clear everything except CEN bit
 8000c0a:	f36f 025f 	bfc	r2, #1, #31
	CMP R2, #0				// Compare to 0, aka counter expired
 8000c0e:	2a00      	cmp	r2, #0
	BNE 1b					// Loop if not zero
 8000c10:	d1fa      	bne.n	8000c08 <delay_ms+0x18>

	POP {R0-R2, PC}
 8000c12:	bd07      	pop	{r0, r1, r2, pc}

08000c14 <delay_us>:
//	Register Usage:
//		R0	-	Total counts for provided delay
//		R1 	- 	Argument and Addresses
//		R2	-	Scratch
delay_us:
	PUSH {R0-R2, LR}
 8000c14:	b507      	push	{r0, r1, r2, lr}

	// Convert the argument in microseconds to counts
	LDR R2, =CNT_US		// Load the conversion factor (technically 1x but still)
 8000c16:	f04f 0201 	mov.w	r2, #1
	MUL R0, R1, R2		// Convert microseconds to counts
 8000c1a:	fb01 f002 	mul.w	r0, r1, r2

	// Store desired count
	LDR R1, =TIM2_BASE		// Load timer base address
 8000c1e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	STR R0, [R1, #TIM_CNT]	// Overwrite counter
 8000c22:	6248      	str	r0, [r1, #36]	; 0x24

	// Start count
	LDR R2, [R1, #TIM_CR1]	// Load the current control register
 8000c24:	680a      	ldr	r2, [r1, #0]
	ORR R2, #CNTEN_MASK		// Apply mask to enable counter
 8000c26:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R1, #TIM_CR1]	// Write and start count
 8000c2a:	600a      	str	r2, [r1, #0]

	// Poll counter until count expires (counter enable = 0)
	1:
	LDR R2, [R1, #TIM_CR1]	// Read control register
 8000c2c:	680a      	ldr	r2, [r1, #0]
	BFC R2, #1, #31			// Clear everything except CEN bit
 8000c2e:	f36f 025f 	bfc	r2, #1, #31
	CMP R2, #0				// Compare to 0, aka counter expired
 8000c32:	2a00      	cmp	r2, #0
	BNE 1b					// Loop if not zero
 8000c34:	d1fa      	bne.n	8000c2c <delay_us+0x18>

	POP {R0-R2, PC}
 8000c36:	bd07      	pop	{r0, r1, r2, pc}

08000c38 <delay_sec>:
//	Register Usage:
//		R0	-	Total counts for provided delay
//		R1 	- 	Argument and Addresses
//		R2	-	Scratch
delay_sec:
	PUSH {R0-R2, LR}
 8000c38:	b507      	push	{r0, r1, r2, lr}

	// Convert the argument in seconds to counts
	LDR R2, =CNT_S		// Load the conversion factor
 8000c3a:	4a09      	ldr	r2, [pc, #36]	; (8000c60 <delay_sec+0x28>)
	MUL R0, R1, R2		// Convert seconds to counts
 8000c3c:	fb01 f002 	mul.w	r0, r1, r2

	// Store desired count
	LDR R1, =TIM2_BASE		// Load timer base address
 8000c40:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	STR R0, [R1, #TIM_CNT]	// Overwrite counter
 8000c44:	6248      	str	r0, [r1, #36]	; 0x24

	// Start count
	LDR R2, [R1, #TIM_CR1]	// Load the current control register
 8000c46:	680a      	ldr	r2, [r1, #0]
	ORR R2, #CNTEN_MASK		// Apply mask to enable counter
 8000c48:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R1, #TIM_CR1]	// Write and start count
 8000c4c:	600a      	str	r2, [r1, #0]

	// Poll counter until count expires (counter enable = 0)
	1:
	LDR R2, [R1, #TIM_CR1]	// Read control register
 8000c4e:	680a      	ldr	r2, [r1, #0]
	BFC R2, #1, #31			// Clear everything except CEN bit
 8000c50:	f36f 025f 	bfc	r2, #1, #31
	CMP R2, #0				// Compare to 0, aka counter expired
 8000c54:	2a00      	cmp	r2, #0
	BNE 1b					// Loop if not zero
 8000c56:	d1fa      	bne.n	8000c4e <delay_sec+0x16>

	POP {R0-R2, PC}
 8000c58:	bd07      	pop	{r0, r1, r2, pc}
 8000c5a:	0000      	.short	0x0000
	LDR R1, =RCC_BASE		// Load RCC base address
 8000c5c:	40023800 	.word	0x40023800
	LDR R2, =CNT_S		// Load the conversion factor
 8000c60:	000f4240 	.word	0x000f4240

08000c64 <tone_Init>:
//		R0	-	Scratch
//		R1	-	Addresses
//		R2	-	Scratch
//		R3	-	Scratch
tone_Init:
	PUSH {R0-R3, LR}
 8000c64:	b50f      	push	{r0, r1, r2, r3, lr}

	// Enable GPIOB
	LDR R1, =RCC_BASE		// Load RCC base addr
 8000c66:	4936      	ldr	r1, [pc, #216]	; (8000d40 <tone_Failure+0x48>)
	LDR R2, [R1, #AHB1ENR]	// Read from the AHB1ENR
 8000c68:	6b0a      	ldr	r2, [r1, #48]	; 0x30
	ORR R2, #GPIOBEN		// Apply GPIOB enable mask
 8000c6a:	f042 0202 	orr.w	r2, r2, #2
	STR R2, [R1, #AHB1ENR]	// Write back to AHB1ENR
 8000c6e:	630a      	str	r2, [r1, #48]	; 0x30

	// Enable TIM3 (enabler also lives in RCC)
	LDR R2, [R1, #APB1ENR]	// Read from the APB1 enable register
 8000c70:	6c0a      	ldr	r2, [r1, #64]	; 0x40
	ORR R2, #TIM3EN			// Apply timer 3 enable mask
 8000c72:	f042 0202 	orr.w	r2, r2, #2
	STR R2, [R1, #APB1ENR]	// Write back to APB1ENR
 8000c76:	640a      	str	r2, [r1, #64]	; 0x40

	// Set PB4 as alternate funct
	LDR R1, =GPIOB_BASE				// Load GPIOB base address
 8000c78:	4932      	ldr	r1, [pc, #200]	; (8000d44 <tone_Failure+0x4c>)
	LDR R2, [R1, #GPIO_MODER]		// Read the mode register
 8000c7a:	680a      	ldr	r2, [r1, #0]
	ORR R2, #GPIO_ALTFUN << (4 * 2)	// Apply the 2 bit mask to PB4
 8000c7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
	STR R2, [R1, #GPIO_MODER]		// Write
 8000c80:	600a      	str	r2, [r1, #0]

	// Set alternate function register for PB4
	// PB4 AFR is AFRL [19..16]
	// TIM3_CH1 is alternate function 2
	LDR R2, [R1, #GPIO_AFRL]	// Read current AFRL
 8000c82:	6a0a      	ldr	r2, [r1, #32]
	MOV R0, #PB4_ALTFUN			// Load mask for BFI
 8000c84:	f04f 0002 	mov.w	r0, #2
	BFI R2, R0, #16, #4			// Insert the alt. funct. code into AFRL4
 8000c88:	f360 4213 	bfi	r2, r0, #16, #4
	STR R2, [R1, #GPIO_AFRL]	// Write
 8000c8c:	620a      	str	r2, [r1, #32]

	// Update timer prescaler
	LDR R1, =TIM3_BASE
 8000c8e:	492e      	ldr	r1, [pc, #184]	; (8000d48 <tone_Failure+0x50>)
	MOV R2, #PRESCALE
 8000c90:	f04f 0210 	mov.w	r2, #16
	STR R2, [R1, #TIM_PSC]
 8000c94:	628a      	str	r2, [r1, #40]	; 0x28

	// Configure capture/compare mode register (CCMR)
	// Set output mode to toggle
	// Disable preload
	LDR R1, =TIM3_BASE			// Load Timer 3 base addr
 8000c96:	492c      	ldr	r1, [pc, #176]	; (8000d48 <tone_Failure+0x50>)
	LDR R2, [R1, #TIM_CCMR1]	// Read from the CCMR
 8000c98:	698a      	ldr	r2, [r1, #24]
	MOV R3, #PIN_TOGGLE			// Load toggle output mode
 8000c9a:	f04f 0303 	mov.w	r3, #3
	BFI R2, R3, #4, #3			// Insert toggle command
 8000c9e:	f363 1206 	bfi	r2, r3, #4, #3
	BFC	R2, #3, #1				// Clear (disable) preload
 8000ca2:	f36f 02c3 	bfc	r2, #3, #1
	STR R2, [R1, #TIM_CCMR1]
 8000ca6:	618a      	str	r2, [r1, #24]

	// Set CC1E (capture compare ch1 enable)
	// Set CC1P (capture compare ch1 polarity)
	LDR R2, [R1, #TIM_CCER]	// Read
 8000ca8:	6a0a      	ldr	r2, [r1, #32]
	ORR R2, #0b11 << 0		// CC1E & CC1P live at CCER[1..0]
 8000caa:	f042 0203 	orr.w	r2, r2, #3
	STR R2, [R1, #TIM_CCER]	// Write
 8000cae:	620a      	str	r2, [r1, #32]

	POP {R0-R3, PC}
 8000cb0:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000cb2 <tone_Success>:
//	Register Use:
//		R1	-	Delay arguments
//		R2	-	Scratch
//		R3	-	Address
tone_Success:
	PUSH {R1-R3, LR}
 8000cb2:	b50e      	push	{r1, r2, r3, lr}

	// Load base address
	LDR R3, =TIM3_BASE
 8000cb4:	4b24      	ldr	r3, [pc, #144]	; (8000d48 <tone_Failure+0x50>)


	// Write first frequency
	MOV R2, #NOTE_C5
 8000cb6:	f240 7277 	movw	r2, #1911	; 0x777
	STR R2, [R3, #TIM_ARR]
 8000cba:	62da      	str	r2, [r3, #44]	; 0x2c
	STR R2, [R3, #TIM_CCR]
 8000cbc:	635a      	str	r2, [r3, #52]	; 0x34

	// Turn on clock
	LDR R2, [R3, #TIM_CR1]
 8000cbe:	681a      	ldr	r2, [r3, #0]
	ORR R2, #1
 8000cc0:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R3, #TIM_CR1]
 8000cc4:	601a      	str	r2, [r3, #0]

	// Play note for the desired length
	MOV R1, #NOTE_LEN
 8000cc6:	f04f 01c8 	mov.w	r1, #200	; 0xc8
	BL delay_ms
 8000cca:	f7ff ff91 	bl	8000bf0 <delay_ms>

	// Turn off clock
	LDR R2, [R3, #TIM_CR1]
 8000cce:	681a      	ldr	r2, [r3, #0]
	BFC R2, #0, #1
 8000cd0:	f36f 0200 	bfc	r2, #0, #1
	STR R2, [R3, #TIM_CR1]
 8000cd4:	601a      	str	r2, [r3, #0]

	// Write second frequency
	MOV R2, #NOTE_G5
 8000cd6:	f240 42fc 	movw	r2, #1276	; 0x4fc
	STR R2, [R3, #TIM_ARR]
 8000cda:	62da      	str	r2, [r3, #44]	; 0x2c
	STR R2, [R3, #TIM_CCR]
 8000cdc:	635a      	str	r2, [r3, #52]	; 0x34

	// Turn on clock
	LDR R2, [R3, #TIM_CR1]
 8000cde:	681a      	ldr	r2, [r3, #0]
	ORR R2, #1
 8000ce0:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R3, #TIM_CR1]
 8000ce4:	601a      	str	r2, [r3, #0]

	// Play note for the desired length
	MOV R1, #NOTE_LEN
 8000ce6:	f04f 01c8 	mov.w	r1, #200	; 0xc8
	BL delay_ms
 8000cea:	f7ff ff81 	bl	8000bf0 <delay_ms>

	// Turn off clock
	LDR R2, [R3, #TIM_CR1]
 8000cee:	681a      	ldr	r2, [r3, #0]
	BFC R2, #0, #1
 8000cf0:	f36f 0200 	bfc	r2, #0, #1
	STR R2, [R3, #TIM_CR1]
 8000cf4:	601a      	str	r2, [r3, #0]

	POP {R1-R3, PC}
 8000cf6:	bd0e      	pop	{r1, r2, r3, pc}

08000cf8 <tone_Failure>:
//	Register Use:
//		R1	-	Delay arguments
//		R2	-	Scratch
//		R3	-	Address
tone_Failure:
	PUSH {R1-R3, LR}
 8000cf8:	b50e      	push	{r1, r2, r3, lr}

	// Load base address
	LDR R3, =TIM3_BASE
 8000cfa:	4b13      	ldr	r3, [pc, #76]	; (8000d48 <tone_Failure+0x50>)


	// Write first frequency
	MOV R2, #NOTE_G5
 8000cfc:	f240 42fc 	movw	r2, #1276	; 0x4fc
	STR R2, [R3, #TIM_ARR]
 8000d00:	62da      	str	r2, [r3, #44]	; 0x2c
	STR R2, [R3, #TIM_CCR]
 8000d02:	635a      	str	r2, [r3, #52]	; 0x34

	// Turn on clock
	LDR R2, [R3, #TIM_CR1]
 8000d04:	681a      	ldr	r2, [r3, #0]
	ORR R2, #1
 8000d06:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R3, #TIM_CR1]
 8000d0a:	601a      	str	r2, [r3, #0]

	// Play note for the desired length
	MOV R1, #NOTE_LEN
 8000d0c:	f04f 01c8 	mov.w	r1, #200	; 0xc8
	BL delay_ms
 8000d10:	f7ff ff6e 	bl	8000bf0 <delay_ms>

	// Turn off clock
	LDR R2, [R3, #TIM_CR1]
 8000d14:	681a      	ldr	r2, [r3, #0]
	BFC R2, #0, #1
 8000d16:	f36f 0200 	bfc	r2, #0, #1
	STR R2, [R3, #TIM_CR1]
 8000d1a:	601a      	str	r2, [r3, #0]

	// Write second frequency
	MOV R2, #NOTE_C5
 8000d1c:	f240 7277 	movw	r2, #1911	; 0x777
	STR R2, [R3, #TIM_ARR]
 8000d20:	62da      	str	r2, [r3, #44]	; 0x2c
	STR R2, [R3, #TIM_CCR]
 8000d22:	635a      	str	r2, [r3, #52]	; 0x34

	// Turn on clock
	LDR R2, [R3, #TIM_CR1]
 8000d24:	681a      	ldr	r2, [r3, #0]
	ORR R2, #1
 8000d26:	f042 0201 	orr.w	r2, r2, #1
	STR R2, [R3, #TIM_CR1]
 8000d2a:	601a      	str	r2, [r3, #0]

	// Play note for the desired length
	MOV R1, #NOTE_LEN
 8000d2c:	f04f 01c8 	mov.w	r1, #200	; 0xc8
	BL delay_ms
 8000d30:	f7ff ff5e 	bl	8000bf0 <delay_ms>

	// Turn off clock
	LDR R2, [R3, #TIM_CR1]
 8000d34:	681a      	ldr	r2, [r3, #0]
	BFC R2, #0, #1
 8000d36:	f36f 0200 	bfc	r2, #0, #1
	STR R2, [R3, #TIM_CR1]
 8000d3a:	601a      	str	r2, [r3, #0]

	POP {R1-R3, PC}
 8000d3c:	bd0e      	pop	{r1, r2, r3, pc}
 8000d3e:	0000      	.short	0x0000
	LDR R1, =RCC_BASE		// Load RCC base addr
 8000d40:	40023800 	.word	0x40023800
	LDR R1, =GPIOB_BASE				// Load GPIOB base address
 8000d44:	40020400 	.word	0x40020400
	LDR R1, =TIM3_BASE
 8000d48:	40000400 	.word	0x40000400

08000d4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d4c:	480d      	ldr	r0, [pc, #52]	; (8000d84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d4e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d50:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d54:	480c      	ldr	r0, [pc, #48]	; (8000d88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d56:	490d      	ldr	r1, [pc, #52]	; (8000d8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d58:	4a0d      	ldr	r2, [pc, #52]	; (8000d90 <LoopForever+0xe>)
  movs r3, #0
 8000d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d5c:	e002      	b.n	8000d64 <LoopCopyDataInit>

08000d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d62:	3304      	adds	r3, #4

08000d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d68:	d3f9      	bcc.n	8000d5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d6c:	4c0a      	ldr	r4, [pc, #40]	; (8000d98 <LoopForever+0x16>)
  movs r3, #0
 8000d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d70:	e001      	b.n	8000d76 <LoopFillZerobss>

08000d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d74:	3204      	adds	r2, #4

08000d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d78:	d3fb      	bcc.n	8000d72 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d7a:	f000 f811 	bl	8000da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d7e:	f7ff fda3 	bl	80008c8 <main>

08000d82 <LoopForever>:

LoopForever:
    b LoopForever
 8000d82:	e7fe      	b.n	8000d82 <LoopForever>
  ldr   r0, =_estack
 8000d84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d8c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000d90:	08000efc 	.word	0x08000efc
  ldr r2, =_sbss
 8000d94:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d98:	2000002c 	.word	0x2000002c

08000d9c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d9c:	e7fe      	b.n	8000d9c <ADC_IRQHandler>
	...

08000da0 <__libc_init_array>:
 8000da0:	b570      	push	{r4, r5, r6, lr}
 8000da2:	4d0d      	ldr	r5, [pc, #52]	; (8000dd8 <__libc_init_array+0x38>)
 8000da4:	4c0d      	ldr	r4, [pc, #52]	; (8000ddc <__libc_init_array+0x3c>)
 8000da6:	1b64      	subs	r4, r4, r5
 8000da8:	10a4      	asrs	r4, r4, #2
 8000daa:	2600      	movs	r6, #0
 8000dac:	42a6      	cmp	r6, r4
 8000dae:	d109      	bne.n	8000dc4 <__libc_init_array+0x24>
 8000db0:	4d0b      	ldr	r5, [pc, #44]	; (8000de0 <__libc_init_array+0x40>)
 8000db2:	4c0c      	ldr	r4, [pc, #48]	; (8000de4 <__libc_init_array+0x44>)
 8000db4:	f000 f818 	bl	8000de8 <_init>
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	10a4      	asrs	r4, r4, #2
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	42a6      	cmp	r6, r4
 8000dc0:	d105      	bne.n	8000dce <__libc_init_array+0x2e>
 8000dc2:	bd70      	pop	{r4, r5, r6, pc}
 8000dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dc8:	4798      	blx	r3
 8000dca:	3601      	adds	r6, #1
 8000dcc:	e7ee      	b.n	8000dac <__libc_init_array+0xc>
 8000dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dd2:	4798      	blx	r3
 8000dd4:	3601      	adds	r6, #1
 8000dd6:	e7f2      	b.n	8000dbe <__libc_init_array+0x1e>
 8000dd8:	08000ef4 	.word	0x08000ef4
 8000ddc:	08000ef4 	.word	0x08000ef4
 8000de0:	08000ef4 	.word	0x08000ef4
 8000de4:	08000ef8 	.word	0x08000ef8

08000de8 <_init>:
 8000de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dea:	bf00      	nop
 8000dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dee:	bc08      	pop	{r3}
 8000df0:	469e      	mov	lr, r3
 8000df2:	4770      	bx	lr

08000df4 <_fini>:
 8000df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000df6:	bf00      	nop
 8000df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dfa:	bc08      	pop	{r3}
 8000dfc:	469e      	mov	lr, r3
 8000dfe:	4770      	bx	lr
