/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [2:0] _02_;
  reg [2:0] _03_;
  wire [8:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [61:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [11:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [5:0] celloutsig_0_81z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[129] ? in_data[153] : in_data[124];
  assign celloutsig_1_11z = celloutsig_1_9z ? celloutsig_1_7z : celloutsig_1_6z;
  assign celloutsig_0_17z = celloutsig_0_13z ? celloutsig_0_16z[0] : celloutsig_0_3z[3];
  assign celloutsig_0_19z = celloutsig_0_9z[0] ? celloutsig_0_0z[0] : celloutsig_0_11z[6];
  assign celloutsig_0_23z = celloutsig_0_14z[2] ? celloutsig_0_2z : celloutsig_0_16z[2];
  assign celloutsig_0_39z = ~(celloutsig_0_17z & celloutsig_0_34z);
  assign celloutsig_0_45z = ~(celloutsig_0_15z[2] & celloutsig_0_32z[0]);
  assign celloutsig_0_68z = ~(celloutsig_0_4z & celloutsig_0_44z);
  assign celloutsig_1_14z = ~(celloutsig_1_11z & celloutsig_1_5z);
  assign celloutsig_0_29z = ~(celloutsig_0_4z & celloutsig_0_17z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_16z[5:4], celloutsig_0_6z, celloutsig_0_34z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_43z[4:2];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_7z;
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _18_ <= 9'h000;
    else _18_ <= { celloutsig_0_9z[2:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z };
  assign { _04_[8:6], _00_, _04_[4:0] } = _18_;
  assign celloutsig_0_46z = { celloutsig_0_5z[13:9], celloutsig_0_25z } > { in_data[77:66], celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_52z = celloutsig_0_48z[3:0] > { celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_80z = { _02_[0], celloutsig_0_79z, celloutsig_0_20z } > { celloutsig_0_36z[4:3], celloutsig_0_20z };
  assign celloutsig_1_0z = in_data[178:172] > in_data[157:151];
  assign celloutsig_1_5z = { celloutsig_1_4z[6:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } > { celloutsig_1_4z[7:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[131:122], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } > in_data[171:149];
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z } > { celloutsig_1_4z[4:2], celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_5z[7], celloutsig_0_3z } > { celloutsig_0_0z[1], celloutsig_0_3z };
  assign celloutsig_0_38z = { celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_26z } <= { celloutsig_0_15z, celloutsig_0_32z };
  assign celloutsig_0_44z = { celloutsig_0_14z[2:1], celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_39z } <= { celloutsig_0_15z[8:4], celloutsig_0_27z, celloutsig_0_0z, _01_ };
  assign celloutsig_0_6z = { celloutsig_0_5z[13:7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } <= { in_data[52:40], celloutsig_0_1z };
  assign celloutsig_0_61z = { celloutsig_0_21z[8:1], celloutsig_0_45z, celloutsig_0_45z } <= { celloutsig_0_30z[32:24], celloutsig_0_10z };
  assign celloutsig_0_79z = { celloutsig_0_30z[20:19], celloutsig_0_33z } <= { celloutsig_0_26z[4:3], celloutsig_0_49z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_66z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_17z } <= { celloutsig_1_16z[3:1], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[82:79] <= in_data[38:35];
  assign celloutsig_0_27z = { in_data[50:38], celloutsig_0_0z } <= { celloutsig_0_18z[2:1], celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_31z = { celloutsig_0_30z[55:44], celloutsig_0_19z } <= { celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[164] & ~(celloutsig_1_1z);
  assign celloutsig_1_8z = celloutsig_1_3z & ~(celloutsig_1_7z);
  assign celloutsig_0_36z = { celloutsig_0_25z[6:2], celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_6z } | celloutsig_0_15z[8:1];
  assign celloutsig_0_14z = { in_data[73], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z } | { _00_, _04_[4:0] };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_7z } | { celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_30z = { celloutsig_0_25z[8:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_28z } | in_data[70:9];
  assign celloutsig_0_4z = & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = & in_data[168:162];
  assign celloutsig_1_19z = & in_data[176:160];
  assign celloutsig_0_24z = & celloutsig_0_16z[6:4];
  assign celloutsig_0_28z = & celloutsig_0_15z[11:9];
  assign celloutsig_0_34z = ^ celloutsig_0_30z[54:40];
  assign celloutsig_0_66z = ^ { _03_[2:1], celloutsig_0_2z };
  assign celloutsig_1_7z = ^ { in_data[156:131], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_13z = ^ { in_data[116:99], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_13z = ^ { in_data[58:56], celloutsig_0_4z };
  assign celloutsig_0_20z = ^ { celloutsig_0_15z[9:8], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_2z = ^ { in_data[83:82], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[59:57] >> in_data[81:79];
  assign celloutsig_0_43z = { celloutsig_0_11z[7:3], celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_2z } >> { celloutsig_0_14z[4:1], celloutsig_0_36z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } >> { in_data[63:56], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_49z = { _00_, _04_[4:3], celloutsig_0_39z } >> _01_;
  assign celloutsig_1_17z = in_data[104:98] >> celloutsig_1_4z[8:2];
  assign celloutsig_0_11z = celloutsig_0_5z[12:5] >> { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, _03_ };
  assign celloutsig_0_21z = celloutsig_0_15z[10:2] >> { celloutsig_0_18z[3:1], celloutsig_0_14z };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_16z } >> { celloutsig_0_5z[12:7], celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[181:174], celloutsig_1_0z, celloutsig_1_1z } >> in_data[148:139];
  assign celloutsig_0_26z = { celloutsig_0_9z[2:1], celloutsig_0_0z } >> { celloutsig_0_15z[9:6], celloutsig_0_20z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >> { in_data[23:20], celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_5z[4:2] >> in_data[88:86];
  assign celloutsig_0_33z = { celloutsig_0_5z[11:6], celloutsig_0_31z } - { celloutsig_0_32z, celloutsig_0_18z };
  assign celloutsig_0_48z = { celloutsig_0_5z[9:0], celloutsig_0_46z, celloutsig_0_39z } - celloutsig_0_43z;
  assign celloutsig_0_7z = { celloutsig_0_5z[11], celloutsig_0_1z, celloutsig_0_2z } - celloutsig_0_5z[4:2];
  assign celloutsig_0_81z = celloutsig_0_16z[7:2] - { celloutsig_0_61z, celloutsig_0_10z, celloutsig_0_52z, celloutsig_0_34z, celloutsig_0_68z, celloutsig_0_17z };
  assign celloutsig_1_10z = { celloutsig_1_4z[1:0], celloutsig_1_3z } - celloutsig_1_4z[2:0];
  assign celloutsig_0_9z = { celloutsig_0_0z[2:1], celloutsig_0_2z } - in_data[4:2];
  assign celloutsig_1_15z = { in_data[166:162], celloutsig_1_5z, celloutsig_1_6z } - in_data[159:153];
  assign celloutsig_1_16z = { celloutsig_1_15z[1:0], celloutsig_1_11z, celloutsig_1_11z } - { in_data[127:125], celloutsig_1_14z };
  assign celloutsig_0_15z = { _04_[6], _00_, _04_[4:1], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z } - { celloutsig_0_14z[0], _03_, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_10z, _03_, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[53:49], _03_ } - { celloutsig_0_11z[4:0], celloutsig_0_9z };
  assign _04_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
