0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.ip_user_files/bd/design_1/ip/design_1_LOGIC_GATE_0_0/sim/design_1_LOGIC_GATE_0_0.v,1591138256,verilog,,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.ip_user_files/bd/design_1/sim/design_1.v,,design_1_LOGIC_GATE_0_0,,,,,,,,
,,,,,,,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.ip_user_files/bd/design_1/sim/design_1.v,1591137840,verilog,,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1591137840,verilog,,,,design_1_wrapper,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.srcs/sources_1/new/LOGIC_GATE.v,1591137685,verilog,,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/HIGH_LOW_IP/HIGH_LOW_IP.ip_user_files/bd/design_1/ip/design_1_LOGIC_GATE_0_0/sim/design_1_LOGIC_GATE_0_0.v,,LOGIC_GATE,,,,,,,,
