{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665288121413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665288121413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 01:02:01 2022 " "Processing started: Sun Oct 09 01:02:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665288121413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288121413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula07 -c Aula07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula07 -c Aula07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288121414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665288121907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665288121907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130773 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130775 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130777 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130779 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130781 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130783 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/logicaDesvio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130785 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/logicaDesvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/flipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130787 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130789 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130789 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodergeneric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodergeneric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGeneric-comportamento " "Found design unit 1: decoderGeneric-comportamento" {  } { { "decoderGeneric.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/decoderGeneric.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130791 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGeneric " "Found entity 1: decoderGeneric" {  } { { "decoderGeneric.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/decoderGeneric.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130793 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130795 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula07-arquitetura " "Found design unit 1: Aula07-arquitetura" {  } { { "Aula07.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/Aula07.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130797 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula07 " "Found entity 1: Aula07" {  } { { "Aula07.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/Aula07.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicaled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicaled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaLED-comportamento " "Found design unit 1: logicaLED-comportamento" {  } { { "logicaLED.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/logicaLED.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130799 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaLED " "Found entity 1: logicaLED" {  } { { "logicaLED.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/logicaLED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665288130799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288130799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula07 " "Elaborating entity \"Aula07\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665288130839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Aula07.vhd" "CPU" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/Aula07.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REGA\"" {  } { { "CPU.vhd" "REGA" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:ENDRET " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:ENDRET\"" {  } { { "CPU.vhd" "ENDRET" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop CPU:CPU\|flipFlop:FLAG " "Elaborating entity \"flipFlop\" for hierarchy \"CPU:CPU\|flipFlop:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderGeneric CPU:CPU\|decoderGeneric:DECODER " "Elaborating entity \"decoderGeneric\" for hierarchy \"CPU:CPU\|decoderGeneric:DECODER\"" {  } { { "CPU.vhd" "DECODER" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:logicaDesvio " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:logicaDesvio\"" {  } { { "CPU.vhd" "logicaDesvio" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/CPU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Aula07.vhd" "ROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/Aula07.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DECODER_BLOCOS " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DECODER_BLOCOS\"" {  } { { "Aula07.vhd" "DECODER_BLOCOS" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/Aula07.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Aula07.vhd" "RAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/Aula07.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaLED logicaLED:LOGICALEDS " "Elaborating entity \"logicaLED\" for hierarchy \"logicaLED:LOGICALEDS\"" {  } { { "Aula07.vhd" "LOGICALEDS" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/Aula07.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288130881 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1665288131155 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665288131155 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula07/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665288131160 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665288131160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665288131640 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "265 " "265 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665288132055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665288132163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665288132163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665288132206 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665288132206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665288132206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665288132206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665288132227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 01:02:12 2022 " "Processing ended: Sun Oct 09 01:02:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665288132227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665288132227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665288132227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665288132227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665288201764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665288201764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 01:03:21 2022 " "Processing started: Sun Oct 09 01:03:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665288201764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1665288201764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Aula07 -c Aula07 --netlist_type=sgate " "Command: quartus_npp Aula07 -c Aula07 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1665288201764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1665288201961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665288201980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 01:03:21 2022 " "Processing ended: Sun Oct 09 01:03:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665288201980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665288201980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665288201980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1665288201980 ""}
