# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../rtl/xilinx_ip/clk_pll" --include "../../../../mycpu.ip_user_files/ipstatic/hdl" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" \
"../../../../../../rtl/xilinx_ip/clk_pll/clk_pll.v" \
"../../../../../../rtl/xilinx_ip/axi_ram/sim/axi_ram.v" \
"../../../../../../rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" \
"../../../../../../rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/CU.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/EX.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/ID.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/IF.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/PC.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/Top.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/WB.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" \
"../../../../../../rtl/axi_wrap/axi_wrap.v" \
"../../../../../../rtl/ram_wrap/axi_wrap_ram.v" \
"../../../../../../rtl/CONFREG/confreg.v" \
"../../../../mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" \
"../../../../../../rtl/soc_axi_lite_top.v" \
"../../../../../../testbench/mycpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
