module wideexpr_00941(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {4{{(ctrl[3]?(ctrl[3]?(ctrl[1]?5'sb00011:6'sb010110):2'sb01):($signed(~&(s6)))+(((4'sb0010)-(3'sb011))>>>(+(2'sb01))))}}};
  assign y1 = {3{((ctrl[7]?s6:5'sb10101))|(4'sb1010)}};
  assign y2 = (s1)<<<(-((ctrl[6]?(ctrl[7]?s7:-(2'sb11)):(-((ctrl[7]?s4:s2)))&(4'sb1000))));
  assign y3 = 6'sb000010;
  assign y4 = ^($signed({1{{$signed(s2),(+(6'sb100100))!=(+(2'sb11)),s6,(6'sb001010)&((3'sb100)+(3'sb111))}}}));
  assign y5 = (s2)<<($signed((6'sb101110)>>>((-(2'b01))-((5'sb01110)^~(4'sb1110)))));
  assign y6 = ({6'sb011101,~|(({(5'sb11000)<<(s4),$signed(s2),$signed(s6)})^({$signed(s5),$signed(s6),$signed(s3),3'b101})),s0})|(~^(+(2'sb11)));
  assign y7 = $unsigned(s6);
endmodule
