RaR/modules/Fsm_ps2.v:8: syntax error
RaR/modules/Fsm_ps2.v:8: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:15: syntax error
RaR/modules/Fsm_ps2.v:15: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:18: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:22: error: Invalid module item.
RaR/modules/Fsm_ps2.v:23: syntax error
RaR/modules/Fsm_ps2.v:27: error: Invalid module item.
RaR/modules/Fsm_ps2.v:28: syntax error
RaR/modules/Fsm_ps2.v:28: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:32: syntax error
RaR/modules/Fsm_ps2.v:32: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:36: syntax error
RaR/modules/Fsm_ps2.v:36: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:40: syntax error
RaR/modules/Fsm_ps2.v:40: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:44: syntax error
RaR/modules/Fsm_ps2.v:44: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:45: error: Invalid module instantiation
RaR/modules/Fsm_ps2.v:48: syntax error
hdlbits_testbenches/Fsm_ps2_0_tb.v:3: error: Invalid module item.
hdlbits_testbenches/Fsm_ps2_0_tb.v:8: error: 'clk' has already been declared in this scope.
RaR/modules/Fsm_ps2.v:2:      : It was declared here as a net.
hdlbits_testbenches/Fsm_ps2_0_tb.v:9: error: 'in' has already been declared in this scope.
RaR/modules/Fsm_ps2.v:3:      : It was declared here as a net.
hdlbits_testbenches/Fsm_ps2_0_tb.v:10: error: 'reset' has already been declared in this scope.
RaR/modules/Fsm_ps2.v:4:      : It was declared here as a net.
hdlbits_testbenches/Fsm_ps2_0_tb.v:12: error: 'done' has already been declared in this scope.
RaR/modules/Fsm_ps2.v:5:      : It was declared here as a variable.
Module file path: RaR/modules/Fsm_ps2.v
Testbench file path: hdlbits_testbenches/Fsm_ps2_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'RaR/simulations/Fsm_ps2_sim', 'RaR/modules/Fsm_ps2.v', 'hdlbits_testbenches/Fsm_ps2_0_tb.v']' returned non-zero exit status 25.
