{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572367154669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572367154676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 01:39:14 2019 " "Processing started: Wed Oct 30 01:39:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572367154676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367154676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_eight_ten -c tx_eight_ten " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_eight_ten -c tx_eight_ten" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367154676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572367155302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572367155302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163222 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163222 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163222 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163222 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163222 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten " "Found entity 1: tx_eight_ten" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163223 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(18) " "Verilog HDL warning at tx_eight_ten_cp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572367163225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(20) " "Verilog HDL warning at tx_eight_ten_cp.v(20): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572367163225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(22) " "Verilog HDL warning at tx_eight_ten_cp.v(22): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572367163225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_cp " "Found entity 1: tx_eight_ten_cp" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(16) " "Verilog HDL warning at tx_eight_ten_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572367163227 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(18) " "Verilog HDL warning at tx_eight_ten_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572367163227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_dp " "Found entity 1: tx_eight_ten_dp" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_ten " "Found entity 1: eight_ten" {  } { { "eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_tb " "Found entity 1: tx_eight_ten_tb" {  } { { "tx_eight_ten_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572367163232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_eight_ten " "Elaborating entity \"tx_eight_ten\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572367163255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_cp tx_eight_ten_cp:tx_eight_ten_cp " "Elaborating entity \"tx_eight_ten_cp\" for hierarchy \"tx_eight_ten_cp:tx_eight_ten_cp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_cp" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_cp.v(16) " "Verilog HDL Case Statement warning at tx_eight_ten_cp.v(16): incomplete case statement has no default case item" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_eight_ten_cp.v(16) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(16): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_eight_ten_cp.v(16) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(16): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[0\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[1\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[2\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[3\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[4\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163257 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[5\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163258 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[6\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163258 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[7\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163258 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[8\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163258 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[9\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163258 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_eight_ten_cp.v(16) " "Inferred latch for \"tx_en\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163258 "|tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_dp tx_eight_ten_dp:tx_eight_ten_dp " "Elaborating entity \"tx_eight_ten_dp\" for hierarchy \"tx_eight_ten_dp:tx_eight_ten_dp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_dp" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572367163258 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_dp.v(14) " "Verilog HDL Case Statement warning at tx_eight_ten_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572367163259 "|tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_eight_ten_dp.v(14) " "Verilog HDL Always Construct warning at tx_eight_ten_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572367163259 "|tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_eight_ten_dp.v(14) " "Inferred latch for \"tx_out\" at tx_eight_ten_dp.v(14)" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367163259 "|tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_ten eight_ten:eight_ten " "Elaborating entity \"eight_ten\" for hierarchy \"eight_ten:eight_ten\"" {  } { { "tx_eight_ten.v" "eight_ten" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572367163259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:baud_counter\"" {  } { { "tx_eight_ten.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572367163260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572367163261 "|tx_eight_ten|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:bit_cnt\"" {  } { { "tx_eight_ten.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572367163261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"PipeReg:baud_cnt\"" {  } { { "tx_eight_ten.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572367163263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|tx_en " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572367163695 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572367163695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_dp:tx_eight_ten_dp\|tx_out " "Latch tx_eight_ten_dp:tx_eight_ten_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572367163696 ""}  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572367163696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572367163696 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572367163696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572367163696 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572367163696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572367163696 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572367163696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] " "Latch tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572367163696 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572367163696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572367163835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/output_files/tx_eight_ten.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/output_files/tx_eight_ten.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367164038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572367164103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572367164103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572367164130 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572367164130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572367164130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572367164130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572367164140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 01:39:24 2019 " "Processing ended: Wed Oct 30 01:39:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572367164140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572367164140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572367164140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572367164140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572367165234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572367165240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 01:39:24 2019 " "Processing started: Wed Oct 30 01:39:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572367165240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572367165240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tx_eight_ten -c tx_eight_ten " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tx_eight_ten -c tx_eight_ten" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572367165240 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572367165352 ""}
{ "Info" "0" "" "Project  = tx_eight_ten" {  } {  } 0 0 "Project  = tx_eight_ten" 0 0 "Fitter" 0 0 1572367165353 ""}
{ "Info" "0" "" "Revision = tx_eight_ten" {  } {  } 0 0 "Revision = tx_eight_ten" 0 0 "Fitter" 0 0 1572367165353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572367165575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572367165575 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tx_eight_ten 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"tx_eight_ten\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572367165582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572367165624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572367165624 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572367165991 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572367166014 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572367166206 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572367166414 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1572367175945 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 24 global CLKCTRL_G10 " "clk~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1572367176185 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1572367176185 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572367176185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572367176190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572367176190 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572367176191 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572367176192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572367176192 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572367176192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572367176192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572367176192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572367176192 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572367176228 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572367181148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tx_eight_ten.sdc " "Synopsys Design Constraints File file not found: 'tx_eight_ten.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572367181149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572367181149 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572367181151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572367181151 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572367181151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572367181157 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1572367181262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572367194738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572367201688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572367204869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572367204869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572367205766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572367209479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572367209479 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1572367214115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572367220386 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572367220386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572367220392 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572367221435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572367221475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572367221799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572367221799 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572367222090 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572367224802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/output_files/tx_eight_ten.fit.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/output_files/tx_eight_ten.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572367225086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6840 " "Peak virtual memory: 6840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572367225458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 01:40:25 2019 " "Processing ended: Wed Oct 30 01:40:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572367225458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572367225458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572367225458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572367225458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572367226450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572367226455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 01:40:26 2019 " "Processing started: Wed Oct 30 01:40:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572367226455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572367226455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tx_eight_ten -c tx_eight_ten " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tx_eight_ten -c tx_eight_ten" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572367226455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572367227294 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572367232229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572367232579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 01:40:32 2019 " "Processing ended: Wed Oct 30 01:40:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572367232579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572367232579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572367232579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572367232579 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572367233201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572367233688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572367233697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 01:40:33 2019 " "Processing started: Wed Oct 30 01:40:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572367233697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572367233697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tx_eight_ten -c tx_eight_ten " "Command: quartus_sta tx_eight_ten -c tx_eight_ten" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572367233698 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572367233816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572367234548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572367234548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367234590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367234590 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572367235045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tx_eight_ten.sdc " "Synopsys Design Constraints File file not found: 'tx_eight_ten.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572367235079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367235079 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572367235080 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572367235080 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572367235080 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572367235081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572367235081 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572367235082 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572367235088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572367235112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572367235112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.991 " "Worst-case setup slack is -10.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.991             -55.303 rst  " "  -10.991             -55.303 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.756            -127.768 clk  " "   -5.756            -127.768 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367235113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.856 " "Worst-case hold slack is -0.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.856              -0.856 rst  " "   -0.856              -0.856 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk  " "    0.292               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367235118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367235122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367235126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.740 " "Worst-case minimum pulse width slack is -1.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740             -51.199 rst  " "   -1.740             -51.199 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.559 clk  " "   -0.394             -12.559 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367235127 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572367235141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572367235169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572367235927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572367235975 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572367235988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572367235988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.469 " "Worst-case setup slack is -10.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.469             -52.594 rst  " "  -10.469             -52.594 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.323            -117.420 clk  " "   -5.323            -117.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367235989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.728 " "Worst-case hold slack is -0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -0.728 rst  " "   -0.728              -0.728 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk  " "    0.153               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367235995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367235995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367235998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367236002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.584 " "Worst-case minimum pulse width slack is -1.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584             -47.240 rst  " "   -1.584             -47.240 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.578 clk  " "   -0.394             -13.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367236004 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572367236016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572367236168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572367236892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572367236948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572367236954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572367236954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.279 " "Worst-case setup slack is -7.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.279             -34.862 rst  " "   -7.279             -34.862 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.505             -78.348 clk  " "   -3.505             -78.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367236956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.500 " "Worst-case hold slack is -0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -0.500 rst  " "   -0.500              -0.500 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clk  " "    0.086               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367236962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367236966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367236971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.085 " "Worst-case minimum pulse width slack is -1.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085             -23.091 rst  " "   -1.085             -23.091 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -1.879 clk  " "   -0.079              -1.879 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367236972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367236972 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572367236988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572367237133 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572367237137 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572367237137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.444 " "Worst-case setup slack is -6.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.444             -30.880 rst  " "   -6.444             -30.880 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122             -69.607 clk  " "   -3.122             -69.607 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367237138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.453 " "Worst-case hold slack is -0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453              -0.453 rst  " "   -0.453              -0.453 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 clk  " "    0.028               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367237144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367237148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572367237152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.979 " "Worst-case minimum pulse width slack is -0.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979             -20.345 rst  " "   -0.979             -20.345 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -1.888 clk  " "   -0.080              -1.888 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572367237154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572367237154 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572367238372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572367238373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5178 " "Peak virtual memory: 5178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572367238460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 01:40:38 2019 " "Processing ended: Wed Oct 30 01:40:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572367238460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572367238460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572367238460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572367238460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572367239466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572367239471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 01:40:39 2019 " "Processing started: Wed Oct 30 01:40:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572367239471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572367239471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tx_eight_ten -c tx_eight_ten " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tx_eight_ten -c tx_eight_ten" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572367239471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572367240404 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1572367240437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tx_eight_ten.vo D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/simulation/modelsim/ simulation " "Generated file tx_eight_ten.vo in folder \"D:/Verilog/EECE490_Midterm/UART/tx_eight_ten/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572367240555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572367240598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 01:40:40 2019 " "Processing ended: Wed Oct 30 01:40:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572367240598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572367240598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572367240598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572367240598 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572367241225 ""}
