
Robonaut.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b364  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  0800b538  0800b538  0001b538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb60  0800bb60  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb60  0800bb60  0001bb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb68  0800bb68  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb68  0800bb68  0001bb68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb6c  0800bb6c  0001bb6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800bb70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000888  200001e4  0800bd54  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a6c  0800bd54  00020a6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000181c5  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029c7  00000000  00000000  000383d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  0003ada0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001248  00000000  00000000  0003c0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000063fd  00000000  00000000  0003d320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001844b  00000000  00000000  0004371d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faff5  00000000  00000000  0005bb68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00156b5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065a0  00000000  00000000  00156bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0015d150  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0015d21c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b51c 	.word	0x0800b51c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	0800b51c 	.word	0x0800b51c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <LS_LED_Light>:
#include <stdbool.h>
#include <math.h>

// Az utolsó beadott érték mindig 33-nál nagyobb legyen!
void LS_LED_Light(SPI_HandleTypeDef *hspi, uint8_t *leds_to_light)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	; 0x28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
	uint8_t fb_leds_on[4] = {0};
 8000f96:	2300      	movs	r3, #0
 8000f98:	613b      	str	r3, [r7, #16]
	uint8_t fb_leds_on_temp[4] = {0};
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60fb      	str	r3, [r7, #12]
	for (int i=0; leds_to_light[i]<33; i++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	; 0x24
 8000fa2:	e082      	b.n	80010aa <LS_LED_Light+0x11e>
	{
		switch(leds_to_light[i]/8) {
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	08db      	lsrs	r3, r3, #3
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	d877      	bhi.n	80010a4 <LS_LED_Light+0x118>
 8000fb4:	a201      	add	r2, pc, #4	; (adr r2, 8000fbc <LS_LED_Light+0x30>)
 8000fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fba:	bf00      	nop
 8000fbc:	08000fcd 	.word	0x08000fcd
 8000fc0:	08001003 	.word	0x08001003
 8000fc4:	08001039 	.word	0x08001039
 8000fc8:	0800106f 	.word	0x0800106f
		case 0:
			fb_leds_on_temp[3] = 1;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	73fb      	strb	r3, [r7, #15]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
 8000fd4:	e006      	b.n	8000fe4 <LS_LED_Light+0x58>
				fb_leds_on_temp[3] <<= 1;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	73fb      	strb	r3, [r7, #15]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8000fde:	6a3b      	ldr	r3, [r7, #32]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	623b      	str	r3, [r7, #32]
 8000fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	4413      	add	r3, r2
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	f003 0307 	and.w	r3, r3, #7
 8000ff0:	6a3a      	ldr	r2, [r7, #32]
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	dbef      	blt.n	8000fd6 <LS_LED_Light+0x4a>
			}
			fb_leds_on[3] |= fb_leds_on_temp[3];
 8000ff6:	7cfa      	ldrb	r2, [r7, #19]
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	74fb      	strb	r3, [r7, #19]
			break;
 8001000:	e050      	b.n	80010a4 <LS_LED_Light+0x118>
		case 1:
			fb_leds_on_temp[2] = 1;
 8001002:	2301      	movs	r3, #1
 8001004:	73bb      	strb	r3, [r7, #14]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
 800100a:	e006      	b.n	800101a <LS_LED_Light+0x8e>
				fb_leds_on_temp[2] <<= 1;
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	b2db      	uxtb	r3, r3
 8001012:	73bb      	strb	r3, [r7, #14]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	3301      	adds	r3, #1
 8001018:	61fb      	str	r3, [r7, #28]
 800101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101c:	683a      	ldr	r2, [r7, #0]
 800101e:	4413      	add	r3, r2
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	69fa      	ldr	r2, [r7, #28]
 8001028:	429a      	cmp	r2, r3
 800102a:	dbef      	blt.n	800100c <LS_LED_Light+0x80>
			}
			fb_leds_on[2] |= fb_leds_on_temp[2];
 800102c:	7cba      	ldrb	r2, [r7, #18]
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	4313      	orrs	r3, r2
 8001032:	b2db      	uxtb	r3, r3
 8001034:	74bb      	strb	r3, [r7, #18]
			break;
 8001036:	e035      	b.n	80010a4 <LS_LED_Light+0x118>
		case 2:
			fb_leds_on_temp[1] = 1;
 8001038:	2301      	movs	r3, #1
 800103a:	737b      	strb	r3, [r7, #13]
			for (int j=0; j<leds_to_light[i]%8; j++){
 800103c:	2300      	movs	r3, #0
 800103e:	61bb      	str	r3, [r7, #24]
 8001040:	e006      	b.n	8001050 <LS_LED_Light+0xc4>
				fb_leds_on_temp[1] <<= 1;
 8001042:	7b7b      	ldrb	r3, [r7, #13]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	b2db      	uxtb	r3, r3
 8001048:	737b      	strb	r3, [r7, #13]
			for (int j=0; j<leds_to_light[i]%8; j++){
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	3301      	adds	r3, #1
 800104e:	61bb      	str	r3, [r7, #24]
 8001050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001052:	683a      	ldr	r2, [r7, #0]
 8001054:	4413      	add	r3, r2
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	429a      	cmp	r2, r3
 8001060:	dbef      	blt.n	8001042 <LS_LED_Light+0xb6>
			}
			fb_leds_on[1] |= fb_leds_on_temp[1];
 8001062:	7c7a      	ldrb	r2, [r7, #17]
 8001064:	7b7b      	ldrb	r3, [r7, #13]
 8001066:	4313      	orrs	r3, r2
 8001068:	b2db      	uxtb	r3, r3
 800106a:	747b      	strb	r3, [r7, #17]
			break;
 800106c:	e01a      	b.n	80010a4 <LS_LED_Light+0x118>
		case 3:
			fb_leds_on_temp[0] = 1;
 800106e:	2301      	movs	r3, #1
 8001070:	733b      	strb	r3, [r7, #12]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	e006      	b.n	8001086 <LS_LED_Light+0xfa>
				fb_leds_on_temp[0] <<= 1;
 8001078:	7b3b      	ldrb	r3, [r7, #12]
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	b2db      	uxtb	r3, r3
 800107e:	733b      	strb	r3, [r7, #12]
			for (int j=0; j<leds_to_light[i]%8; j++){
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	3301      	adds	r3, #1
 8001084:	617b      	str	r3, [r7, #20]
 8001086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	4413      	add	r3, r2
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	429a      	cmp	r2, r3
 8001096:	dbef      	blt.n	8001078 <LS_LED_Light+0xec>
			}
			fb_leds_on[0] |= fb_leds_on_temp[0];
 8001098:	7c3a      	ldrb	r2, [r7, #16]
 800109a:	7b3b      	ldrb	r3, [r7, #12]
 800109c:	4313      	orrs	r3, r2
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	743b      	strb	r3, [r7, #16]
			break;
 80010a2:	bf00      	nop
	for (int i=0; leds_to_light[i]<33; i++)
 80010a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a6:	3301      	adds	r3, #1
 80010a8:	627b      	str	r3, [r7, #36]	; 0x24
 80010aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b20      	cmp	r3, #32
 80010b4:	f67f af76 	bls.w	8000fa4 <LS_LED_Light+0x18>
		}
	}
	LS_LED_Send(hspi, fb_leds_on);
 80010b8:	f107 0310 	add.w	r3, r7, #16
 80010bc:	4619      	mov	r1, r3
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f000 f804 	bl	80010cc <LS_LED_Send>
}
 80010c4:	bf00      	nop
 80010c6:	3728      	adds	r7, #40	; 0x28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <LS_LED_Send>:

void LS_LED_Send(SPI_HandleTypeDef *hspi, uint8_t *leds_on)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	6039      	str	r1, [r7, #0]
	// Send bits with SPI
	HAL_SPI_Transmit(hspi, leds_on, 4, 100);
 80010d6:	2364      	movs	r3, #100	; 0x64
 80010d8:	2204      	movs	r2, #4
 80010da:	6839      	ldr	r1, [r7, #0]
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f003 fe3c 	bl	8004d5a <HAL_SPI_Transmit>

	// Latch enable
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);
 80010e2:	2201      	movs	r2, #1
 80010e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e8:	480b      	ldr	r0, [pc, #44]	; (8001118 <LS_LED_Send+0x4c>)
 80010ea:	f002 fe17 	bl	8003d1c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010f4:	4808      	ldr	r0, [pc, #32]	; (8001118 <LS_LED_Send+0x4c>)
 80010f6:	f002 fe11 	bl	8003d1c <HAL_GPIO_WritePin>

	//Output enable
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 80010fa:	2201      	movs	r2, #1
 80010fc:	2104      	movs	r1, #4
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <LS_LED_Send+0x50>)
 8001100:	f002 fe0c 	bl	8003d1c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	2104      	movs	r1, #4
 8001108:	4804      	ldr	r0, [pc, #16]	; (800111c <LS_LED_Send+0x50>)
 800110a:	f002 fe07 	bl	8003d1c <HAL_GPIO_WritePin>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40020800 	.word	0x40020800
 800111c:	40020c00 	.word	0x40020c00

08001120 <LS_INF_Send>:

void LS_INF_Send(SPI_HandleTypeDef *hspi, uint8_t *infs_on)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	// Send bits with SPI
	HAL_SPI_Transmit(hspi, infs_on, 4, 100);
 800112a:	2364      	movs	r3, #100	; 0x64
 800112c:	2204      	movs	r2, #4
 800112e:	6839      	ldr	r1, [r7, #0]
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f003 fe12 	bl	8004d5a <HAL_SPI_Transmit>

	// Inf Latch enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001136:	2201      	movs	r2, #1
 8001138:	f44f 7100 	mov.w	r1, #512	; 0x200
 800113c:	480c      	ldr	r0, [pc, #48]	; (8001170 <LS_INF_Send+0x50>)
 800113e:	f002 fded 	bl	8003d1c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001148:	4809      	ldr	r0, [pc, #36]	; (8001170 <LS_INF_Send+0x50>)
 800114a:	f002 fde7 	bl	8003d1c <HAL_GPIO_WritePin>

	// Inf Output enable
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001154:	4806      	ldr	r0, [pc, #24]	; (8001170 <LS_INF_Send+0x50>)
 8001156:	f002 fde1 	bl	8003d1c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001160:	4803      	ldr	r0, [pc, #12]	; (8001170 <LS_INF_Send+0x50>)
 8001162:	f002 fddb 	bl	8003d1c <HAL_GPIO_WritePin>
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40020000 	.word	0x40020000

08001174 <LS_ADC_ChipSelect>:
			  HAL_Delay(100);
		  }
}

void LS_ADC_ChipSelect(int CS)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	switch(CS) {
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3b01      	subs	r3, #1
 8001180:	2b03      	cmp	r3, #3
 8001182:	d827      	bhi.n	80011d4 <LS_ADC_ChipSelect+0x60>
 8001184:	a201      	add	r2, pc, #4	; (adr r2, 800118c <LS_ADC_ChipSelect+0x18>)
 8001186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118a:	bf00      	nop
 800118c:	0800119d 	.word	0x0800119d
 8001190:	080011ab 	.word	0x080011ab
 8001194:	080011b9 	.word	0x080011b9
 8001198:	080011c7 	.word	0x080011c7
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a2:	481b      	ldr	r0, [pc, #108]	; (8001210 <LS_ADC_ChipSelect+0x9c>)
 80011a4:	f002 fdba 	bl	8003d1c <HAL_GPIO_WritePin>
		break;
 80011a8:	e02d      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011b0:	4818      	ldr	r0, [pc, #96]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011b2:	f002 fdb3 	bl	8003d1c <HAL_GPIO_WritePin>
		break;
 80011b6:	e026      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011be:	4815      	ldr	r0, [pc, #84]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011c0:	f002 fdac 	bl	8003d1c <HAL_GPIO_WritePin>
		break;
 80011c4:	e01f      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011cc:	4811      	ldr	r0, [pc, #68]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011ce:	f002 fda5 	bl	8003d1c <HAL_GPIO_WritePin>
		break;
 80011d2:	e018      	b.n	8001206 <LS_ADC_ChipSelect+0x92>
	default:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011da:	480d      	ldr	r0, [pc, #52]	; (8001210 <LS_ADC_ChipSelect+0x9c>)
 80011dc:	f002 fd9e 	bl	8003d1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80011e0:	2201      	movs	r2, #1
 80011e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011e8:	f002 fd98 	bl	8003d1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f2:	4808      	ldr	r0, [pc, #32]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 80011f4:	f002 fd92 	bl	8003d1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <LS_ADC_ChipSelect+0xa0>)
 8001200:	f002 fd8c 	bl	8003d1c <HAL_GPIO_WritePin>
	}
}
 8001204:	bf00      	nop
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40020800 	.word	0x40020800
 8001214:	40020400 	.word	0x40020400

08001218 <LS_Holavonal_favago>:
	sum -= 32*250;
	line = (double)weighted_sum/sum;
	return line;
}

float LS_Holavonal_favago(uint16_t *ADC_values, int prev_value, int* summ, int* MA_sum){
 8001218:	b480      	push	{r7}
 800121a:	b089      	sub	sp, #36	; 0x24
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	603b      	str	r3, [r7, #0]
    int m = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
    int sum = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	61bb      	str	r3, [r7, #24]
    float alpha = 0.1;
 800122e:	4b30      	ldr	r3, [pc, #192]	; (80012f0 <LS_Holavonal_favago+0xd8>)
 8001230:	613b      	str	r3, [r7, #16]
    *summ = 0;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
    for(int i=0; i<32; i++){
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e01c      	b.n	8001278 <LS_Holavonal_favago+0x60>
        if (ADC_values[i] > 2500){
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	4413      	add	r3, r2
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800124c:	4293      	cmp	r3, r2
 800124e:	d910      	bls.n	8001272 <LS_Holavonal_favago+0x5a>
        	*summ += ADC_values[i];
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	0052      	lsls	r2, r2, #1
 8001258:	68f9      	ldr	r1, [r7, #12]
 800125a:	440a      	add	r2, r1
 800125c:	8812      	ldrh	r2, [r2, #0]
 800125e:	441a      	add	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	601a      	str	r2, [r3, #0]
            sum += i;
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	4413      	add	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
            m++;
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	3301      	adds	r3, #1
 8001270:	61fb      	str	r3, [r7, #28]
    for(int i=0; i<32; i++){
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	3301      	adds	r3, #1
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	2b1f      	cmp	r3, #31
 800127c:	dddf      	ble.n	800123e <LS_Holavonal_favago+0x26>
        }
    }
    if(m == 0)
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d105      	bne.n	8001290 <LS_Holavonal_favago+0x78>
		return prev_value;
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	ee07 3a90 	vmov	s15, r3
 800128a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800128e:	e027      	b.n	80012e0 <LS_Holavonal_favago+0xc8>
    *MA_sum = alpha * *summ + (1-alpha) * *MA_sum;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	ee07 3a90 	vmov	s15, r3
 8001298:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800129c:	edd7 7a04 	vldr	s15, [r7, #16]
 80012a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80012a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80012ac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	ee07 3a90 	vmov	s15, r3
 80012b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012c8:	ee17 2a90 	vmov	r2, s15
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	601a      	str	r2, [r3, #0]
    return sum/m;
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	fb92 f3f3 	sdiv	r3, r2, r3
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80012e0:	eeb0 0a67 	vmov.f32	s0, s15
 80012e4:	3724      	adds	r7, #36	; 0x24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	3dcccccd 	.word	0x3dcccccd

080012f4 <LineSensor_FrontAndBack>:
	}
}

void LineSensor_FrontAndBack(UART_HandleTypeDef *huart, SPI_HandleTypeDef *hspi_led, SPI_HandleTypeDef *hspi_sense_front,
		SPI_HandleTypeDef *hspi_sense_rear, uint16_t *ADC_values_front, uint16_t *ADC_values_rear)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b090      	sub	sp, #64	; 0x40
 80012f8:	af02      	add	r7, sp, #8
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	603b      	str	r3, [r7, #0]
	uint8_t leds_on[4];// = {1, 1, 1, 1};

	uint8_t ADC_inputs[] = {0, 8, 16, 24, 32, 40, 48, 56};
 8001302:	4a92      	ldr	r2, [pc, #584]	; (800154c <LineSensor_FrontAndBack+0x258>)
 8001304:	f107 0318 	add.w	r3, r7, #24
 8001308:	e892 0003 	ldmia.w	r2, {r0, r1}
 800130c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t ADC_received_msg[2];

	//LS_INF_Send(&hspi3, leds_off);

	// Turn on first set of LEDs
	leds_on[0] = 1;leds_on[1] = 1;leds_on[2] = 1;leds_on[3] = 1;
 8001310:	2301      	movs	r3, #1
 8001312:	f887 3020 	strb.w	r3, [r7, #32]
 8001316:	2301      	movs	r3, #1
 8001318:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 800131c:	2301      	movs	r3, #1
 800131e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001322:	2301      	movs	r3, #1
 8001324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	LS_INF_Send(hspi_led, leds_on);
 8001328:	f107 0320 	add.w	r3, r7, #32
 800132c:	4619      	mov	r1, r3
 800132e:	68b8      	ldr	r0, [r7, #8]
 8001330:	f7ff fef6 	bl	8001120 <LS_INF_Send>
	HAL_Delay(1);
 8001334:	2001      	movs	r0, #1
 8001336:	f001 ffb5 	bl	80032a4 <HAL_Delay>
	// Retrieve data from first set of ADCs - Front
	for (int i=1; i<5; i++)
 800133a:	2301      	movs	r3, #1
 800133c:	637b      	str	r3, [r7, #52]	; 0x34
 800133e:	e02a      	b.n	8001396 <LineSensor_FrontAndBack+0xa2>
	{
	  LS_ADC_ChipSelect(i);
 8001340:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001342:	f7ff ff17 	bl	8001174 <LS_ADC_ChipSelect>
	  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[0], ADC_received_msg, 2, 100);
 8001346:	f107 0214 	add.w	r2, r7, #20
 800134a:	f107 0118 	add.w	r1, r7, #24
 800134e:	2364      	movs	r3, #100	; 0x64
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2302      	movs	r3, #2
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f003 fe3c 	bl	8004fd2 <HAL_SPI_TransmitReceive>
	  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[0], ADC_received_msg, 2, 100);
 800135a:	f107 0214 	add.w	r2, r7, #20
 800135e:	f107 0118 	add.w	r1, r7, #24
 8001362:	2364      	movs	r3, #100	; 0x64
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2302      	movs	r3, #2
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f003 fe32 	bl	8004fd2 <HAL_SPI_TransmitReceive>
	  ADC_values_front[(i-1)*8] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 800136e:	7d7b      	ldrb	r3, [r7, #21]
 8001370:	b21a      	sxth	r2, r3
 8001372:	7d3b      	ldrb	r3, [r7, #20]
 8001374:	021b      	lsls	r3, r3, #8
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b219      	sxth	r1, r3
 800137c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800137e:	3b01      	subs	r3, #1
 8001380:	011b      	lsls	r3, r3, #4
 8001382:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001384:	4413      	add	r3, r2
 8001386:	b28a      	uxth	r2, r1
 8001388:	801a      	strh	r2, [r3, #0]
	  LS_ADC_ChipSelect(0);
 800138a:	2000      	movs	r0, #0
 800138c:	f7ff fef2 	bl	8001174 <LS_ADC_ChipSelect>
	for (int i=1; i<5; i++)
 8001390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001392:	3301      	adds	r3, #1
 8001394:	637b      	str	r3, [r7, #52]	; 0x34
 8001396:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001398:	2b04      	cmp	r3, #4
 800139a:	ddd1      	ble.n	8001340 <LineSensor_FrontAndBack+0x4c>
	}
	// Ez működjön, aztán lehet optimalizálni, hogy egy loopon belül kérjük be az adatokat mindettőtől
	// Retrieve data from first set of ADCs - Rear
	for (int i=1; i<5; i++)
 800139c:	2301      	movs	r3, #1
 800139e:	633b      	str	r3, [r7, #48]	; 0x30
 80013a0:	e02a      	b.n	80013f8 <LineSensor_FrontAndBack+0x104>
	{
	  LS_ADC_ChipSelect(i);
 80013a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80013a4:	f7ff fee6 	bl	8001174 <LS_ADC_ChipSelect>
	  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[0], ADC_received_msg, 2, 100);
 80013a8:	f107 0214 	add.w	r2, r7, #20
 80013ac:	f107 0118 	add.w	r1, r7, #24
 80013b0:	2364      	movs	r3, #100	; 0x64
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	2302      	movs	r3, #2
 80013b6:	6838      	ldr	r0, [r7, #0]
 80013b8:	f003 fe0b 	bl	8004fd2 <HAL_SPI_TransmitReceive>
	  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[0], ADC_received_msg, 2, 100);
 80013bc:	f107 0214 	add.w	r2, r7, #20
 80013c0:	f107 0118 	add.w	r1, r7, #24
 80013c4:	2364      	movs	r3, #100	; 0x64
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2302      	movs	r3, #2
 80013ca:	6838      	ldr	r0, [r7, #0]
 80013cc:	f003 fe01 	bl	8004fd2 <HAL_SPI_TransmitReceive>
	  ADC_values_rear[(i-1)*8] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 80013d0:	7d7b      	ldrb	r3, [r7, #21]
 80013d2:	b21a      	sxth	r2, r3
 80013d4:	7d3b      	ldrb	r3, [r7, #20]
 80013d6:	021b      	lsls	r3, r3, #8
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b219      	sxth	r1, r3
 80013de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013e0:	3b01      	subs	r3, #1
 80013e2:	011b      	lsls	r3, r3, #4
 80013e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80013e6:	4413      	add	r3, r2
 80013e8:	b28a      	uxth	r2, r1
 80013ea:	801a      	strh	r2, [r3, #0]
	  LS_ADC_ChipSelect(0);
 80013ec:	2000      	movs	r0, #0
 80013ee:	f7ff fec1 	bl	8001174 <LS_ADC_ChipSelect>
	for (int i=1; i<5; i++)
 80013f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013f4:	3301      	adds	r3, #1
 80013f6:	633b      	str	r3, [r7, #48]	; 0x30
 80013f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013fa:	2b04      	cmp	r3, #4
 80013fc:	ddd1      	ble.n	80013a2 <LineSensor_FrontAndBack+0xae>
	}

	// Shift the LEDs by one
	for (int k=0; k<7; k++)
 80013fe:	2300      	movs	r3, #0
 8001400:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001402:	e099      	b.n	8001538 <LineSensor_FrontAndBack+0x244>
	{
	  leds_on[0] <<= 1;
 8001404:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	b2db      	uxtb	r3, r3
 800140c:	f887 3020 	strb.w	r3, [r7, #32]
	  leds_on[1] <<= 1;
 8001410:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	b2db      	uxtb	r3, r3
 8001418:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	  leds_on[2] <<= 1;
 800141c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	b2db      	uxtb	r3, r3
 8001424:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  leds_on[3] <<= 1;
 8001428:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	b2db      	uxtb	r3, r3
 8001430:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  LS_INF_Send(hspi_led, leds_on);
 8001434:	f107 0320 	add.w	r3, r7, #32
 8001438:	4619      	mov	r1, r3
 800143a:	68b8      	ldr	r0, [r7, #8]
 800143c:	f7ff fe70 	bl	8001120 <LS_INF_Send>
	  HAL_Delay(1);
 8001440:	2001      	movs	r0, #1
 8001442:	f001 ff2f 	bl	80032a4 <HAL_Delay>

	  //Retrieve data from the ADCs at the active LEDs - Front
	  for (int i=1; i<5; i++)
 8001446:	2301      	movs	r3, #1
 8001448:	62bb      	str	r3, [r7, #40]	; 0x28
 800144a:	e034      	b.n	80014b6 <LineSensor_FrontAndBack+0x1c2>
	  {
		  LS_ADC_ChipSelect(i);
 800144c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800144e:	f7ff fe91 	bl	8001174 <LS_ADC_ChipSelect>
		  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 8001452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001454:	3301      	adds	r3, #1
 8001456:	f107 0218 	add.w	r2, r7, #24
 800145a:	18d1      	adds	r1, r2, r3
 800145c:	f107 0214 	add.w	r2, r7, #20
 8001460:	2364      	movs	r3, #100	; 0x64
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	2302      	movs	r3, #2
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f003 fdb3 	bl	8004fd2 <HAL_SPI_TransmitReceive>
		  HAL_SPI_TransmitReceive(hspi_sense_front, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 800146c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800146e:	3301      	adds	r3, #1
 8001470:	f107 0218 	add.w	r2, r7, #24
 8001474:	18d1      	adds	r1, r2, r3
 8001476:	f107 0214 	add.w	r2, r7, #20
 800147a:	2364      	movs	r3, #100	; 0x64
 800147c:	9300      	str	r3, [sp, #0]
 800147e:	2302      	movs	r3, #2
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f003 fda6 	bl	8004fd2 <HAL_SPI_TransmitReceive>
		  ADC_values_front[(i-1)*8+k+1] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 8001486:	7d7b      	ldrb	r3, [r7, #21]
 8001488:	b21a      	sxth	r2, r3
 800148a:	7d3b      	ldrb	r3, [r7, #20]
 800148c:	021b      	lsls	r3, r3, #8
 800148e:	b21b      	sxth	r3, r3
 8001490:	4313      	orrs	r3, r2
 8001492:	b219      	sxth	r1, r3
 8001494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001496:	3b01      	subs	r3, #1
 8001498:	00da      	lsls	r2, r3, #3
 800149a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800149c:	4413      	add	r3, r2
 800149e:	3301      	adds	r3, #1
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80014a4:	4413      	add	r3, r2
 80014a6:	b28a      	uxth	r2, r1
 80014a8:	801a      	strh	r2, [r3, #0]
		  LS_ADC_ChipSelect(0);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f7ff fe62 	bl	8001174 <LS_ADC_ChipSelect>
	  for (int i=1; i<5; i++)
 80014b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014b2:	3301      	adds	r3, #1
 80014b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80014b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	ddc7      	ble.n	800144c <LineSensor_FrontAndBack+0x158>
	  }

	  // Szintén lehet optimalizálni
	  // Retrieve data from the ADCs at the active LEDs - Front
	  for (int i=1; i<5; i++)
 80014bc:	2301      	movs	r3, #1
 80014be:	627b      	str	r3, [r7, #36]	; 0x24
 80014c0:	e034      	b.n	800152c <LineSensor_FrontAndBack+0x238>
	  {
		  LS_ADC_ChipSelect(i);
 80014c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80014c4:	f7ff fe56 	bl	8001174 <LS_ADC_ChipSelect>
		  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 80014c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014ca:	3301      	adds	r3, #1
 80014cc:	f107 0218 	add.w	r2, r7, #24
 80014d0:	18d1      	adds	r1, r2, r3
 80014d2:	f107 0214 	add.w	r2, r7, #20
 80014d6:	2364      	movs	r3, #100	; 0x64
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2302      	movs	r3, #2
 80014dc:	6838      	ldr	r0, [r7, #0]
 80014de:	f003 fd78 	bl	8004fd2 <HAL_SPI_TransmitReceive>
		  HAL_SPI_TransmitReceive(hspi_sense_rear, &ADC_inputs[k+1], ADC_received_msg, 2, 100);
 80014e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e4:	3301      	adds	r3, #1
 80014e6:	f107 0218 	add.w	r2, r7, #24
 80014ea:	18d1      	adds	r1, r2, r3
 80014ec:	f107 0214 	add.w	r2, r7, #20
 80014f0:	2364      	movs	r3, #100	; 0x64
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2302      	movs	r3, #2
 80014f6:	6838      	ldr	r0, [r7, #0]
 80014f8:	f003 fd6b 	bl	8004fd2 <HAL_SPI_TransmitReceive>
		  ADC_values_rear[(i-1)*8+k+1] = ADC_received_msg[1] | (ADC_received_msg[0] << 8);
 80014fc:	7d7b      	ldrb	r3, [r7, #21]
 80014fe:	b21a      	sxth	r2, r3
 8001500:	7d3b      	ldrb	r3, [r7, #20]
 8001502:	021b      	lsls	r3, r3, #8
 8001504:	b21b      	sxth	r3, r3
 8001506:	4313      	orrs	r3, r2
 8001508:	b219      	sxth	r1, r3
 800150a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150c:	3b01      	subs	r3, #1
 800150e:	00da      	lsls	r2, r3, #3
 8001510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001512:	4413      	add	r3, r2
 8001514:	3301      	adds	r3, #1
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800151a:	4413      	add	r3, r2
 800151c:	b28a      	uxth	r2, r1
 800151e:	801a      	strh	r2, [r3, #0]
		  LS_ADC_ChipSelect(0);
 8001520:	2000      	movs	r0, #0
 8001522:	f7ff fe27 	bl	8001174 <LS_ADC_ChipSelect>
	  for (int i=1; i<5; i++)
 8001526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001528:	3301      	adds	r3, #1
 800152a:	627b      	str	r3, [r7, #36]	; 0x24
 800152c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800152e:	2b04      	cmp	r3, #4
 8001530:	ddc7      	ble.n	80014c2 <LineSensor_FrontAndBack+0x1ce>
	for (int k=0; k<7; k++)
 8001532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001534:	3301      	adds	r3, #1
 8001536:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800153a:	2b06      	cmp	r3, #6
 800153c:	f77f af62 	ble.w	8001404 <LineSensor_FrontAndBack+0x110>
//			line_pos[0] = ADC_values_rear[i];
//	}

//	unsigned char BT_send_msg_buff[200];
//	LS_BT_SendData(huart, BT_send_msg_buff, ADC_values_rear);
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3738      	adds	r7, #56	; 0x38
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	0800b540 	.word	0x0800b540

08001550 <LS_feedback_all>:

void LS_feedback_all(SPI_HandleTypeDef *hspi_led, uint16_t *ADC_values)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
	uint8_t fb_leds_to_light[5] = {50, 50, 50, 50, 50};
 800155a:	4a1c      	ldr	r2, [pc, #112]	; (80015cc <LS_feedback_all+0x7c>)
 800155c:	f107 0310 	add.w	r3, r7, #16
 8001560:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001564:	6018      	str	r0, [r3, #0]
 8001566:	3304      	adds	r3, #4
 8001568:	7019      	strb	r1, [r3, #0]
	uint8_t leds_off[4] = {0};
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
	int j = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
		for (int i=0; i<32; i++){
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
 8001576:	e016      	b.n	80015a6 <LS_feedback_all+0x56>
			if (ADC_values[i]>2500){
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	4413      	add	r3, r2
 8001580:	881b      	ldrh	r3, [r3, #0]
 8001582:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001586:	4293      	cmp	r3, r2
 8001588:	d90a      	bls.n	80015a0 <LS_feedback_all+0x50>
				fb_leds_to_light[j] = i;
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	b2d9      	uxtb	r1, r3
 800158e:	f107 0210 	add.w	r2, r7, #16
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	4413      	add	r3, r2
 8001596:	460a      	mov	r2, r1
 8001598:	701a      	strb	r2, [r3, #0]
				j++;
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3301      	adds	r3, #1
 800159e:	61fb      	str	r3, [r7, #28]
		for (int i=0; i<32; i++){
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	3301      	adds	r3, #1
 80015a4:	61bb      	str	r3, [r7, #24]
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	2b1f      	cmp	r3, #31
 80015aa:	dde5      	ble.n	8001578 <LS_feedback_all+0x28>
			}
		}

	LS_LED_Send(hspi_led, leds_off);
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	4619      	mov	r1, r3
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff fd8a 	bl	80010cc <LS_LED_Send>
	LS_LED_Light(hspi_led, fb_leds_to_light);
 80015b8:	f107 0310 	add.w	r3, r7, #16
 80015bc:	4619      	mov	r1, r3
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fce4 	bl	8000f8c <LS_LED_Light>
}
 80015c4:	bf00      	nop
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	0800b548 	.word	0x0800b548

080015d0 <LS_delta_angle>:
	}
	LS_LED_Send(hspi_led, leds_off);
	LS_LED_Light(hspi_led, fb_leds_to_light);
}

float LS_delta_angle(float p1, float p2){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80015da:	edc7 0a00 	vstr	s1, [r7]
    float delta = atan((p2-(31-p1))*6.5/460);
 80015de:	eeb3 7a0f 	vmov.f32	s14, #63	; 0x41f80000  31.0
 80015e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80015e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ea:	ed97 7a00 	vldr	s14, [r7]
 80015ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f2:	ee17 0a90 	vmov	r0, s15
 80015f6:	f7fe ffc7 	bl	8000588 <__aeabi_f2d>
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	4b16      	ldr	r3, [pc, #88]	; (8001658 <LS_delta_angle+0x88>)
 8001600:	f7ff f81a 	bl	8000638 <__aeabi_dmul>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	a310      	add	r3, pc, #64	; (adr r3, 8001650 <LS_delta_angle+0x80>)
 800160e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001612:	f7ff f93b 	bl	800088c <__aeabi_ddiv>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	ec43 2b17 	vmov	d7, r2, r3
 800161e:	eeb0 0a47 	vmov.f32	s0, s14
 8001622:	eef0 0a67 	vmov.f32	s1, s15
 8001626:	f008 fcdb 	bl	8009fe0 <atan>
 800162a:	ec53 2b10 	vmov	r2, r3, d0
 800162e:	4610      	mov	r0, r2
 8001630:	4619      	mov	r1, r3
 8001632:	f7ff fad9 	bl	8000be8 <__aeabi_d2f>
 8001636:	4603      	mov	r3, r0
 8001638:	60fb      	str	r3, [r7, #12]
    return delta;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	ee07 3a90 	vmov	s15, r3
}
 8001640:	eeb0 0a67 	vmov.f32	s0, s15
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	f3af 8000 	nop.w
 8001650:	00000000 	.word	0x00000000
 8001654:	407cc000 	.word	0x407cc000
 8001658:	401a0000 	.word	0x401a0000
 800165c:	00000000 	.word	0x00000000

08001660 <LS_p>:



float LS_p(float f1){
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	ed87 0a01 	vstr	s0, [r7, #4]
    float p = (15.5-f1)*0.0065;//m-ben adja vissza a p-t
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7fe ff8c 	bl	8000588 <__aeabi_f2d>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	f04f 0000 	mov.w	r0, #0
 8001678:	490f      	ldr	r1, [pc, #60]	; (80016b8 <LS_p+0x58>)
 800167a:	f7fe fe25 	bl	80002c8 <__aeabi_dsub>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4610      	mov	r0, r2
 8001684:	4619      	mov	r1, r3
 8001686:	a30a      	add	r3, pc, #40	; (adr r3, 80016b0 <LS_p+0x50>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe ffd4 	bl	8000638 <__aeabi_dmul>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff faa6 	bl	8000be8 <__aeabi_d2f>
 800169c:	4603      	mov	r3, r0
 800169e:	60fb      	str	r3, [r7, #12]
    return p;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	ee07 3a90 	vmov	s15, r3
}
 80016a6:	eeb0 0a67 	vmov.f32	s0, s15
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	76c8b439 	.word	0x76c8b439
 80016b4:	3f7a9fbe 	.word	0x3f7a9fbe
 80016b8:	402f0000 	.word	0x402f0000

080016bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b0aa      	sub	sp, #168	; 0xa8
 80016c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016c2:	f001 fd7d 	bl	80031c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c6:	f000 f9a7 	bl	8001a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ca:	f000 fe71 	bl	80023b0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80016ce:	f000 fa67 	bl	8001ba0 <MX_I2C1_Init>
  MX_I2C3_Init();
 80016d2:	f000 fac1 	bl	8001c58 <MX_I2C3_Init>
  MX_SPI1_Init();
 80016d6:	f000 faed 	bl	8001cb4 <MX_SPI1_Init>
  MX_SPI2_Init();
 80016da:	f000 fb21 	bl	8001d20 <MX_SPI2_Init>
  MX_SPI3_Init();
 80016de:	f000 fb55 	bl	8001d8c <MX_SPI3_Init>
  MX_ADC1_Init();
 80016e2:	f000 fa0b 	bl	8001afc <MX_ADC1_Init>
  MX_TIM2_Init();
 80016e6:	f000 fb89 	bl	8001dfc <MX_TIM2_Init>
  MX_TIM3_Init();
 80016ea:	f000 fc07 	bl	8001efc <MX_TIM3_Init>
  MX_TIM4_Init();
 80016ee:	f000 fc7f 	bl	8001ff0 <MX_TIM4_Init>
  MX_TIM13_Init();
 80016f2:	f000 fdbb 	bl	800226c <MX_TIM13_Init>
  MX_TIM5_Init();
 80016f6:	f000 fd0d 	bl	8002114 <MX_TIM5_Init>
  MX_I2C2_Init();
 80016fa:	f000 fa7f 	bl	8001bfc <MX_I2C2_Init>
  MX_USART2_UART_Init();
 80016fe:	f000 fe03 	bl	8002308 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001702:	f000 fe2b 	bl	800235c <MX_USART6_UART_Init>
  MX_TIM7_Init();
 8001706:	f000 fd7b 	bl	8002200 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // initialize vl53l1x communication parameters
  Dev1->I2cHandle = &hi2c2;
 800170a:	4bac      	ldr	r3, [pc, #688]	; (80019bc <main+0x300>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4aac      	ldr	r2, [pc, #688]	; (80019c0 <main+0x304>)
 8001710:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
  Dev1->I2cDevAddr = 0x52;
 8001714:	4ba9      	ldr	r3, [pc, #676]	; (80019bc <main+0x300>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2252      	movs	r2, #82	; 0x52
 800171a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
//  HAL_Delay(2); // 2ms reset time
//  HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, GPIO_PIN_RESET);
//  HAL_Delay(2); // 2ms reset time

  // set ToF1
  HAL_GPIO_WritePin(ToF_XSDN_36_GPIO_Port, ToF_XSDN_36_Pin, GPIO_PIN_SET);
 800171e:	2201      	movs	r2, #1
 8001720:	2101      	movs	r1, #1
 8001722:	48a8      	ldr	r0, [pc, #672]	; (80019c4 <main+0x308>)
 8001724:	f002 fafa 	bl	8003d1c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8001728:	2002      	movs	r0, #2
 800172a:	f001 fdbb 	bl	80032a4 <HAL_Delay>

  //unsigned char ADC_value_string[10];
  //uint8_t leds_on[4];// = {1, 1, 1, 1};
  //uint8_t fb_leds_on[4] = {0};
  //uint8_t fb_leds_to_light[5] = {50, 50, 50, 50, 50};
  uint16_t ADC_values_front[32] = {0};
 800172e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001732:	2240      	movs	r2, #64	; 0x40
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f005 ff3e 	bl	80075b8 <memset>
  uint16_t ADC_values_rear[32] = {0};
 800173c:	f107 030c 	add.w	r3, r7, #12
 8001740:	2240      	movs	r2, #64	; 0x40
 8001742:	2100      	movs	r1, #0
 8001744:	4618      	mov	r0, r3
 8001746:	f005 ff37 	bl	80075b8 <memset>
  float line_pos[2];
//  bool feedback_rear = false;
  float delta, p, str_angle;
  int pwm_val;
  enum circuit_section circuit_Section = Fast_section;
 800174a:	2301      	movs	r3, #1
 800174c:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
//  circuit_Section = Fast_section;
  //LS_INF_Send(&hspi3, leds_off);

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); // Dead man switch PWM input
 8001750:	2100      	movs	r1, #0
 8001752:	489d      	ldr	r0, [pc, #628]	; (80019c8 <main+0x30c>)
 8001754:	f004 f9e6 	bl	8005b24 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);    // Dead man switch PWM input
 8001758:	2104      	movs	r1, #4
 800175a:	489b      	ldr	r0, [pc, #620]	; (80019c8 <main+0x30c>)
 800175c:	f004 f906 	bl	800596c <HAL_TIM_IC_Start>

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001760:	2100      	movs	r1, #0
 8001762:	489a      	ldr	r0, [pc, #616]	; (80019cc <main+0x310>)
 8001764:	f003 ffea 	bl	800573c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001768:	2104      	movs	r1, #4
 800176a:	4899      	ldr	r0, [pc, #612]	; (80019d0 <main+0x314>)
 800176c:	f003 ffe6 	bl	800573c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001770:	2100      	movs	r1, #0
 8001772:	4898      	ldr	r0, [pc, #608]	; (80019d4 <main+0x318>)
 8001774:	f003 ffe2 	bl	800573c <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  LineSensor_FrontAndBack(&huart2, &hspi3, &hspi1, &hspi2, ADC_values_front, ADC_values_rear);
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	9301      	str	r3, [sp, #4]
 800177e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	4b94      	ldr	r3, [pc, #592]	; (80019d8 <main+0x31c>)
 8001786:	4a95      	ldr	r2, [pc, #596]	; (80019dc <main+0x320>)
 8001788:	4995      	ldr	r1, [pc, #596]	; (80019e0 <main+0x324>)
 800178a:	4896      	ldr	r0, [pc, #600]	; (80019e4 <main+0x328>)
 800178c:	f7ff fdb2 	bl	80012f4 <LineSensor_FrontAndBack>
	  line_pos[0] = LS_Holavonal_favago(ADC_values_front, line_pos[0], &summ, &MA_sum_front);
 8001790:	edd7 7a01 	vldr	s15, [r7, #4]
 8001794:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001798:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 800179c:	4b92      	ldr	r3, [pc, #584]	; (80019e8 <main+0x32c>)
 800179e:	4a93      	ldr	r2, [pc, #588]	; (80019ec <main+0x330>)
 80017a0:	ee17 1a90 	vmov	r1, s15
 80017a4:	f7ff fd38 	bl	8001218 <LS_Holavonal_favago>
 80017a8:	eef0 7a40 	vmov.f32	s15, s0
 80017ac:	edc7 7a01 	vstr	s15, [r7, #4]
	  line_pos[1] = LS_Holavonal_favago(ADC_values_rear, line_pos[1], &summ2, &MA_sum_rear);
 80017b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80017b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017b8:	f107 000c 	add.w	r0, r7, #12
 80017bc:	4b8c      	ldr	r3, [pc, #560]	; (80019f0 <main+0x334>)
 80017be:	4a8d      	ldr	r2, [pc, #564]	; (80019f4 <main+0x338>)
 80017c0:	ee17 1a90 	vmov	r1, s15
 80017c4:	f7ff fd28 	bl	8001218 <LS_Holavonal_favago>
 80017c8:	eef0 7a40 	vmov.f32	s15, s0
 80017cc:	edc7 7a02 	vstr	s15, [r7, #8]
	  LS_feedback_all(&hspi3, ADC_values_front);
 80017d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017d4:	4619      	mov	r1, r3
 80017d6:	4882      	ldr	r0, [pc, #520]	; (80019e0 <main+0x324>)
 80017d8:	f7ff feba 	bl	8001550 <LS_feedback_all>
//	  //LS_feedback_led(&hspi3, line_pos, feedback_rear);

	  delta = LS_delta_angle(line_pos[0], line_pos[1]);
 80017dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80017e4:	eef0 0a47 	vmov.f32	s1, s14
 80017e8:	eeb0 0a67 	vmov.f32	s0, s15
 80017ec:	f7ff fef0 	bl	80015d0 <LS_delta_angle>
 80017f0:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94
	  p = LS_p(line_pos[0]);
 80017f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f8:	eeb0 0a67 	vmov.f32	s0, s15
 80017fc:	f7ff ff30 	bl	8001660 <LS_p>
 8001800:	ed87 0a24 	vstr	s0, [r7, #144]	; 0x90
	  pwm_val = MotorDrive(&htim4, duty_motor);
 8001804:	4b7c      	ldr	r3, [pc, #496]	; (80019f8 <main+0x33c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	4872      	ldr	r0, [pc, #456]	; (80019d4 <main+0x318>)
 800180c:	f000 ff2b 	bl	8002666 <MotorDrive>
 8001810:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	  ServoPosition(&htim5, str_angle);
 8001814:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8001818:	f7fe feb6 	bl	8000588 <__aeabi_f2d>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	ec43 2b10 	vmov	d0, r2, r3
 8001824:	4869      	ldr	r0, [pc, #420]	; (80019cc <main+0x310>)
 8001826:	f000 ff37 	bl	8002698 <ServoPosition>
	  if(duty_MA>10){
 800182a:	4b74      	ldr	r3, [pc, #464]	; (80019fc <main+0x340>)
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001834:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	dd06      	ble.n	800184c <main+0x190>
		  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_SET);
 800183e:	2201      	movs	r2, #1
 8001840:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001844:	486e      	ldr	r0, [pc, #440]	; (8001a00 <main+0x344>)
 8001846:	f002 fa69 	bl	8003d1c <HAL_GPIO_WritePin>
 800184a:	e005      	b.n	8001858 <main+0x19c>
		  }
	  else
		  HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 800184c:	2200      	movs	r2, #0
 800184e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001852:	486b      	ldr	r0, [pc, #428]	; (8001a00 <main+0x344>)
 8001854:	f002 fa62 	bl	8003d1c <HAL_GPIO_WritePin>
	  //	float kp=-0.75;
	  //	float kd=1.0;
	  //	float kp=-10;
	  //	float kd=0.0;

	  switch(circuit_Section) {
 8001858:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 800185c:	2b04      	cmp	r3, #4
 800185e:	d88b      	bhi.n	8001778 <main+0xbc>
 8001860:	a201      	add	r2, pc, #4	; (adr r2, 8001868 <main+0x1ac>)
 8001862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001866:	bf00      	nop
 8001868:	080018ff 	.word	0x080018ff
 800186c:	0800187d 	.word	0x0800187d
 8001870:	080018bf 	.word	0x080018bf
 8001874:	0800192f 	.word	0x0800192f
 8001878:	0800196f 	.word	0x0800196f
	  	  case Fast_section:
			duty_motor = 80;
 800187c:	4b5e      	ldr	r3, [pc, #376]	; (80019f8 <main+0x33c>)
 800187e:	2250      	movs	r2, #80	; 0x50
 8001880:	601a      	str	r2, [r3, #0]
			str_angle = SteeringAngle(p, delta, KP_FAST, KD_FAST);
 8001882:	eddf 1a60 	vldr	s3, [pc, #384]	; 8001a04 <main+0x348>
 8001886:	ed9f 1a60 	vldr	s2, [pc, #384]	; 8001a08 <main+0x34c>
 800188a:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 800188e:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 8001892:	f000 ff61 	bl	8002758 <SteeringAngle>
 8001896:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
			if (decel_end_flag == 0 && 10000 < MA_sum_front){
 800189a:	4b5c      	ldr	r3, [pc, #368]	; (8001a0c <main+0x350>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f040 8082 	bne.w	80019a8 <main+0x2ec>
 80018a4:	4b50      	ldr	r3, [pc, #320]	; (80019e8 <main+0x32c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f242 7210 	movw	r2, #10000	; 0x2710
 80018ac:	4293      	cmp	r3, r2
 80018ae:	dd7b      	ble.n	80019a8 <main+0x2ec>
			  // kb. 2 másodpercenkétn előidéz egy interruptot
			  HAL_TIM_Base_Start_IT(&htim7);
 80018b0:	4857      	ldr	r0, [pc, #348]	; (8001a10 <main+0x354>)
 80018b2:	f003 fe4b 	bl	800554c <HAL_TIM_Base_Start_IT>
			  circuit_Section = Braking;
 80018b6:	2302      	movs	r3, #2
 80018b8:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			}
			break;
 80018bc:	e074      	b.n	80019a8 <main+0x2ec>
	  	  case Braking:
	  		chicane_coming=true;
 80018be:	4b55      	ldr	r3, [pc, #340]	; (8001a14 <main+0x358>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
	  		duty_motor = 8;
 80018c4:	4b4c      	ldr	r3, [pc, #304]	; (80019f8 <main+0x33c>)
 80018c6:	2208      	movs	r2, #8
 80018c8:	601a      	str	r2, [r3, #0]
	  		str_angle = SteeringAngle(p, delta, KP_FAST, KD_FAST);
 80018ca:	eddf 1a4e 	vldr	s3, [pc, #312]	; 8001a04 <main+0x348>
 80018ce:	ed9f 1a4e 	vldr	s2, [pc, #312]	; 8001a08 <main+0x34c>
 80018d2:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 80018d6:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 80018da:	f000 ff3d 	bl	8002758 <SteeringAngle>
 80018de:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (decel_end_flag == 3){
 80018e2:	4b4a      	ldr	r3, [pc, #296]	; (8001a0c <main+0x350>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2b03      	cmp	r3, #3
 80018e8:	d160      	bne.n	80019ac <main+0x2f0>
				HAL_TIM_Base_Stop_IT(&htim7);
 80018ea:	4849      	ldr	r0, [pc, #292]	; (8001a10 <main+0x354>)
 80018ec:	f003 fe9e 	bl	800562c <HAL_TIM_Base_Stop_IT>
				decel_end_flag =0;
 80018f0:	4b46      	ldr	r3, [pc, #280]	; (8001a0c <main+0x350>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
				circuit_Section = Slow_section;
 80018f6:	2300      	movs	r3, #0
 80018f8:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			}
	  		break;
 80018fc:	e056      	b.n	80019ac <main+0x2f0>
//				decel_end_flag =0;
//				circuit_Section = Slow_section;
//			}
//	  		break;
	  	  case Slow_section:
	  		duty_motor = 20;
 80018fe:	4b3e      	ldr	r3, [pc, #248]	; (80019f8 <main+0x33c>)
 8001900:	2214      	movs	r2, #20
 8001902:	601a      	str	r2, [r3, #0]
	  		str_angle = SteeringAngle(p, delta, KP_SLOW, KD_SLOW);
 8001904:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 8001908:	eeb9 1a00 	vmov.f32	s2, #144	; 0xc0800000 -4.0
 800190c:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 8001910:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 8001914:	f000 ff20 	bl	8002758 <SteeringAngle>
 8001918:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (MA_sum_front < 8000){
 800191c:	4b32      	ldr	r3, [pc, #200]	; (80019e8 <main+0x32c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001924:	da44      	bge.n	80019b0 <main+0x2f4>
	  			 circuit_Section = Slow_waiting;
 8001926:	2303      	movs	r3, #3
 8001928:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
	  		}
	  		break;
 800192c:	e040      	b.n	80019b0 <main+0x2f4>
	  	  case Slow_waiting:
	  		duty_motor = 20;
 800192e:	4b32      	ldr	r3, [pc, #200]	; (80019f8 <main+0x33c>)
 8001930:	2214      	movs	r2, #20
 8001932:	601a      	str	r2, [r3, #0]
			str_angle = SteeringAngle(p, delta, KP_SLOW, KD_SLOW);
 8001934:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 8001938:	eeb9 1a00 	vmov.f32	s2, #144	; 0xc0800000 -4.0
 800193c:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 8001940:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 8001944:	f000 ff08 	bl	8002758 <SteeringAngle>
 8001948:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (decel_end_flag == 0 && 10000 < MA_sum_front){
 800194c:	4b2f      	ldr	r3, [pc, #188]	; (8001a0c <main+0x350>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d12f      	bne.n	80019b4 <main+0x2f8>
 8001954:	4b24      	ldr	r3, [pc, #144]	; (80019e8 <main+0x32c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f242 7210 	movw	r2, #10000	; 0x2710
 800195c:	4293      	cmp	r3, r2
 800195e:	dd29      	ble.n	80019b4 <main+0x2f8>
	  			HAL_TIM_Base_Start_IT(&htim7);
 8001960:	482b      	ldr	r0, [pc, #172]	; (8001a10 <main+0x354>)
 8001962:	f003 fdf3 	bl	800554c <HAL_TIM_Base_Start_IT>
	  			circuit_Section = Acceleration;
 8001966:	2304      	movs	r3, #4
 8001968:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
	  		}
	  		break;
 800196c:	e022      	b.n	80019b4 <main+0x2f8>
//			if (MA_sum_front < 8000){
//				 circuit_Section = Acceleration;
//			}
//			break;
	  	  case Acceleration:
	  		duty_motor = 80;
 800196e:	4b22      	ldr	r3, [pc, #136]	; (80019f8 <main+0x33c>)
 8001970:	2250      	movs	r2, #80	; 0x50
 8001972:	601a      	str	r2, [r3, #0]
	  		str_angle = SteeringAngle(p, delta, KP_FAST, KD_FAST);
 8001974:	eddf 1a23 	vldr	s3, [pc, #140]	; 8001a04 <main+0x348>
 8001978:	ed9f 1a23 	vldr	s2, [pc, #140]	; 8001a08 <main+0x34c>
 800197c:	edd7 0a25 	vldr	s1, [r7, #148]	; 0x94
 8001980:	ed97 0a24 	vldr	s0, [r7, #144]	; 0x90
 8001984:	f000 fee8 	bl	8002758 <SteeringAngle>
 8001988:	ed87 0a27 	vstr	s0, [r7, #156]	; 0x9c
	  		if (decel_end_flag == 2){
 800198c:	4b1f      	ldr	r3, [pc, #124]	; (8001a0c <main+0x350>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b02      	cmp	r3, #2
 8001992:	d111      	bne.n	80019b8 <main+0x2fc>
				HAL_TIM_Base_Stop_IT(&htim7);
 8001994:	481e      	ldr	r0, [pc, #120]	; (8001a10 <main+0x354>)
 8001996:	f003 fe49 	bl	800562c <HAL_TIM_Base_Stop_IT>
				decel_end_flag =0;
 800199a:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <main+0x350>)
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
				circuit_Section = Fast_section;
 80019a0:	2301      	movs	r3, #1
 80019a2:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
			}
	  		break;
 80019a6:	e007      	b.n	80019b8 <main+0x2fc>
			break;
 80019a8:	bf00      	nop
 80019aa:	e6e5      	b.n	8001778 <main+0xbc>
	  		break;
 80019ac:	bf00      	nop
 80019ae:	e6e3      	b.n	8001778 <main+0xbc>
	  		break;
 80019b0:	bf00      	nop
 80019b2:	e6e1      	b.n	8001778 <main+0xbc>
	  		break;
 80019b4:	bf00      	nop
 80019b6:	e6df      	b.n	8001778 <main+0xbc>
	  		break;
 80019b8:	bf00      	nop
	  LineSensor_FrontAndBack(&huart2, &hspi3, &hspi1, &hspi2, ADC_values_front, ADC_values_rear);
 80019ba:	e6dd      	b.n	8001778 <main+0xbc>
 80019bc:	20000000 	.word	0x20000000
 80019c0:	2000029c 	.word	0x2000029c
 80019c4:	40020400 	.word	0x40020400
 80019c8:	2000044c 	.word	0x2000044c
 80019cc:	20000524 	.word	0x20000524
 80019d0:	20000494 	.word	0x20000494
 80019d4:	200004dc 	.word	0x200004dc
 80019d8:	2000039c 	.word	0x2000039c
 80019dc:	20000344 	.word	0x20000344
 80019e0:	200003f4 	.word	0x200003f4
 80019e4:	200005fc 	.word	0x200005fc
 80019e8:	20000684 	.word	0x20000684
 80019ec:	2000068c 	.word	0x2000068c
 80019f0:	20000688 	.word	0x20000688
 80019f4:	20000690 	.word	0x20000690
 80019f8:	20000a50 	.word	0x20000a50
 80019fc:	20000a4c 	.word	0x20000a4c
 8001a00:	40020000 	.word	0x40020000
 8001a04:	3f333333 	.word	0x3f333333
 8001a08:	bf19999a 	.word	0xbf19999a
 8001a0c:	20000a38 	.word	0x20000a38
 8001a10:	2000056c 	.word	0x2000056c
 8001a14:	20000a3c 	.word	0x20000a3c

08001a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b094      	sub	sp, #80	; 0x50
 8001a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a1e:	f107 031c 	add.w	r3, r7, #28
 8001a22:	2234      	movs	r2, #52	; 0x34
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f005 fdc6 	bl	80075b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a2c:	f107 0308 	add.w	r3, r7, #8
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	4b2c      	ldr	r3, [pc, #176]	; (8001af4 <SystemClock_Config+0xdc>)
 8001a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a44:	4a2b      	ldr	r2, [pc, #172]	; (8001af4 <SystemClock_Config+0xdc>)
 8001a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4c:	4b29      	ldr	r3, [pc, #164]	; (8001af4 <SystemClock_Config+0xdc>)
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a58:	2300      	movs	r3, #0
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	4b26      	ldr	r3, [pc, #152]	; (8001af8 <SystemClock_Config+0xe0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a25      	ldr	r2, [pc, #148]	; (8001af8 <SystemClock_Config+0xe0>)
 8001a62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a66:	6013      	str	r3, [r2, #0]
 8001a68:	4b23      	ldr	r3, [pc, #140]	; (8001af8 <SystemClock_Config+0xe0>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a74:	2301      	movs	r3, #1
 8001a76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a7c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a82:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a88:	2304      	movs	r3, #4
 8001a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001a8c:	23b4      	movs	r3, #180	; 0xb4
 8001a8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a90:	2302      	movs	r3, #2
 8001a92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a94:	2302      	movs	r3, #2
 8001a96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a98:	2302      	movs	r3, #2
 8001a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a9c:	f107 031c 	add.w	r3, r7, #28
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f002 fe33 	bl	800470c <HAL_RCC_OscConfig>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001aac:	f000 fdd6 	bl	800265c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001ab0:	f002 fa92 	bl	8003fd8 <HAL_PWREx_EnableOverDrive>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001aba:	f000 fdcf 	bl	800265c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001abe:	230f      	movs	r3, #15
 8001ac0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001aca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ace:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ad0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ad4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ad6:	f107 0308 	add.w	r3, r7, #8
 8001ada:	2105      	movs	r1, #5
 8001adc:	4618      	mov	r0, r3
 8001ade:	f002 facb 	bl	8004078 <HAL_RCC_ClockConfig>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001ae8:	f000 fdb8 	bl	800265c <Error_Handler>
  }
}
 8001aec:	bf00      	nop
 8001aee:	3750      	adds	r7, #80	; 0x50
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40007000 	.word	0x40007000

08001afc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b02:	463b      	mov	r3, r7
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001b0e:	4b21      	ldr	r3, [pc, #132]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b10:	4a21      	ldr	r2, [pc, #132]	; (8001b98 <MX_ADC1_Init+0x9c>)
 8001b12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b14:	4b1f      	ldr	r3, [pc, #124]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b1a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b1c:	4b1d      	ldr	r3, [pc, #116]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001b22:	4b1c      	ldr	r3, [pc, #112]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b28:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b2e:	4b19      	ldr	r3, [pc, #100]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b36:	4b17      	ldr	r3, [pc, #92]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b3c:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b3e:	4a17      	ldr	r2, [pc, #92]	; (8001b9c <MX_ADC1_Init+0xa0>)
 8001b40:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b42:	4b14      	ldr	r3, [pc, #80]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b48:	4b12      	ldr	r3, [pc, #72]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b4e:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b56:	4b0f      	ldr	r3, [pc, #60]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b5c:	480d      	ldr	r0, [pc, #52]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b5e:	f001 fbc5 	bl	80032ec <HAL_ADC_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b68:	f000 fd78 	bl	800265c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b70:	2301      	movs	r3, #1
 8001b72:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b78:	463b      	mov	r3, r7
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4805      	ldr	r0, [pc, #20]	; (8001b94 <MX_ADC1_Init+0x98>)
 8001b7e:	f001 fbf9 	bl	8003374 <HAL_ADC_ConfigChannel>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b88:	f000 fd68 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b8c:	bf00      	nop
 8001b8e:	3710      	adds	r7, #16
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20000200 	.word	0x20000200
 8001b98:	40012000 	.word	0x40012000
 8001b9c:	0f000001 	.word	0x0f000001

08001ba0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ba4:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001ba6:	4a13      	ldr	r2, [pc, #76]	; (8001bf4 <MX_I2C1_Init+0x54>)
 8001ba8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001baa:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bac:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <MX_I2C1_Init+0x58>)
 8001bae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bc4:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bdc:	4804      	ldr	r0, [pc, #16]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bde:	f002 f8b7 	bl	8003d50 <HAL_I2C_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001be8:	f000 fd38 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000248 	.word	0x20000248
 8001bf4:	40005400 	.word	0x40005400
 8001bf8:	000186a0 	.word	0x000186a0

08001bfc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c00:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c02:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <MX_I2C2_Init+0x54>)
 8001c04:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c06:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c08:	4a12      	ldr	r2, [pc, #72]	; (8001c54 <MX_I2C2_Init+0x58>)
 8001c0a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c0c:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c1e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c32:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c38:	4804      	ldr	r0, [pc, #16]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c3a:	f002 f889 	bl	8003d50 <HAL_I2C_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c44:	f000 fd0a 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	2000029c 	.word	0x2000029c
 8001c50:	40005800 	.word	0x40005800
 8001c54:	000186a0 	.word	0x000186a0

08001c58 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c5e:	4a13      	ldr	r2, [pc, #76]	; (8001cac <MX_I2C3_Init+0x54>)
 8001c60:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001c62:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c64:	4a12      	ldr	r2, [pc, #72]	; (8001cb0 <MX_I2C3_Init+0x58>)
 8001c66:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c68:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c7a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001c82:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c88:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c8e:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c94:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <MX_I2C3_Init+0x50>)
 8001c96:	f002 f85b 	bl	8003d50 <HAL_I2C_Init>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ca0:	f000 fcdc 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200002f0 	.word	0x200002f0
 8001cac:	40005c00 	.word	0x40005c00
 8001cb0:	000186a0 	.word	0x000186a0

08001cb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001cb8:	4b17      	ldr	r3, [pc, #92]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cba:	4a18      	ldr	r2, [pc, #96]	; (8001d1c <MX_SPI1_Init+0x68>)
 8001cbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cbe:	4b16      	ldr	r3, [pc, #88]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cc0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001cc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cc6:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ccc:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cd2:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cd8:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cde:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001ce0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ce4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001ce6:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001ce8:	2228      	movs	r2, #40	; 0x28
 8001cea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cec:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cf8:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001cfe:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001d00:	220a      	movs	r2, #10
 8001d02:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d04:	4804      	ldr	r0, [pc, #16]	; (8001d18 <MX_SPI1_Init+0x64>)
 8001d06:	f002 ff9f 	bl	8004c48 <HAL_SPI_Init>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d10:	f000 fca4 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000344 	.word	0x20000344
 8001d1c:	40013000 	.word	0x40013000

08001d20 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001d24:	4b17      	ldr	r3, [pc, #92]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d26:	4a18      	ldr	r2, [pc, #96]	; (8001d88 <MX_SPI2_Init+0x68>)
 8001d28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d2a:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d32:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d38:	4b12      	ldr	r3, [pc, #72]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d3e:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d44:	4b0f      	ldr	r3, [pc, #60]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d50:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001d52:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d54:	2220      	movs	r2, #32
 8001d56:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d58:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d5e:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d64:	4b07      	ldr	r3, [pc, #28]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d6c:	220a      	movs	r2, #10
 8001d6e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d70:	4804      	ldr	r0, [pc, #16]	; (8001d84 <MX_SPI2_Init+0x64>)
 8001d72:	f002 ff69 	bl	8004c48 <HAL_SPI_Init>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d7c:	f000 fc6e 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d80:	bf00      	nop
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	2000039c 	.word	0x2000039c
 8001d88:	40003800 	.word	0x40003800

08001d8c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001d90:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001d92:	4a19      	ldr	r2, [pc, #100]	; (8001df8 <MX_SPI3_Init+0x6c>)
 8001d94:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001d96:	4b17      	ldr	r3, [pc, #92]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001d98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d9c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001da0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001da4:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001da6:	4b13      	ldr	r3, [pc, #76]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dac:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001db2:	4b10      	ldr	r3, [pc, #64]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001db8:	4b0e      	ldr	r3, [pc, #56]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dbe:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001dc0:	4b0c      	ldr	r3, [pc, #48]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001dc2:	2210      	movs	r2, #16
 8001dc4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dc6:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dd2:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001dd8:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001dda:	220a      	movs	r2, #10
 8001ddc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001dde:	4805      	ldr	r0, [pc, #20]	; (8001df4 <MX_SPI3_Init+0x68>)
 8001de0:	f002 ff32 	bl	8004c48 <HAL_SPI_Init>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001dea:	f000 fc37 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200003f4 	.word	0x200003f4
 8001df8:	40003c00 	.word	0x40003c00

08001dfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08c      	sub	sp, #48	; 0x30
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e02:	f107 031c 	add.w	r3, r7, #28
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e12:	f107 030c 	add.w	r3, r7, #12
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	605a      	str	r2, [r3, #4]
 8001e1c:	609a      	str	r2, [r3, #8]
 8001e1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e28:	4b33      	ldr	r3, [pc, #204]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e2e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9-1;
 8001e30:	4b31      	ldr	r3, [pc, #196]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e32:	2208      	movs	r2, #8
 8001e34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e36:	4b30      	ldr	r3, [pc, #192]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001e3c:	4b2e      	ldr	r3, [pc, #184]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e42:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e44:	4b2c      	ldr	r3, [pc, #176]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e4a:	4b2b      	ldr	r3, [pc, #172]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001e50:	4829      	ldr	r0, [pc, #164]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e52:	f003 fd3b 	bl	80058cc <HAL_TIM_IC_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001e5c:	f000 fbfe 	bl	800265c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001e60:	2304      	movs	r3, #4
 8001e62:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001e64:	2350      	movs	r3, #80	; 0x50
 8001e66:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001e74:	f107 031c 	add.w	r3, r7, #28
 8001e78:	4619      	mov	r1, r3
 8001e7a:	481f      	ldr	r0, [pc, #124]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001e7c:	f004 faa7 	bl	80063ce <HAL_TIM_SlaveConfigSynchro>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e86:	f000 fbe9 	bl	800265c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e9a:	f107 030c 	add.w	r3, r7, #12
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4815      	ldr	r0, [pc, #84]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001ea4:	f004 f86e 	bl	8005f84 <HAL_TIM_IC_ConfigChannel>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001eae:	f000 fbd5 	bl	800265c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001eba:	f107 030c 	add.w	r3, r7, #12
 8001ebe:	2204      	movs	r2, #4
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	480d      	ldr	r0, [pc, #52]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001ec4:	f004 f85e 	bl	8005f84 <HAL_TIM_IC_ConfigChannel>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001ece:	f000 fbc5 	bl	800265c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eda:	1d3b      	adds	r3, r7, #4
 8001edc:	4619      	mov	r1, r3
 8001ede:	4806      	ldr	r0, [pc, #24]	; (8001ef8 <MX_TIM2_Init+0xfc>)
 8001ee0:	f004 ffe6 	bl	8006eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 8001eea:	f000 fbb7 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001eee:	bf00      	nop
 8001ef0:	3730      	adds	r7, #48	; 0x30
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	2000044c 	.word	0x2000044c

08001efc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08e      	sub	sp, #56	; 0x38
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]
 8001f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f10:	f107 0320 	add.w	r3, r7, #32
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
 8001f28:	615a      	str	r2, [r3, #20]
 8001f2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f2c:	4b2e      	ldr	r3, [pc, #184]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f2e:	4a2f      	ldr	r2, [pc, #188]	; (8001fec <MX_TIM3_Init+0xf0>)
 8001f30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f32:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001f38:	4b2b      	ldr	r3, [pc, #172]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 8001f3e:	4b2a      	ldr	r3, [pc, #168]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f40:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001f44:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f46:	4b28      	ldr	r3, [pc, #160]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f4c:	4b26      	ldr	r3, [pc, #152]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f52:	4825      	ldr	r0, [pc, #148]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f54:	f003 faaa 	bl	80054ac <HAL_TIM_Base_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001f5e:	f000 fb7d 	bl	800265c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f66:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f68:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	481e      	ldr	r0, [pc, #120]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f70:	f004 f966 	bl	8006240 <HAL_TIM_ConfigClockSource>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001f7a:	f000 fb6f 	bl	800265c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001f7e:	481a      	ldr	r0, [pc, #104]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f80:	f003 fb83 	bl	800568a <HAL_TIM_PWM_Init>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001f8a:	f000 fb67 	bl	800265c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f8e:	2320      	movs	r3, #32
 8001f90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001f92:	2380      	movs	r3, #128	; 0x80
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f96:	f107 0320 	add.w	r3, r7, #32
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4812      	ldr	r0, [pc, #72]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001f9e:	f004 ff87 	bl	8006eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001fa8:	f000 fb58 	bl	800265c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fac:	2360      	movs	r3, #96	; 0x60
 8001fae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8001fb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fb4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fbe:	1d3b      	adds	r3, r7, #4
 8001fc0:	2204      	movs	r2, #4
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4808      	ldr	r0, [pc, #32]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001fc6:	f004 f879 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001fd0:	f000 fb44 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8001fd4:	4804      	ldr	r0, [pc, #16]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001fd6:	f003 fab9 	bl	800554c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001fda:	4803      	ldr	r0, [pc, #12]	; (8001fe8 <MX_TIM3_Init+0xec>)
 8001fdc:	f000 ff40 	bl	8002e60 <HAL_TIM_MspPostInit>

}
 8001fe0:	bf00      	nop
 8001fe2:	3738      	adds	r7, #56	; 0x38
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	20000494 	.word	0x20000494
 8001fec:	40000400 	.word	0x40000400

08001ff0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b092      	sub	sp, #72	; 0x48
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ff6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	605a      	str	r2, [r3, #4]
 8002000:	609a      	str	r2, [r3, #8]
 8002002:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002004:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
 8002012:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002014:	f107 031c 	add.w	r3, r7, #28
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800201e:	463b      	mov	r3, r7
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
 800202c:	615a      	str	r2, [r3, #20]
 800202e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002030:	4b36      	ldr	r3, [pc, #216]	; (800210c <MX_TIM4_Init+0x11c>)
 8002032:	4a37      	ldr	r2, [pc, #220]	; (8002110 <MX_TIM4_Init+0x120>)
 8002034:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002036:	4b35      	ldr	r3, [pc, #212]	; (800210c <MX_TIM4_Init+0x11c>)
 8002038:	2200      	movs	r2, #0
 800203a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 800203c:	4b33      	ldr	r3, [pc, #204]	; (800210c <MX_TIM4_Init+0x11c>)
 800203e:	2240      	movs	r2, #64	; 0x40
 8002040:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000;
 8002042:	4b32      	ldr	r3, [pc, #200]	; (800210c <MX_TIM4_Init+0x11c>)
 8002044:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002048:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204a:	4b30      	ldr	r3, [pc, #192]	; (800210c <MX_TIM4_Init+0x11c>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002050:	4b2e      	ldr	r3, [pc, #184]	; (800210c <MX_TIM4_Init+0x11c>)
 8002052:	2200      	movs	r2, #0
 8002054:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002056:	482d      	ldr	r0, [pc, #180]	; (800210c <MX_TIM4_Init+0x11c>)
 8002058:	f003 fa28 	bl	80054ac <HAL_TIM_Base_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002062:	f000 fafb 	bl	800265c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800206c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002070:	4619      	mov	r1, r3
 8002072:	4826      	ldr	r0, [pc, #152]	; (800210c <MX_TIM4_Init+0x11c>)
 8002074:	f004 f8e4 	bl	8006240 <HAL_TIM_ConfigClockSource>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800207e:	f000 faed 	bl	800265c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002082:	4822      	ldr	r0, [pc, #136]	; (800210c <MX_TIM4_Init+0x11c>)
 8002084:	f003 fb01 	bl	800568a <HAL_TIM_PWM_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 800208e:	f000 fae5 	bl	800265c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8002092:	2306      	movs	r3, #6
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8002096:	2320      	movs	r3, #32
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 800209a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209e:	4619      	mov	r1, r3
 80020a0:	481a      	ldr	r0, [pc, #104]	; (800210c <MX_TIM4_Init+0x11c>)
 80020a2:	f004 f994 	bl	80063ce <HAL_TIM_SlaveConfigSynchro>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 80020ac:	f000 fad6 	bl	800265c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020b0:	2320      	movs	r3, #32
 80020b2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80020b4:	2380      	movs	r3, #128	; 0x80
 80020b6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80020b8:	f107 031c 	add.w	r3, r7, #28
 80020bc:	4619      	mov	r1, r3
 80020be:	4813      	ldr	r0, [pc, #76]	; (800210c <MX_TIM4_Init+0x11c>)
 80020c0:	f004 fef6 	bl	8006eb0 <HAL_TIMEx_MasterConfigSynchronization>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 80020ca:	f000 fac7 	bl	800265c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ce:	2360      	movs	r3, #96	; 0x60
 80020d0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 80020d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020d6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020d8:	2300      	movs	r3, #0
 80020da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020e0:	463b      	mov	r3, r7
 80020e2:	2200      	movs	r2, #0
 80020e4:	4619      	mov	r1, r3
 80020e6:	4809      	ldr	r0, [pc, #36]	; (800210c <MX_TIM4_Init+0x11c>)
 80020e8:	f003 ffe8 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 80020f2:	f000 fab3 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 80020f6:	4805      	ldr	r0, [pc, #20]	; (800210c <MX_TIM4_Init+0x11c>)
 80020f8:	f003 fa28 	bl	800554c <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80020fc:	4803      	ldr	r0, [pc, #12]	; (800210c <MX_TIM4_Init+0x11c>)
 80020fe:	f000 feaf 	bl	8002e60 <HAL_TIM_MspPostInit>

}
 8002102:	bf00      	nop
 8002104:	3748      	adds	r7, #72	; 0x48
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	200004dc 	.word	0x200004dc
 8002110:	40000800 	.word	0x40000800

08002114 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08e      	sub	sp, #56	; 0x38
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800211a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002128:	f107 0320 	add.w	r3, r7, #32
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
 8002140:	615a      	str	r2, [r3, #20]
 8002142:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002144:	4b2c      	ldr	r3, [pc, #176]	; (80021f8 <MX_TIM5_Init+0xe4>)
 8002146:	4a2d      	ldr	r2, [pc, #180]	; (80021fc <MX_TIM5_Init+0xe8>)
 8002148:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 30-1;
 800214a:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <MX_TIM5_Init+0xe4>)
 800214c:	221d      	movs	r2, #29
 800214e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002150:	4b29      	ldr	r3, [pc, #164]	; (80021f8 <MX_TIM5_Init+0xe4>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 60000-1;
 8002156:	4b28      	ldr	r3, [pc, #160]	; (80021f8 <MX_TIM5_Init+0xe4>)
 8002158:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800215c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215e:	4b26      	ldr	r3, [pc, #152]	; (80021f8 <MX_TIM5_Init+0xe4>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002164:	4b24      	ldr	r3, [pc, #144]	; (80021f8 <MX_TIM5_Init+0xe4>)
 8002166:	2200      	movs	r2, #0
 8002168:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800216a:	4823      	ldr	r0, [pc, #140]	; (80021f8 <MX_TIM5_Init+0xe4>)
 800216c:	f003 f99e 	bl	80054ac <HAL_TIM_Base_Init>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8002176:	f000 fa71 	bl	800265c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800217a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800217e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002180:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002184:	4619      	mov	r1, r3
 8002186:	481c      	ldr	r0, [pc, #112]	; (80021f8 <MX_TIM5_Init+0xe4>)
 8002188:	f004 f85a 	bl	8006240 <HAL_TIM_ConfigClockSource>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8002192:	f000 fa63 	bl	800265c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002196:	4818      	ldr	r0, [pc, #96]	; (80021f8 <MX_TIM5_Init+0xe4>)
 8002198:	f003 fa77 	bl	800568a <HAL_TIM_PWM_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80021a2:	f000 fa5b 	bl	800265c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a6:	2300      	movs	r3, #0
 80021a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80021ae:	f107 0320 	add.w	r3, r7, #32
 80021b2:	4619      	mov	r1, r3
 80021b4:	4810      	ldr	r0, [pc, #64]	; (80021f8 <MX_TIM5_Init+0xe4>)
 80021b6:	f004 fe7b 	bl	8006eb0 <HAL_TIMEx_MasterConfigSynchronization>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80021c0:	f000 fa4c 	bl	800265c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c4:	2360      	movs	r3, #96	; 0x60
 80021c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	2200      	movs	r2, #0
 80021d8:	4619      	mov	r1, r3
 80021da:	4807      	ldr	r0, [pc, #28]	; (80021f8 <MX_TIM5_Init+0xe4>)
 80021dc:	f003 ff6e 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80021e6:	f000 fa39 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80021ea:	4803      	ldr	r0, [pc, #12]	; (80021f8 <MX_TIM5_Init+0xe4>)
 80021ec:	f000 fe38 	bl	8002e60 <HAL_TIM_MspPostInit>

}
 80021f0:	bf00      	nop
 80021f2:	3738      	adds	r7, #56	; 0x38
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20000524 	.word	0x20000524
 80021fc:	40000c00 	.word	0x40000c00

08002200 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002206:	463b      	mov	r3, r7
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <MX_TIM7_Init+0x64>)
 8002210:	4a15      	ldr	r2, [pc, #84]	; (8002268 <MX_TIM7_Init+0x68>)
 8002212:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10000-1;
 8002214:	4b13      	ldr	r3, [pc, #76]	; (8002264 <MX_TIM7_Init+0x64>)
 8002216:	f242 720f 	movw	r2, #9999	; 0x270f
 800221a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800221c:	4b11      	ldr	r3, [pc, #68]	; (8002264 <MX_TIM7_Init+0x64>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 8002222:	4b10      	ldr	r3, [pc, #64]	; (8002264 <MX_TIM7_Init+0x64>)
 8002224:	f241 3287 	movw	r2, #4999	; 0x1387
 8002228:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800222a:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <MX_TIM7_Init+0x64>)
 800222c:	2200      	movs	r2, #0
 800222e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002230:	480c      	ldr	r0, [pc, #48]	; (8002264 <MX_TIM7_Init+0x64>)
 8002232:	f003 f93b 	bl	80054ac <HAL_TIM_Base_Init>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800223c:	f000 fa0e 	bl	800265c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002240:	2300      	movs	r3, #0
 8002242:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002244:	2300      	movs	r3, #0
 8002246:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002248:	463b      	mov	r3, r7
 800224a:	4619      	mov	r1, r3
 800224c:	4805      	ldr	r0, [pc, #20]	; (8002264 <MX_TIM7_Init+0x64>)
 800224e:	f004 fe2f 	bl	8006eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002258:	f000 fa00 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800225c:	bf00      	nop
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	2000056c 	.word	0x2000056c
 8002268:	40001400 	.word	0x40001400

0800226c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002272:	1d3b      	adds	r3, r7, #4
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	611a      	str	r2, [r3, #16]
 8002280:	615a      	str	r2, [r3, #20]
 8002282:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002284:	4b1e      	ldr	r3, [pc, #120]	; (8002300 <MX_TIM13_Init+0x94>)
 8002286:	4a1f      	ldr	r2, [pc, #124]	; (8002304 <MX_TIM13_Init+0x98>)
 8002288:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 800228a:	4b1d      	ldr	r3, [pc, #116]	; (8002300 <MX_TIM13_Init+0x94>)
 800228c:	2200      	movs	r2, #0
 800228e:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002290:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <MX_TIM13_Init+0x94>)
 8002292:	2200      	movs	r2, #0
 8002294:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002296:	4b1a      	ldr	r3, [pc, #104]	; (8002300 <MX_TIM13_Init+0x94>)
 8002298:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800229c:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800229e:	4b18      	ldr	r3, [pc, #96]	; (8002300 <MX_TIM13_Init+0x94>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a4:	4b16      	ldr	r3, [pc, #88]	; (8002300 <MX_TIM13_Init+0x94>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80022aa:	4815      	ldr	r0, [pc, #84]	; (8002300 <MX_TIM13_Init+0x94>)
 80022ac:	f003 f8fe 	bl	80054ac <HAL_TIM_Base_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80022b6:	f000 f9d1 	bl	800265c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80022ba:	4811      	ldr	r0, [pc, #68]	; (8002300 <MX_TIM13_Init+0x94>)
 80022bc:	f003 f9e5 	bl	800568a <HAL_TIM_PWM_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80022c6:	f000 f9c9 	bl	800265c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022ca:	2360      	movs	r3, #96	; 0x60
 80022cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80022ce:	2300      	movs	r3, #0
 80022d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	2200      	movs	r2, #0
 80022de:	4619      	mov	r1, r3
 80022e0:	4807      	ldr	r0, [pc, #28]	; (8002300 <MX_TIM13_Init+0x94>)
 80022e2:	f003 feeb 	bl	80060bc <HAL_TIM_PWM_ConfigChannel>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80022ec:	f000 f9b6 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80022f0:	4803      	ldr	r0, [pc, #12]	; (8002300 <MX_TIM13_Init+0x94>)
 80022f2:	f000 fdb5 	bl	8002e60 <HAL_TIM_MspPostInit>

}
 80022f6:	bf00      	nop
 80022f8:	3720      	adds	r7, #32
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200005b4 	.word	0x200005b4
 8002304:	40001c00 	.word	0x40001c00

08002308 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800230e:	4a12      	ldr	r2, [pc, #72]	; (8002358 <MX_USART2_UART_Init+0x50>)
 8002310:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002314:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002318:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800231c:	2200      	movs	r2, #0
 800231e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002322:	2200      	movs	r2, #0
 8002324:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002328:	2200      	movs	r2, #0
 800232a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800232c:	4b09      	ldr	r3, [pc, #36]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800232e:	220c      	movs	r2, #12
 8002330:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002332:	4b08      	ldr	r3, [pc, #32]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002334:	2200      	movs	r2, #0
 8002336:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002338:	4b06      	ldr	r3, [pc, #24]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800233a:	2200      	movs	r2, #0
 800233c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800233e:	4805      	ldr	r0, [pc, #20]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002340:	f004 fe46 	bl	8006fd0 <HAL_UART_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800234a:	f000 f987 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	200005fc 	.word	0x200005fc
 8002358:	40004400 	.word	0x40004400

0800235c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002360:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 8002362:	4a12      	ldr	r2, [pc, #72]	; (80023ac <MX_USART6_UART_Init+0x50>)
 8002364:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002366:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 8002368:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800236c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800236e:	4b0e      	ldr	r3, [pc, #56]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002374:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800237a:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 800237c:	2200      	movs	r2, #0
 800237e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002380:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 8002382:	220c      	movs	r2, #12
 8002384:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002386:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 800238e:	2200      	movs	r2, #0
 8002390:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002392:	4805      	ldr	r0, [pc, #20]	; (80023a8 <MX_USART6_UART_Init+0x4c>)
 8002394:	f004 fe1c 	bl	8006fd0 <HAL_UART_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800239e:	f000 f95d 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000640 	.word	0x20000640
 80023ac:	40011400 	.word	0x40011400

080023b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	; 0x28
 80023b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b6:	f107 0314 	add.w	r3, r7, #20
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]
 80023c0:	609a      	str	r2, [r3, #8]
 80023c2:	60da      	str	r2, [r3, #12]
 80023c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	613b      	str	r3, [r7, #16]
 80023ca:	4b67      	ldr	r3, [pc, #412]	; (8002568 <MX_GPIO_Init+0x1b8>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	4a66      	ldr	r2, [pc, #408]	; (8002568 <MX_GPIO_Init+0x1b8>)
 80023d0:	f043 0304 	orr.w	r3, r3, #4
 80023d4:	6313      	str	r3, [r2, #48]	; 0x30
 80023d6:	4b64      	ldr	r3, [pc, #400]	; (8002568 <MX_GPIO_Init+0x1b8>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023da:	f003 0304 	and.w	r3, r3, #4
 80023de:	613b      	str	r3, [r7, #16]
 80023e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	4b60      	ldr	r3, [pc, #384]	; (8002568 <MX_GPIO_Init+0x1b8>)
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	4a5f      	ldr	r2, [pc, #380]	; (8002568 <MX_GPIO_Init+0x1b8>)
 80023ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f0:	6313      	str	r3, [r2, #48]	; 0x30
 80023f2:	4b5d      	ldr	r3, [pc, #372]	; (8002568 <MX_GPIO_Init+0x1b8>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	4b59      	ldr	r3, [pc, #356]	; (8002568 <MX_GPIO_Init+0x1b8>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a58      	ldr	r2, [pc, #352]	; (8002568 <MX_GPIO_Init+0x1b8>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b56      	ldr	r3, [pc, #344]	; (8002568 <MX_GPIO_Init+0x1b8>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	60bb      	str	r3, [r7, #8]
 8002418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	4b52      	ldr	r3, [pc, #328]	; (8002568 <MX_GPIO_Init+0x1b8>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	4a51      	ldr	r2, [pc, #324]	; (8002568 <MX_GPIO_Init+0x1b8>)
 8002424:	f043 0302 	orr.w	r3, r3, #2
 8002428:	6313      	str	r3, [r2, #48]	; 0x30
 800242a:	4b4f      	ldr	r3, [pc, #316]	; (8002568 <MX_GPIO_Init+0x1b8>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	607b      	str	r3, [r7, #4]
 8002434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	603b      	str	r3, [r7, #0]
 800243a:	4b4b      	ldr	r3, [pc, #300]	; (8002568 <MX_GPIO_Init+0x1b8>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	4a4a      	ldr	r2, [pc, #296]	; (8002568 <MX_GPIO_Init+0x1b8>)
 8002440:	f043 0308 	orr.w	r3, r3, #8
 8002444:	6313      	str	r3, [r2, #48]	; 0x30
 8002446:	4b48      	ldr	r3, [pc, #288]	; (8002568 <MX_GPIO_Init+0x1b8>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	f003 0308 	and.w	r3, r3, #8
 800244e:	603b      	str	r3, [r7, #0]
 8002450:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 8002452:	2200      	movs	r2, #0
 8002454:	f24d 0107 	movw	r1, #53255	; 0xd007
 8002458:	4844      	ldr	r0, [pc, #272]	; (800256c <MX_GPIO_Init+0x1bc>)
 800245a:	f001 fc5f 	bl	8003d1c <HAL_GPIO_WritePin>
                          |AD_CS3_Pin|AD_CS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_CS1_Pin|LED_LE_Pin, GPIO_PIN_RESET);
 800245e:	2200      	movs	r2, #0
 8002460:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8002464:	4842      	ldr	r0, [pc, #264]	; (8002570 <MX_GPIO_Init+0x1c0>)
 8002466:	f001 fc59 	bl	8003d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin, GPIO_PIN_RESET);
 800246a:	2200      	movs	r2, #0
 800246c:	f44f 51b0 	mov.w	r1, #5632	; 0x1600
 8002470:	4840      	ldr	r0, [pc, #256]	; (8002574 <MX_GPIO_Init+0x1c4>)
 8002472:	f001 fc53 	bl	8003d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OE_GPIO_Port, LED_OE_Pin, GPIO_PIN_RESET);
 8002476:	2200      	movs	r2, #0
 8002478:	2104      	movs	r1, #4
 800247a:	483f      	ldr	r0, [pc, #252]	; (8002578 <MX_GPIO_Init+0x1c8>)
 800247c:	f001 fc4e 	bl	8003d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002480:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002486:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800248a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002490:	f107 0314 	add.w	r3, r7, #20
 8002494:	4619      	mov	r1, r3
 8002496:	4836      	ldr	r0, [pc, #216]	; (8002570 <MX_GPIO_Init+0x1c0>)
 8002498:	f001 faac 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dead_man_SW_Pin DRV_PWR_FB_Pin */
  GPIO_InitStruct.Pin = Dead_man_SW_Pin|DRV_PWR_FB_Pin;
 800249c:	2311      	movs	r3, #17
 800249e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	4619      	mov	r1, r3
 80024ae:	4830      	ldr	r0, [pc, #192]	; (8002570 <MX_GPIO_Init+0x1c0>)
 80024b0:	f001 faa0 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_INT_Pin */
  GPIO_InitStruct.Pin = I2C_INT_Pin;
 80024b4:	2320      	movs	r3, #32
 80024b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024b8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80024bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2C_INT_GPIO_Port, &GPIO_InitStruct);
 80024c2:	f107 0314 	add.w	r3, r7, #20
 80024c6:	4619      	mov	r1, r3
 80024c8:	4829      	ldr	r0, [pc, #164]	; (8002570 <MX_GPIO_Init+0x1c0>)
 80024ca:	f001 fa93 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ToF_XSDN_36_Pin ToF_XSDN_25_Pin ToF_XSDN_14_Pin AD_CS4_Pin
                           AD_CS3_Pin AD_CS2_Pin */
  GPIO_InitStruct.Pin = ToF_XSDN_36_Pin|ToF_XSDN_25_Pin|ToF_XSDN_14_Pin|AD_CS4_Pin
 80024ce:	f24d 0307 	movw	r3, #53255	; 0xd007
 80024d2:	617b      	str	r3, [r7, #20]
                          |AD_CS3_Pin|AD_CS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024d4:	2301      	movs	r3, #1
 80024d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024dc:	2300      	movs	r3, #0
 80024de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	4619      	mov	r1, r3
 80024e6:	4821      	ldr	r0, [pc, #132]	; (800256c <MX_GPIO_Init+0x1bc>)
 80024e8:	f001 fa84 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : AD_CS1_Pin LED_LE_Pin */
  GPIO_InitStruct.Pin = AD_CS1_Pin|LED_LE_Pin;
 80024ec:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80024f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024f2:	2301      	movs	r3, #1
 80024f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fa:	2300      	movs	r3, #0
 80024fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024fe:	f107 0314 	add.w	r3, r7, #20
 8002502:	4619      	mov	r1, r3
 8002504:	481a      	ldr	r0, [pc, #104]	; (8002570 <MX_GPIO_Init+0x1c0>)
 8002506:	f001 fa75 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INF_LE_Pin INF_OE_Pin DRV_EN_Pin */
  GPIO_InitStruct.Pin = INF_LE_Pin|INF_OE_Pin|DRV_EN_Pin;
 800250a:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 800250e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002510:	2301      	movs	r3, #1
 8002512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002514:	2300      	movs	r3, #0
 8002516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002518:	2300      	movs	r3, #0
 800251a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	4619      	mov	r1, r3
 8002522:	4814      	ldr	r0, [pc, #80]	; (8002574 <MX_GPIO_Init+0x1c4>)
 8002524:	f001 fa66 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_EN_FB_Pin */
  GPIO_InitStruct.Pin = DRV_EN_FB_Pin;
 8002528:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800252c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800252e:	2300      	movs	r3, #0
 8002530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_EN_FB_GPIO_Port, &GPIO_InitStruct);
 8002536:	f107 0314 	add.w	r3, r7, #20
 800253a:	4619      	mov	r1, r3
 800253c:	480d      	ldr	r0, [pc, #52]	; (8002574 <MX_GPIO_Init+0x1c4>)
 800253e:	f001 fa59 	bl	80039f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_OE_Pin */
  GPIO_InitStruct.Pin = LED_OE_Pin;
 8002542:	2304      	movs	r3, #4
 8002544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002546:	2301      	movs	r3, #1
 8002548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254e:	2300      	movs	r3, #0
 8002550:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_OE_GPIO_Port, &GPIO_InitStruct);
 8002552:	f107 0314 	add.w	r3, r7, #20
 8002556:	4619      	mov	r1, r3
 8002558:	4807      	ldr	r0, [pc, #28]	; (8002578 <MX_GPIO_Init+0x1c8>)
 800255a:	f001 fa4b 	bl	80039f4 <HAL_GPIO_Init>

}
 800255e:	bf00      	nop
 8002560:	3728      	adds	r7, #40	; 0x28
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40023800 	.word	0x40023800
 800256c:	40020400 	.word	0x40020400
 8002570:	40020800 	.word	0x40020800
 8002574:	40020000 	.word	0x40020000
 8002578:	40020c00 	.word	0x40020c00

0800257c <HAL_TIM_PeriodElapsedCallback>:
//			   ( RangingData.SignalRateRtnMegaCps / 65536.0 ), RangingData.AmbientRateRtnMegaCps / 65336.0 );
//	VL53L1_ClearInterruptAndStartMeasurement(Dev1);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	if (htim == &htim7)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a07      	ldr	r2, [pc, #28]	; (80025a4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d104      	bne.n	8002596 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		decel_end_flag++;
 800258c:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	4a05      	ldr	r2, [pc, #20]	; (80025a8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002594:	6013      	str	r3, [r2, #0]
//			LS_LED_Send(&hspi3, leds_all_on);
//			lightIsOn = true;
//		}
//		}
	}
}
 8002596:	bf00      	nop
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	2000056c 	.word	0x2000056c
 80025a8:	20000a38 	.word	0x20000a38

080025ac <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025bc:	d13d      	bne.n	800263a <HAL_TIM_IC_CaptureCallback+0x8e>
		cnt_full = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) + 2;
 80025be:	2100      	movs	r1, #0
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f003 ff47 	bl	8006454 <HAL_TIM_ReadCapturedValue>
 80025c6:	4603      	mov	r3, r0
 80025c8:	3302      	adds	r3, #2
 80025ca:	4a1e      	ldr	r2, [pc, #120]	; (8002644 <HAL_TIM_IC_CaptureCallback+0x98>)
 80025cc:	6013      	str	r3, [r2, #0]
		cnt_high = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) + 2;
 80025ce:	2104      	movs	r1, #4
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f003 ff3f 	bl	8006454 <HAL_TIM_ReadCapturedValue>
 80025d6:	4603      	mov	r3, r0
 80025d8:	3302      	adds	r3, #2
 80025da:	4a1b      	ldr	r2, [pc, #108]	; (8002648 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80025dc:	6013      	str	r3, [r2, #0]

		duty_deadman = (float) 100 * cnt_high / cnt_full;
 80025de:	4b1a      	ldr	r3, [pc, #104]	; (8002648 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	ee07 3a90 	vmov	s15, r3
 80025e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ea:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800264c <HAL_TIM_IC_CaptureCallback+0xa0>
 80025ee:	ee67 6a87 	vmul.f32	s13, s15, s14
 80025f2:	4b14      	ldr	r3, [pc, #80]	; (8002644 <HAL_TIM_IC_CaptureCallback+0x98>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	ee07 3a90 	vmov	s15, r3
 80025fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002602:	4b13      	ldr	r3, [pc, #76]	; (8002650 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002604:	edc3 7a00 	vstr	s15, [r3]
		duty_MA = duty_alpha * duty_deadman + (1-duty_alpha) * duty_MA;
 8002608:	4b12      	ldr	r3, [pc, #72]	; (8002654 <HAL_TIM_IC_CaptureCallback+0xa8>)
 800260a:	ed93 7a00 	vldr	s14, [r3]
 800260e:	4b10      	ldr	r3, [pc, #64]	; (8002650 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002610:	edd3 7a00 	vldr	s15, [r3]
 8002614:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002618:	4b0e      	ldr	r3, [pc, #56]	; (8002654 <HAL_TIM_IC_CaptureCallback+0xa8>)
 800261a:	edd3 7a00 	vldr	s15, [r3]
 800261e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002622:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002626:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <HAL_TIM_IC_CaptureCallback+0xac>)
 8002628:	edd3 7a00 	vldr	s15, [r3]
 800262c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002630:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002634:	4b08      	ldr	r3, [pc, #32]	; (8002658 <HAL_TIM_IC_CaptureCallback+0xac>)
 8002636:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000a40 	.word	0x20000a40
 8002648:	20000a44 	.word	0x20000a44
 800264c:	42c80000 	.word	0x42c80000
 8002650:	20000a48 	.word	0x20000a48
 8002654:	20000004 	.word	0x20000004
 8002658:	20000a4c 	.word	0x20000a4c

0800265c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002660:	b672      	cpsid	i
}
 8002662:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002664:	e7fe      	b.n	8002664 <Error_Handler+0x8>

08002666 <MotorDrive>:
#include "main.h"

int MotorDrive(TIM_HandleTypeDef* const pwmHandle, int duty)
{
 8002666:	b480      	push	{r7}
 8002668:	b085      	sub	sp, #20
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	6039      	str	r1, [r7, #0]
	int pwm_val = 1000+(duty*20);
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	4613      	mov	r3, r2
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800267e:	60fb      	str	r3, [r7, #12]
	pwmHandle -> Instance -> CCR1 = pwm_val;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	635a      	str	r2, [r3, #52]	; 0x34
	return pwm_val;
 8002688:	68fb      	ldr	r3, [r7, #12]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3714      	adds	r7, #20
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
	...

08002698 <ServoPosition>:
#include "main.h"
#include <math.h>

void ServoPosition(TIM_HandleTypeDef* const pwmHandle, double    angle){
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	ed87 0b00 	vstr	d0, [r7]
    if(angle < 20){angle = 20;}
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	4b27      	ldr	r3, [pc, #156]	; (8002748 <ServoPosition+0xb0>)
 80026aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026ae:	f7fe fa35 	bl	8000b1c <__aeabi_dcmplt>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <ServoPosition+0x2a>
 80026b8:	f04f 0200 	mov.w	r2, #0
 80026bc:	4b22      	ldr	r3, [pc, #136]	; (8002748 <ServoPosition+0xb0>)
 80026be:	e9c7 2300 	strd	r2, r3, [r7]
    if(angle>160){angle = 160;}
 80026c2:	f04f 0200 	mov.w	r2, #0
 80026c6:	4b21      	ldr	r3, [pc, #132]	; (800274c <ServoPosition+0xb4>)
 80026c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026cc:	f7fe fa44 	bl	8000b58 <__aeabi_dcmpgt>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d004      	beq.n	80026e0 <ServoPosition+0x48>
 80026d6:	f04f 0200 	mov.w	r2, #0
 80026da:	4b1c      	ldr	r3, [pc, #112]	; (800274c <ServoPosition+0xb4>)
 80026dc:	e9c7 2300 	strd	r2, r3, [r7]
    //angle2CCR = ((angle/180+1)/20*60000);
    pwmHandle->Instance->CCR1 = (int)((angle/180+1)/20*60000);//angle2CCR;
 80026e0:	f04f 0200 	mov.w	r2, #0
 80026e4:	4b1a      	ldr	r3, [pc, #104]	; (8002750 <ServoPosition+0xb8>)
 80026e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026ea:	f7fe f8cf 	bl	800088c <__aeabi_ddiv>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	4610      	mov	r0, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	f04f 0200 	mov.w	r2, #0
 80026fa:	4b16      	ldr	r3, [pc, #88]	; (8002754 <ServoPosition+0xbc>)
 80026fc:	f7fd fde6 	bl	80002cc <__adddf3>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4610      	mov	r0, r2
 8002706:	4619      	mov	r1, r3
 8002708:	f04f 0200 	mov.w	r2, #0
 800270c:	4b0e      	ldr	r3, [pc, #56]	; (8002748 <ServoPosition+0xb0>)
 800270e:	f7fe f8bd 	bl	800088c <__aeabi_ddiv>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	4610      	mov	r0, r2
 8002718:	4619      	mov	r1, r3
 800271a:	a309      	add	r3, pc, #36	; (adr r3, 8002740 <ServoPosition+0xa8>)
 800271c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002720:	f7fd ff8a 	bl	8000638 <__aeabi_dmul>
 8002724:	4602      	mov	r2, r0
 8002726:	460b      	mov	r3, r1
 8002728:	4610      	mov	r0, r2
 800272a:	4619      	mov	r1, r3
 800272c:	f7fe fa34 	bl	8000b98 <__aeabi_d2iz>
 8002730:	4602      	mov	r2, r0
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002738:	bf00      	nop
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	00000000 	.word	0x00000000
 8002744:	40ed4c00 	.word	0x40ed4c00
 8002748:	40340000 	.word	0x40340000
 800274c:	40640000 	.word	0x40640000
 8002750:	40668000 	.word	0x40668000
 8002754:	3ff00000 	.word	0x3ff00000

08002758 <SteeringAngle>:


float SteeringAngle(float p, float delta, float kp, float kd){
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002762:	edc7 0a02 	vstr	s1, [r7, #8]
 8002766:	ed87 1a01 	vstr	s2, [r7, #4]
 800276a:	edc7 1a00 	vstr	s3, [r7]
	float phi = atan(0.7826*tan(-kp*p-kd*delta));
 800276e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002772:	eeb1 7a67 	vneg.f32	s14, s15
 8002776:	edd7 7a03 	vldr	s15, [r7, #12]
 800277a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800277e:	edd7 6a00 	vldr	s13, [r7]
 8002782:	edd7 7a02 	vldr	s15, [r7, #8]
 8002786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800278a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800278e:	ee17 0a90 	vmov	r0, s15
 8002792:	f7fd fef9 	bl	8000588 <__aeabi_f2d>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	ec43 2b10 	vmov	d0, r2, r3
 800279e:	f007 fdcb 	bl	800a338 <tan>
 80027a2:	ec51 0b10 	vmov	r0, r1, d0
 80027a6:	a31d      	add	r3, pc, #116	; (adr r3, 800281c <SteeringAngle+0xc4>)
 80027a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ac:	f7fd ff44 	bl	8000638 <__aeabi_dmul>
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	ec43 2b17 	vmov	d7, r2, r3
 80027b8:	eeb0 0a47 	vmov.f32	s0, s14
 80027bc:	eef0 0a67 	vmov.f32	s1, s15
 80027c0:	f007 fc0e 	bl	8009fe0 <atan>
 80027c4:	ec53 2b10 	vmov	r2, r3, d0
 80027c8:	4610      	mov	r0, r2
 80027ca:	4619      	mov	r1, r3
 80027cc:	f7fe fa0c 	bl	8000be8 <__aeabi_d2f>
 80027d0:	4603      	mov	r3, r0
 80027d2:	617b      	str	r3, [r7, #20]
	float servoangle=90-phi*269.04;
 80027d4:	6978      	ldr	r0, [r7, #20]
 80027d6:	f7fd fed7 	bl	8000588 <__aeabi_f2d>
 80027da:	a312      	add	r3, pc, #72	; (adr r3, 8002824 <SteeringAngle+0xcc>)
 80027dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027e0:	f7fd ff2a 	bl	8000638 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	f04f 0000 	mov.w	r0, #0
 80027ec:	490a      	ldr	r1, [pc, #40]	; (8002818 <SteeringAngle+0xc0>)
 80027ee:	f7fd fd6b 	bl	80002c8 <__aeabi_dsub>
 80027f2:	4602      	mov	r2, r0
 80027f4:	460b      	mov	r3, r1
 80027f6:	4610      	mov	r0, r2
 80027f8:	4619      	mov	r1, r3
 80027fa:	f7fe f9f5 	bl	8000be8 <__aeabi_d2f>
 80027fe:	4603      	mov	r3, r0
 8002800:	613b      	str	r3, [r7, #16]
	return servoangle;
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	ee07 3a90 	vmov	s15, r3
}
 8002808:	eeb0 0a67 	vmov.f32	s0, s15
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	f3af 8000 	nop.w
 8002818:	40568000 	.word	0x40568000
 800281c:	27bb2fec 	.word	0x27bb2fec
 8002820:	3fe90b0f 	.word	0x3fe90b0f
 8002824:	d70a3d71 	.word	0xd70a3d71
 8002828:	4070d0a3 	.word	0x4070d0a3

0800282c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	4b10      	ldr	r3, [pc, #64]	; (8002878 <HAL_MspInit+0x4c>)
 8002838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283a:	4a0f      	ldr	r2, [pc, #60]	; (8002878 <HAL_MspInit+0x4c>)
 800283c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002840:	6453      	str	r3, [r2, #68]	; 0x44
 8002842:	4b0d      	ldr	r3, [pc, #52]	; (8002878 <HAL_MspInit+0x4c>)
 8002844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002846:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	603b      	str	r3, [r7, #0]
 8002852:	4b09      	ldr	r3, [pc, #36]	; (8002878 <HAL_MspInit+0x4c>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	4a08      	ldr	r2, [pc, #32]	; (8002878 <HAL_MspInit+0x4c>)
 8002858:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800285c:	6413      	str	r3, [r2, #64]	; 0x40
 800285e:	4b06      	ldr	r3, [pc, #24]	; (8002878 <HAL_MspInit+0x4c>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002866:	603b      	str	r3, [r7, #0]
 8002868:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800286a:	2007      	movs	r0, #7
 800286c:	f001 f880 	bl	8003970 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002870:	bf00      	nop
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40023800 	.word	0x40023800

0800287c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08a      	sub	sp, #40	; 0x28
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002884:	f107 0314 	add.w	r3, r7, #20
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
 8002892:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a17      	ldr	r2, [pc, #92]	; (80028f8 <HAL_ADC_MspInit+0x7c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d127      	bne.n	80028ee <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	4b16      	ldr	r3, [pc, #88]	; (80028fc <HAL_ADC_MspInit+0x80>)
 80028a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a6:	4a15      	ldr	r2, [pc, #84]	; (80028fc <HAL_ADC_MspInit+0x80>)
 80028a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ac:	6453      	str	r3, [r2, #68]	; 0x44
 80028ae:	4b13      	ldr	r3, [pc, #76]	; (80028fc <HAL_ADC_MspInit+0x80>)
 80028b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b0f      	ldr	r3, [pc, #60]	; (80028fc <HAL_ADC_MspInit+0x80>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	4a0e      	ldr	r2, [pc, #56]	; (80028fc <HAL_ADC_MspInit+0x80>)
 80028c4:	f043 0301 	orr.w	r3, r3, #1
 80028c8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ca:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <HAL_ADC_MspInit+0x80>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = IMotor_Pin|UBatt_Pin;
 80028d6:	2312      	movs	r3, #18
 80028d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028da:	2303      	movs	r3, #3
 80028dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e2:	f107 0314 	add.w	r3, r7, #20
 80028e6:	4619      	mov	r1, r3
 80028e8:	4805      	ldr	r0, [pc, #20]	; (8002900 <HAL_ADC_MspInit+0x84>)
 80028ea:	f001 f883 	bl	80039f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028ee:	bf00      	nop
 80028f0:	3728      	adds	r7, #40	; 0x28
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40012000 	.word	0x40012000
 80028fc:	40023800 	.word	0x40023800
 8002900:	40020000 	.word	0x40020000

08002904 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b08e      	sub	sp, #56	; 0x38
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	605a      	str	r2, [r3, #4]
 8002916:	609a      	str	r2, [r3, #8]
 8002918:	60da      	str	r2, [r3, #12]
 800291a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a5c      	ldr	r2, [pc, #368]	; (8002a94 <HAL_I2C_MspInit+0x190>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d12d      	bne.n	8002982 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	623b      	str	r3, [r7, #32]
 800292a:	4b5b      	ldr	r3, [pc, #364]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	4a5a      	ldr	r2, [pc, #360]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002930:	f043 0302 	orr.w	r3, r3, #2
 8002934:	6313      	str	r3, [r2, #48]	; 0x30
 8002936:	4b58      	ldr	r3, [pc, #352]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	623b      	str	r3, [r7, #32]
 8002940:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002942:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002946:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002948:	2312      	movs	r3, #18
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002950:	2303      	movs	r3, #3
 8002952:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002954:	2304      	movs	r3, #4
 8002956:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800295c:	4619      	mov	r1, r3
 800295e:	484f      	ldr	r0, [pc, #316]	; (8002a9c <HAL_I2C_MspInit+0x198>)
 8002960:	f001 f848 	bl	80039f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002964:	2300      	movs	r3, #0
 8002966:	61fb      	str	r3, [r7, #28]
 8002968:	4b4b      	ldr	r3, [pc, #300]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	4a4a      	ldr	r2, [pc, #296]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 800296e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002972:	6413      	str	r3, [r2, #64]	; 0x40
 8002974:	4b48      	ldr	r3, [pc, #288]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800297c:	61fb      	str	r3, [r7, #28]
 800297e:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002980:	e083      	b.n	8002a8a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a46      	ldr	r2, [pc, #280]	; (8002aa0 <HAL_I2C_MspInit+0x19c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d12d      	bne.n	80029e8 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800298c:	2300      	movs	r3, #0
 800298e:	61bb      	str	r3, [r7, #24]
 8002990:	4b41      	ldr	r3, [pc, #260]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002994:	4a40      	ldr	r2, [pc, #256]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002996:	f043 0302 	orr.w	r3, r3, #2
 800299a:	6313      	str	r3, [r2, #48]	; 0x30
 800299c:	4b3e      	ldr	r3, [pc, #248]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 800299e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	61bb      	str	r3, [r7, #24]
 80029a6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 80029a8:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029ae:	2312      	movs	r3, #18
 80029b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b6:	2303      	movs	r3, #3
 80029b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80029ba:	2304      	movs	r3, #4
 80029bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c2:	4619      	mov	r1, r3
 80029c4:	4835      	ldr	r0, [pc, #212]	; (8002a9c <HAL_I2C_MspInit+0x198>)
 80029c6:	f001 f815 	bl	80039f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	4b32      	ldr	r3, [pc, #200]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	4a31      	ldr	r2, [pc, #196]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 80029d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80029d8:	6413      	str	r3, [r2, #64]	; 0x40
 80029da:	4b2f      	ldr	r3, [pc, #188]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	697b      	ldr	r3, [r7, #20]
}
 80029e6:	e050      	b.n	8002a8a <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a2d      	ldr	r2, [pc, #180]	; (8002aa4 <HAL_I2C_MspInit+0x1a0>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d14b      	bne.n	8002a8a <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	4b28      	ldr	r3, [pc, #160]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fa:	4a27      	ldr	r2, [pc, #156]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 80029fc:	f043 0304 	orr.w	r3, r3, #4
 8002a00:	6313      	str	r3, [r2, #48]	; 0x30
 8002a02:	4b25      	ldr	r3, [pc, #148]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	f003 0304 	and.w	r3, r3, #4
 8002a0a:	613b      	str	r3, [r7, #16]
 8002a0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	4b21      	ldr	r3, [pc, #132]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a16:	4a20      	ldr	r2, [pc, #128]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a1e:	4b1e      	ldr	r3, [pc, #120]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	60fb      	str	r3, [r7, #12]
 8002a28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a2a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a30:	2312      	movs	r3, #18
 8002a32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a44:	4619      	mov	r1, r3
 8002a46:	4818      	ldr	r0, [pc, #96]	; (8002aa8 <HAL_I2C_MspInit+0x1a4>)
 8002a48:	f000 ffd4 	bl	80039f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a52:	2312      	movs	r3, #18
 8002a54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a5e:	2304      	movs	r3, #4
 8002a60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a66:	4619      	mov	r1, r3
 8002a68:	4810      	ldr	r0, [pc, #64]	; (8002aac <HAL_I2C_MspInit+0x1a8>)
 8002a6a:	f000 ffc3 	bl	80039f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	4b09      	ldr	r3, [pc, #36]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	4a08      	ldr	r2, [pc, #32]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002a78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a7e:	4b06      	ldr	r3, [pc, #24]	; (8002a98 <HAL_I2C_MspInit+0x194>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a86:	60bb      	str	r3, [r7, #8]
 8002a88:	68bb      	ldr	r3, [r7, #8]
}
 8002a8a:	bf00      	nop
 8002a8c:	3738      	adds	r7, #56	; 0x38
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	40005400 	.word	0x40005400
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40020400 	.word	0x40020400
 8002aa0:	40005800 	.word	0x40005800
 8002aa4:	40005c00 	.word	0x40005c00
 8002aa8:	40020800 	.word	0x40020800
 8002aac:	40020000 	.word	0x40020000

08002ab0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b090      	sub	sp, #64	; 0x40
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a72      	ldr	r2, [pc, #456]	; (8002c98 <HAL_SPI_MspInit+0x1e8>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d14a      	bne.n	8002b68 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ad6:	4b71      	ldr	r3, [pc, #452]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ada:	4a70      	ldr	r2, [pc, #448]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002adc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ae2:	4b6e      	ldr	r3, [pc, #440]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aea:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aec:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	627b      	str	r3, [r7, #36]	; 0x24
 8002af2:	4b6a      	ldr	r3, [pc, #424]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	4a69      	ldr	r2, [pc, #420]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	6313      	str	r3, [r2, #48]	; 0x30
 8002afe:	4b67      	ldr	r3, [pc, #412]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	627b      	str	r3, [r7, #36]	; 0x24
 8002b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	623b      	str	r3, [r7, #32]
 8002b0e:	4b63      	ldr	r3, [pc, #396]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b12:	4a62      	ldr	r2, [pc, #392]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b14:	f043 0302 	orr.w	r3, r3, #2
 8002b18:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1a:	4b60      	ldr	r3, [pc, #384]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	623b      	str	r3, [r7, #32]
 8002b24:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002b26:	23a0      	movs	r3, #160	; 0xa0
 8002b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b32:	2303      	movs	r3, #3
 8002b34:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b36:	2305      	movs	r3, #5
 8002b38:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4857      	ldr	r0, [pc, #348]	; (8002ca0 <HAL_SPI_MspInit+0x1f0>)
 8002b42:	f000 ff57 	bl	80039f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b46:	2310      	movs	r3, #16
 8002b48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b52:	2303      	movs	r3, #3
 8002b54:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b56:	2305      	movs	r3, #5
 8002b58:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4850      	ldr	r0, [pc, #320]	; (8002ca4 <HAL_SPI_MspInit+0x1f4>)
 8002b62:	f000 ff47 	bl	80039f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002b66:	e092      	b.n	8002c8e <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a4e      	ldr	r2, [pc, #312]	; (8002ca8 <HAL_SPI_MspInit+0x1f8>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d15b      	bne.n	8002c2a <HAL_SPI_MspInit+0x17a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	61fb      	str	r3, [r7, #28]
 8002b76:	4b49      	ldr	r3, [pc, #292]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	4a48      	ldr	r2, [pc, #288]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b80:	6413      	str	r3, [r2, #64]	; 0x40
 8002b82:	4b46      	ldr	r3, [pc, #280]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b8a:	61fb      	str	r3, [r7, #28]
 8002b8c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61bb      	str	r3, [r7, #24]
 8002b92:	4b42      	ldr	r3, [pc, #264]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	4a41      	ldr	r2, [pc, #260]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002b98:	f043 0304 	orr.w	r3, r3, #4
 8002b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b9e:	4b3f      	ldr	r3, [pc, #252]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	f003 0304 	and.w	r3, r3, #4
 8002ba6:	61bb      	str	r3, [r7, #24]
 8002ba8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	4b3b      	ldr	r3, [pc, #236]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	4a3a      	ldr	r2, [pc, #232]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002bb4:	f043 0302 	orr.w	r3, r3, #2
 8002bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bba:	4b38      	ldr	r3, [pc, #224]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	617b      	str	r3, [r7, #20]
 8002bc4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8002bd6:	2307      	movs	r3, #7
 8002bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bde:	4619      	mov	r1, r3
 8002be0:	4832      	ldr	r0, [pc, #200]	; (8002cac <HAL_SPI_MspInit+0x1fc>)
 8002be2:	f000 ff07 	bl	80039f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002be6:	2304      	movs	r3, #4
 8002be8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bea:	2302      	movs	r3, #2
 8002bec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002bf6:	2305      	movs	r3, #5
 8002bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bfe:	4619      	mov	r1, r3
 8002c00:	482a      	ldr	r0, [pc, #168]	; (8002cac <HAL_SPI_MspInit+0x1fc>)
 8002c02:	f000 fef7 	bl	80039f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002c06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c14:	2303      	movs	r3, #3
 8002c16:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c18:	2305      	movs	r3, #5
 8002c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c20:	4619      	mov	r1, r3
 8002c22:	4820      	ldr	r0, [pc, #128]	; (8002ca4 <HAL_SPI_MspInit+0x1f4>)
 8002c24:	f000 fee6 	bl	80039f4 <HAL_GPIO_Init>
}
 8002c28:	e031      	b.n	8002c8e <HAL_SPI_MspInit+0x1de>
  else if(hspi->Instance==SPI3)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a20      	ldr	r2, [pc, #128]	; (8002cb0 <HAL_SPI_MspInit+0x200>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d12c      	bne.n	8002c8e <HAL_SPI_MspInit+0x1de>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c34:	2300      	movs	r3, #0
 8002c36:	613b      	str	r3, [r7, #16]
 8002c38:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	4a17      	ldr	r2, [pc, #92]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002c3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c42:	6413      	str	r3, [r2, #64]	; 0x40
 8002c44:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c4c:	613b      	str	r3, [r7, #16]
 8002c4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	4b11      	ldr	r3, [pc, #68]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c58:	4a10      	ldr	r2, [pc, #64]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002c5a:	f043 0304 	orr.w	r3, r3, #4
 8002c5e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c60:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <HAL_SPI_MspInit+0x1ec>)
 8002c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	60fb      	str	r3, [r7, #12]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002c6c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002c70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c72:	2302      	movs	r3, #2
 8002c74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c76:	2300      	movs	r3, #0
 8002c78:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c7e:	2306      	movs	r3, #6
 8002c80:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c86:	4619      	mov	r1, r3
 8002c88:	4808      	ldr	r0, [pc, #32]	; (8002cac <HAL_SPI_MspInit+0x1fc>)
 8002c8a:	f000 feb3 	bl	80039f4 <HAL_GPIO_Init>
}
 8002c8e:	bf00      	nop
 8002c90:	3740      	adds	r7, #64	; 0x40
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40013000 	.word	0x40013000
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020000 	.word	0x40020000
 8002ca4:	40020400 	.word	0x40020400
 8002ca8:	40003800 	.word	0x40003800
 8002cac:	40020800 	.word	0x40020800
 8002cb0:	40003c00 	.word	0x40003c00

08002cb4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b08a      	sub	sp, #40	; 0x28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cbc:	f107 0314 	add.w	r3, r7, #20
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	601a      	str	r2, [r3, #0]
 8002cc4:	605a      	str	r2, [r3, #4]
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	60da      	str	r2, [r3, #12]
 8002cca:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd4:	d134      	bne.n	8002d40 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	4b1b      	ldr	r3, [pc, #108]	; (8002d48 <HAL_TIM_IC_MspInit+0x94>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	4a1a      	ldr	r2, [pc, #104]	; (8002d48 <HAL_TIM_IC_MspInit+0x94>)
 8002ce0:	f043 0301 	orr.w	r3, r3, #1
 8002ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ce6:	4b18      	ldr	r3, [pc, #96]	; (8002d48 <HAL_TIM_IC_MspInit+0x94>)
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	4b14      	ldr	r3, [pc, #80]	; (8002d48 <HAL_TIM_IC_MspInit+0x94>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	4a13      	ldr	r2, [pc, #76]	; (8002d48 <HAL_TIM_IC_MspInit+0x94>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	6313      	str	r3, [r2, #48]	; 0x30
 8002d02:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <HAL_TIM_IC_MspInit+0x94>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002d0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d14:	2302      	movs	r3, #2
 8002d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d20:	2301      	movs	r3, #1
 8002d22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d24:	f107 0314 	add.w	r3, r7, #20
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4808      	ldr	r0, [pc, #32]	; (8002d4c <HAL_TIM_IC_MspInit+0x98>)
 8002d2c:	f000 fe62 	bl	80039f4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d30:	2200      	movs	r2, #0
 8002d32:	2100      	movs	r1, #0
 8002d34:	201c      	movs	r0, #28
 8002d36:	f000 fe26 	bl	8003986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d3a:	201c      	movs	r0, #28
 8002d3c:	f000 fe3f 	bl	80039be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d40:	bf00      	nop
 8002d42:	3728      	adds	r7, #40	; 0x28
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	40020000 	.word	0x40020000

08002d50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b088      	sub	sp, #32
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a3a      	ldr	r2, [pc, #232]	; (8002e48 <HAL_TIM_Base_MspInit+0xf8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d10e      	bne.n	8002d80 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
 8002d66:	4b39      	ldr	r3, [pc, #228]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	4a38      	ldr	r2, [pc, #224]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002d6c:	f043 0302 	orr.w	r3, r3, #2
 8002d70:	6413      	str	r3, [r2, #64]	; 0x40
 8002d72:	4b36      	ldr	r3, [pc, #216]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	61fb      	str	r3, [r7, #28]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8002d7e:	e05e      	b.n	8002e3e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM4)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a32      	ldr	r2, [pc, #200]	; (8002e50 <HAL_TIM_Base_MspInit+0x100>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d10e      	bne.n	8002da8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	61bb      	str	r3, [r7, #24]
 8002d8e:	4b2f      	ldr	r3, [pc, #188]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	4a2e      	ldr	r2, [pc, #184]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002d94:	f043 0304 	orr.w	r3, r3, #4
 8002d98:	6413      	str	r3, [r2, #64]	; 0x40
 8002d9a:	4b2c      	ldr	r3, [pc, #176]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	f003 0304 	and.w	r3, r3, #4
 8002da2:	61bb      	str	r3, [r7, #24]
 8002da4:	69bb      	ldr	r3, [r7, #24]
}
 8002da6:	e04a      	b.n	8002e3e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM5)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a29      	ldr	r2, [pc, #164]	; (8002e54 <HAL_TIM_Base_MspInit+0x104>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d116      	bne.n	8002de0 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	617b      	str	r3, [r7, #20]
 8002db6:	4b25      	ldr	r3, [pc, #148]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	4a24      	ldr	r2, [pc, #144]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002dbc:	f043 0308 	orr.w	r3, r3, #8
 8002dc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc2:	4b22      	ldr	r3, [pc, #136]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	2032      	movs	r0, #50	; 0x32
 8002dd4:	f000 fdd7 	bl	8003986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002dd8:	2032      	movs	r0, #50	; 0x32
 8002dda:	f000 fdf0 	bl	80039be <HAL_NVIC_EnableIRQ>
}
 8002dde:	e02e      	b.n	8002e3e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM7)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a1c      	ldr	r2, [pc, #112]	; (8002e58 <HAL_TIM_Base_MspInit+0x108>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d116      	bne.n	8002e18 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002dea:	2300      	movs	r3, #0
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	4b17      	ldr	r3, [pc, #92]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	4a16      	ldr	r2, [pc, #88]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002df4:	f043 0320 	orr.w	r3, r3, #32
 8002df8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dfa:	4b14      	ldr	r3, [pc, #80]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	613b      	str	r3, [r7, #16]
 8002e04:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002e06:	2200      	movs	r2, #0
 8002e08:	2100      	movs	r1, #0
 8002e0a:	2037      	movs	r0, #55	; 0x37
 8002e0c:	f000 fdbb 	bl	8003986 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002e10:	2037      	movs	r0, #55	; 0x37
 8002e12:	f000 fdd4 	bl	80039be <HAL_NVIC_EnableIRQ>
}
 8002e16:	e012      	b.n	8002e3e <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM13)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a0f      	ldr	r2, [pc, #60]	; (8002e5c <HAL_TIM_Base_MspInit+0x10c>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d10d      	bne.n	8002e3e <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	4a08      	ldr	r2, [pc, #32]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e30:	6413      	str	r3, [r2, #64]	; 0x40
 8002e32:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <HAL_TIM_Base_MspInit+0xfc>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
}
 8002e3e:	bf00      	nop
 8002e40:	3720      	adds	r7, #32
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40000400 	.word	0x40000400
 8002e4c:	40023800 	.word	0x40023800
 8002e50:	40000800 	.word	0x40000800
 8002e54:	40000c00 	.word	0x40000c00
 8002e58:	40001400 	.word	0x40001400
 8002e5c:	40001c00 	.word	0x40001c00

08002e60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08c      	sub	sp, #48	; 0x30
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	f107 031c 	add.w	r3, r7, #28
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	609a      	str	r2, [r3, #8]
 8002e74:	60da      	str	r2, [r3, #12]
 8002e76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a48      	ldr	r2, [pc, #288]	; (8002fa0 <HAL_TIM_MspPostInit+0x140>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d11e      	bne.n	8002ec0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	4b47      	ldr	r3, [pc, #284]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8a:	4a46      	ldr	r2, [pc, #280]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002e8c:	f043 0302 	orr.w	r3, r3, #2
 8002e90:	6313      	str	r3, [r2, #48]	; 0x30
 8002e92:	4b44      	ldr	r3, [pc, #272]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	61bb      	str	r3, [r7, #24]
 8002e9c:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = DRV_PMW1_Pin;
 8002e9e:	2320      	movs	r3, #32
 8002ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PMW1_GPIO_Port, &GPIO_InitStruct);
 8002eb2:	f107 031c 	add.w	r3, r7, #28
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	483b      	ldr	r0, [pc, #236]	; (8002fa8 <HAL_TIM_MspPostInit+0x148>)
 8002eba:	f000 fd9b 	bl	80039f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002ebe:	e06a      	b.n	8002f96 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM4)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a39      	ldr	r2, [pc, #228]	; (8002fac <HAL_TIM_MspPostInit+0x14c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d11e      	bne.n	8002f08 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	617b      	str	r3, [r7, #20]
 8002ece:	4b35      	ldr	r3, [pc, #212]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	4a34      	ldr	r2, [pc, #208]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002ed4:	f043 0302 	orr.w	r3, r3, #2
 8002ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eda:	4b32      	ldr	r3, [pc, #200]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = DRV_PWM2_Pin;
 8002ee6:	2340      	movs	r3, #64	; 0x40
 8002ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eea:	2302      	movs	r3, #2
 8002eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DRV_PWM2_GPIO_Port, &GPIO_InitStruct);
 8002efa:	f107 031c 	add.w	r3, r7, #28
 8002efe:	4619      	mov	r1, r3
 8002f00:	4829      	ldr	r0, [pc, #164]	; (8002fa8 <HAL_TIM_MspPostInit+0x148>)
 8002f02:	f000 fd77 	bl	80039f4 <HAL_GPIO_Init>
}
 8002f06:	e046      	b.n	8002f96 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM5)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a28      	ldr	r2, [pc, #160]	; (8002fb0 <HAL_TIM_MspPostInit+0x150>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d11e      	bne.n	8002f50 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f12:	2300      	movs	r3, #0
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	4b23      	ldr	r3, [pc, #140]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1a:	4a22      	ldr	r2, [pc, #136]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002f1c:	f043 0301 	orr.w	r3, r3, #1
 8002f20:	6313      	str	r3, [r2, #48]	; 0x30
 8002f22:	4b20      	ldr	r3, [pc, #128]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	613b      	str	r3, [r7, #16]
 8002f2c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RC_PWM2_Pin;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f32:	2302      	movs	r3, #2
 8002f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f36:	2300      	movs	r3, #0
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM2_GPIO_Port, &GPIO_InitStruct);
 8002f42:	f107 031c 	add.w	r3, r7, #28
 8002f46:	4619      	mov	r1, r3
 8002f48:	481a      	ldr	r0, [pc, #104]	; (8002fb4 <HAL_TIM_MspPostInit+0x154>)
 8002f4a:	f000 fd53 	bl	80039f4 <HAL_GPIO_Init>
}
 8002f4e:	e022      	b.n	8002f96 <HAL_TIM_MspPostInit+0x136>
  else if(htim->Instance==TIM13)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a18      	ldr	r2, [pc, #96]	; (8002fb8 <HAL_TIM_MspPostInit+0x158>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d11d      	bne.n	8002f96 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	4b11      	ldr	r3, [pc, #68]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	4a10      	ldr	r2, [pc, #64]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6a:	4b0e      	ldr	r3, [pc, #56]	; (8002fa4 <HAL_TIM_MspPostInit+0x144>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RC_PWM_Pin;
 8002f76:	2340      	movs	r3, #64	; 0x40
 8002f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f82:	2300      	movs	r3, #0
 8002f84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002f86:	2309      	movs	r3, #9
 8002f88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RC_PWM_GPIO_Port, &GPIO_InitStruct);
 8002f8a:	f107 031c 	add.w	r3, r7, #28
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4808      	ldr	r0, [pc, #32]	; (8002fb4 <HAL_TIM_MspPostInit+0x154>)
 8002f92:	f000 fd2f 	bl	80039f4 <HAL_GPIO_Init>
}
 8002f96:	bf00      	nop
 8002f98:	3730      	adds	r7, #48	; 0x30
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40000400 	.word	0x40000400
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40020400 	.word	0x40020400
 8002fac:	40000800 	.word	0x40000800
 8002fb0:	40000c00 	.word	0x40000c00
 8002fb4:	40020000 	.word	0x40020000
 8002fb8:	40001c00 	.word	0x40001c00

08002fbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b08c      	sub	sp, #48	; 0x30
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc4:	f107 031c 	add.w	r3, r7, #28
 8002fc8:	2200      	movs	r2, #0
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a32      	ldr	r2, [pc, #200]	; (80030a4 <HAL_UART_MspInit+0xe8>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d12c      	bne.n	8003038 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	61bb      	str	r3, [r7, #24]
 8002fe2:	4b31      	ldr	r3, [pc, #196]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	4a30      	ldr	r2, [pc, #192]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8002fe8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fec:	6413      	str	r3, [r2, #64]	; 0x40
 8002fee:	4b2e      	ldr	r3, [pc, #184]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff6:	61bb      	str	r3, [r7, #24]
 8002ff8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	4b2a      	ldr	r3, [pc, #168]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	4a29      	ldr	r2, [pc, #164]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8003004:	f043 0301 	orr.w	r3, r3, #1
 8003008:	6313      	str	r3, [r2, #48]	; 0x30
 800300a:	4b27      	ldr	r3, [pc, #156]	; (80030a8 <HAL_UART_MspInit+0xec>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003016:	230c      	movs	r3, #12
 8003018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301a:	2302      	movs	r3, #2
 800301c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301e:	2300      	movs	r3, #0
 8003020:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003022:	2303      	movs	r3, #3
 8003024:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003026:	2307      	movs	r3, #7
 8003028:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800302a:	f107 031c 	add.w	r3, r7, #28
 800302e:	4619      	mov	r1, r3
 8003030:	481e      	ldr	r0, [pc, #120]	; (80030ac <HAL_UART_MspInit+0xf0>)
 8003032:	f000 fcdf 	bl	80039f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003036:	e030      	b.n	800309a <HAL_UART_MspInit+0xde>
  else if(huart->Instance==USART6)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a1c      	ldr	r2, [pc, #112]	; (80030b0 <HAL_UART_MspInit+0xf4>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d12b      	bne.n	800309a <HAL_UART_MspInit+0xde>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003042:	2300      	movs	r3, #0
 8003044:	613b      	str	r3, [r7, #16]
 8003046:	4b18      	ldr	r3, [pc, #96]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8003048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304a:	4a17      	ldr	r2, [pc, #92]	; (80030a8 <HAL_UART_MspInit+0xec>)
 800304c:	f043 0320 	orr.w	r3, r3, #32
 8003050:	6453      	str	r3, [r2, #68]	; 0x44
 8003052:	4b15      	ldr	r3, [pc, #84]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8003054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003056:	f003 0320 	and.w	r3, r3, #32
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	4b11      	ldr	r3, [pc, #68]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003066:	4a10      	ldr	r2, [pc, #64]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8003068:	f043 0304 	orr.w	r3, r3, #4
 800306c:	6313      	str	r3, [r2, #48]	; 0x30
 800306e:	4b0e      	ldr	r3, [pc, #56]	; (80030a8 <HAL_UART_MspInit+0xec>)
 8003070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003072:	f003 0304 	and.w	r3, r3, #4
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|RADIO_RX_Pin;
 800307a:	23c0      	movs	r3, #192	; 0xc0
 800307c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307e:	2302      	movs	r3, #2
 8003080:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	2300      	movs	r3, #0
 8003084:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003086:	2303      	movs	r3, #3
 8003088:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800308a:	2308      	movs	r3, #8
 800308c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800308e:	f107 031c 	add.w	r3, r7, #28
 8003092:	4619      	mov	r1, r3
 8003094:	4807      	ldr	r0, [pc, #28]	; (80030b4 <HAL_UART_MspInit+0xf8>)
 8003096:	f000 fcad 	bl	80039f4 <HAL_GPIO_Init>
}
 800309a:	bf00      	nop
 800309c:	3730      	adds	r7, #48	; 0x30
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40004400 	.word	0x40004400
 80030a8:	40023800 	.word	0x40023800
 80030ac:	40020000 	.word	0x40020000
 80030b0:	40011400 	.word	0x40011400
 80030b4:	40020800 	.word	0x40020800

080030b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030bc:	e7fe      	b.n	80030bc <NMI_Handler+0x4>

080030be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030be:	b480      	push	{r7}
 80030c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030c2:	e7fe      	b.n	80030c2 <HardFault_Handler+0x4>

080030c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030c8:	e7fe      	b.n	80030c8 <MemManage_Handler+0x4>

080030ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030ca:	b480      	push	{r7}
 80030cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ce:	e7fe      	b.n	80030ce <BusFault_Handler+0x4>

080030d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030d4:	e7fe      	b.n	80030d4 <UsageFault_Handler+0x4>

080030d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030d6:	b480      	push	{r7}
 80030d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030da:	bf00      	nop
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030f2:	b480      	push	{r7}
 80030f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003104:	f000 f8ae 	bl	8003264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003108:	bf00      	nop
 800310a:	bd80      	pop	{r7, pc}

0800310c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003110:	4802      	ldr	r0, [pc, #8]	; (800311c <TIM2_IRQHandler+0x10>)
 8003112:	f002 fe2f 	bl	8005d74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	2000044c 	.word	0x2000044c

08003120 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003124:	4802      	ldr	r0, [pc, #8]	; (8003130 <TIM5_IRQHandler+0x10>)
 8003126:	f002 fe25 	bl	8005d74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800312a:	bf00      	nop
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	20000524 	.word	0x20000524

08003134 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003138:	4802      	ldr	r0, [pc, #8]	; (8003144 <TIM7_IRQHandler+0x10>)
 800313a:	f002 fe1b 	bl	8005d74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800313e:	bf00      	nop
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	2000056c 	.word	0x2000056c

08003148 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800314c:	4b06      	ldr	r3, [pc, #24]	; (8003168 <SystemInit+0x20>)
 800314e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003152:	4a05      	ldr	r2, [pc, #20]	; (8003168 <SystemInit+0x20>)
 8003154:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003158:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800315c:	bf00      	nop
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	e000ed00 	.word	0xe000ed00

0800316c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800316c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003170:	480d      	ldr	r0, [pc, #52]	; (80031a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003172:	490e      	ldr	r1, [pc, #56]	; (80031ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003174:	4a0e      	ldr	r2, [pc, #56]	; (80031b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003176:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003178:	e002      	b.n	8003180 <LoopCopyDataInit>

0800317a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800317a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800317c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800317e:	3304      	adds	r3, #4

08003180 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003180:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003182:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003184:	d3f9      	bcc.n	800317a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003186:	4a0b      	ldr	r2, [pc, #44]	; (80031b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003188:	4c0b      	ldr	r4, [pc, #44]	; (80031b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800318a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800318c:	e001      	b.n	8003192 <LoopFillZerobss>

0800318e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800318e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003190:	3204      	adds	r2, #4

08003192 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003192:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003194:	d3fb      	bcc.n	800318e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003196:	f7ff ffd7 	bl	8003148 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800319a:	f004 f9db 	bl	8007554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800319e:	f7fe fa8d 	bl	80016bc <main>
  bx  lr    
 80031a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80031a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031ac:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80031b0:	0800bb70 	.word	0x0800bb70
  ldr r2, =_sbss
 80031b4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80031b8:	20000a6c 	.word	0x20000a6c

080031bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031bc:	e7fe      	b.n	80031bc <ADC_IRQHandler>
	...

080031c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031c4:	4b0e      	ldr	r3, [pc, #56]	; (8003200 <HAL_Init+0x40>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a0d      	ldr	r2, [pc, #52]	; (8003200 <HAL_Init+0x40>)
 80031ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031d0:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <HAL_Init+0x40>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a0a      	ldr	r2, [pc, #40]	; (8003200 <HAL_Init+0x40>)
 80031d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031dc:	4b08      	ldr	r3, [pc, #32]	; (8003200 <HAL_Init+0x40>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a07      	ldr	r2, [pc, #28]	; (8003200 <HAL_Init+0x40>)
 80031e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031e8:	2003      	movs	r0, #3
 80031ea:	f000 fbc1 	bl	8003970 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031ee:	2000      	movs	r0, #0
 80031f0:	f000 f808 	bl	8003204 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031f4:	f7ff fb1a 	bl	800282c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40023c00 	.word	0x40023c00

08003204 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800320c:	4b12      	ldr	r3, [pc, #72]	; (8003258 <HAL_InitTick+0x54>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	4b12      	ldr	r3, [pc, #72]	; (800325c <HAL_InitTick+0x58>)
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	4619      	mov	r1, r3
 8003216:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800321a:	fbb3 f3f1 	udiv	r3, r3, r1
 800321e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003222:	4618      	mov	r0, r3
 8003224:	f000 fbd9 	bl	80039da <HAL_SYSTICK_Config>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e00e      	b.n	8003250 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b0f      	cmp	r3, #15
 8003236:	d80a      	bhi.n	800324e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003238:	2200      	movs	r2, #0
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	f04f 30ff 	mov.w	r0, #4294967295
 8003240:	f000 fba1 	bl	8003986 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003244:	4a06      	ldr	r2, [pc, #24]	; (8003260 <HAL_InitTick+0x5c>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	e000      	b.n	8003250 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
}
 8003250:	4618      	mov	r0, r3
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20000008 	.word	0x20000008
 800325c:	20000010 	.word	0x20000010
 8003260:	2000000c 	.word	0x2000000c

08003264 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003268:	4b06      	ldr	r3, [pc, #24]	; (8003284 <HAL_IncTick+0x20>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	461a      	mov	r2, r3
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_IncTick+0x24>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4413      	add	r3, r2
 8003274:	4a04      	ldr	r2, [pc, #16]	; (8003288 <HAL_IncTick+0x24>)
 8003276:	6013      	str	r3, [r2, #0]
}
 8003278:	bf00      	nop
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	20000010 	.word	0x20000010
 8003288:	20000a54 	.word	0x20000a54

0800328c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  return uwTick;
 8003290:	4b03      	ldr	r3, [pc, #12]	; (80032a0 <HAL_GetTick+0x14>)
 8003292:	681b      	ldr	r3, [r3, #0]
}
 8003294:	4618      	mov	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	20000a54 	.word	0x20000a54

080032a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032ac:	f7ff ffee 	bl	800328c <HAL_GetTick>
 80032b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032bc:	d005      	beq.n	80032ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032be:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <HAL_Delay+0x44>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	4413      	add	r3, r2
 80032c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032ca:	bf00      	nop
 80032cc:	f7ff ffde 	bl	800328c <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d8f7      	bhi.n	80032cc <HAL_Delay+0x28>
  {
  }
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	20000010 	.word	0x20000010

080032ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e033      	b.n	800336a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	2b00      	cmp	r3, #0
 8003308:	d109      	bne.n	800331e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff fab6 	bl	800287c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	2b00      	cmp	r3, #0
 8003328:	d118      	bne.n	800335c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003332:	f023 0302 	bic.w	r3, r3, #2
 8003336:	f043 0202 	orr.w	r2, r3, #2
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f94a 	bl	80035d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	f023 0303 	bic.w	r3, r3, #3
 8003352:	f043 0201 	orr.w	r2, r3, #1
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	641a      	str	r2, [r3, #64]	; 0x40
 800335a:	e001      	b.n	8003360 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003368:	7bfb      	ldrb	r3, [r7, #15]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003374:	b480      	push	{r7}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800337e:	2300      	movs	r3, #0
 8003380:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003388:	2b01      	cmp	r3, #1
 800338a:	d101      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x1c>
 800338c:	2302      	movs	r3, #2
 800338e:	e113      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x244>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2b09      	cmp	r3, #9
 800339e:	d925      	bls.n	80033ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68d9      	ldr	r1, [r3, #12]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	461a      	mov	r2, r3
 80033ae:	4613      	mov	r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	4413      	add	r3, r2
 80033b4:	3b1e      	subs	r3, #30
 80033b6:	2207      	movs	r2, #7
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43da      	mvns	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	400a      	ands	r2, r1
 80033c4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68d9      	ldr	r1, [r3, #12]
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	4618      	mov	r0, r3
 80033d8:	4603      	mov	r3, r0
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	4403      	add	r3, r0
 80033de:	3b1e      	subs	r3, #30
 80033e0:	409a      	lsls	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	60da      	str	r2, [r3, #12]
 80033ea:	e022      	b.n	8003432 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6919      	ldr	r1, [r3, #16]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	461a      	mov	r2, r3
 80033fa:	4613      	mov	r3, r2
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	4413      	add	r3, r2
 8003400:	2207      	movs	r2, #7
 8003402:	fa02 f303 	lsl.w	r3, r2, r3
 8003406:	43da      	mvns	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	400a      	ands	r2, r1
 800340e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6919      	ldr	r1, [r3, #16]
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	b29b      	uxth	r3, r3
 8003420:	4618      	mov	r0, r3
 8003422:	4603      	mov	r3, r0
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	4403      	add	r3, r0
 8003428:	409a      	lsls	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	2b06      	cmp	r3, #6
 8003438:	d824      	bhi.n	8003484 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	3b05      	subs	r3, #5
 800344c:	221f      	movs	r2, #31
 800344e:	fa02 f303 	lsl.w	r3, r2, r3
 8003452:	43da      	mvns	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	400a      	ands	r2, r1
 800345a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	b29b      	uxth	r3, r3
 8003468:	4618      	mov	r0, r3
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	4613      	mov	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	4413      	add	r3, r2
 8003474:	3b05      	subs	r3, #5
 8003476:	fa00 f203 	lsl.w	r2, r0, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	635a      	str	r2, [r3, #52]	; 0x34
 8003482:	e04c      	b.n	800351e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2b0c      	cmp	r3, #12
 800348a:	d824      	bhi.n	80034d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4413      	add	r3, r2
 800349c:	3b23      	subs	r3, #35	; 0x23
 800349e:	221f      	movs	r2, #31
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43da      	mvns	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	400a      	ands	r2, r1
 80034ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	4618      	mov	r0, r3
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	4613      	mov	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4413      	add	r3, r2
 80034c6:	3b23      	subs	r3, #35	; 0x23
 80034c8:	fa00 f203 	lsl.w	r2, r0, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	631a      	str	r2, [r3, #48]	; 0x30
 80034d4:	e023      	b.n	800351e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	4613      	mov	r3, r2
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	4413      	add	r3, r2
 80034e6:	3b41      	subs	r3, #65	; 0x41
 80034e8:	221f      	movs	r2, #31
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43da      	mvns	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	400a      	ands	r2, r1
 80034f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	b29b      	uxth	r3, r3
 8003504:	4618      	mov	r0, r3
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	3b41      	subs	r3, #65	; 0x41
 8003512:	fa00 f203 	lsl.w	r2, r0, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800351e:	4b29      	ldr	r3, [pc, #164]	; (80035c4 <HAL_ADC_ConfigChannel+0x250>)
 8003520:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a28      	ldr	r2, [pc, #160]	; (80035c8 <HAL_ADC_ConfigChannel+0x254>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d10f      	bne.n	800354c <HAL_ADC_ConfigChannel+0x1d8>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b12      	cmp	r3, #18
 8003532:	d10b      	bne.n	800354c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a1d      	ldr	r2, [pc, #116]	; (80035c8 <HAL_ADC_ConfigChannel+0x254>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d12b      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x23a>
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a1c      	ldr	r2, [pc, #112]	; (80035cc <HAL_ADC_ConfigChannel+0x258>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d003      	beq.n	8003568 <HAL_ADC_ConfigChannel+0x1f4>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2b11      	cmp	r3, #17
 8003566:	d122      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a11      	ldr	r2, [pc, #68]	; (80035cc <HAL_ADC_ConfigChannel+0x258>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d111      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800358a:	4b11      	ldr	r3, [pc, #68]	; (80035d0 <HAL_ADC_ConfigChannel+0x25c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a11      	ldr	r2, [pc, #68]	; (80035d4 <HAL_ADC_ConfigChannel+0x260>)
 8003590:	fba2 2303 	umull	r2, r3, r2, r3
 8003594:	0c9a      	lsrs	r2, r3, #18
 8003596:	4613      	mov	r3, r2
 8003598:	009b      	lsls	r3, r3, #2
 800359a:	4413      	add	r3, r2
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035a0:	e002      	b.n	80035a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	3b01      	subs	r3, #1
 80035a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1f9      	bne.n	80035a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3714      	adds	r7, #20
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr
 80035c4:	40012300 	.word	0x40012300
 80035c8:	40012000 	.word	0x40012000
 80035cc:	10000012 	.word	0x10000012
 80035d0:	20000008 	.word	0x20000008
 80035d4:	431bde83 	.word	0x431bde83

080035d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035e0:	4b79      	ldr	r3, [pc, #484]	; (80037c8 <ADC_Init+0x1f0>)
 80035e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	431a      	orrs	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800360c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6859      	ldr	r1, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	021a      	lsls	r2, r3, #8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	430a      	orrs	r2, r1
 8003620:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003630:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	430a      	orrs	r2, r1
 8003642:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689a      	ldr	r2, [r3, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003652:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6899      	ldr	r1, [r3, #8]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	4a58      	ldr	r2, [pc, #352]	; (80037cc <ADC_Init+0x1f4>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d022      	beq.n	80036b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689a      	ldr	r2, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800367e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6899      	ldr	r1, [r3, #8]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6899      	ldr	r1, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	609a      	str	r2, [r3, #8]
 80036b4:	e00f      	b.n	80036d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0202 	bic.w	r2, r2, #2
 80036e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6899      	ldr	r1, [r3, #8]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7e1b      	ldrb	r3, [r3, #24]
 80036f0:	005a      	lsls	r2, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d01b      	beq.n	800373c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003712:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685a      	ldr	r2, [r3, #4]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003722:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6859      	ldr	r1, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372e:	3b01      	subs	r3, #1
 8003730:	035a      	lsls	r2, r3, #13
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	605a      	str	r2, [r3, #4]
 800373a:	e007      	b.n	800374c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800374a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800375a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	3b01      	subs	r3, #1
 8003768:	051a      	lsls	r2, r3, #20
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003780:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	6899      	ldr	r1, [r3, #8]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800378e:	025a      	lsls	r2, r3, #9
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689a      	ldr	r2, [r3, #8]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6899      	ldr	r1, [r3, #8]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	029a      	lsls	r2, r3, #10
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	609a      	str	r2, [r3, #8]
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr
 80037c8:	40012300 	.word	0x40012300
 80037cc:	0f000001 	.word	0x0f000001

080037d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037e0:	4b0c      	ldr	r3, [pc, #48]	; (8003814 <__NVIC_SetPriorityGrouping+0x44>)
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037e6:	68ba      	ldr	r2, [r7, #8]
 80037e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037ec:	4013      	ands	r3, r2
 80037ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003802:	4a04      	ldr	r2, [pc, #16]	; (8003814 <__NVIC_SetPriorityGrouping+0x44>)
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	60d3      	str	r3, [r2, #12]
}
 8003808:	bf00      	nop
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	e000ed00 	.word	0xe000ed00

08003818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800381c:	4b04      	ldr	r3, [pc, #16]	; (8003830 <__NVIC_GetPriorityGrouping+0x18>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	0a1b      	lsrs	r3, r3, #8
 8003822:	f003 0307 	and.w	r3, r3, #7
}
 8003826:	4618      	mov	r0, r3
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	e000ed00 	.word	0xe000ed00

08003834 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	2b00      	cmp	r3, #0
 8003844:	db0b      	blt.n	800385e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003846:	79fb      	ldrb	r3, [r7, #7]
 8003848:	f003 021f 	and.w	r2, r3, #31
 800384c:	4907      	ldr	r1, [pc, #28]	; (800386c <__NVIC_EnableIRQ+0x38>)
 800384e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003852:	095b      	lsrs	r3, r3, #5
 8003854:	2001      	movs	r0, #1
 8003856:	fa00 f202 	lsl.w	r2, r0, r2
 800385a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800385e:	bf00      	nop
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	e000e100 	.word	0xe000e100

08003870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	4603      	mov	r3, r0
 8003878:	6039      	str	r1, [r7, #0]
 800387a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800387c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003880:	2b00      	cmp	r3, #0
 8003882:	db0a      	blt.n	800389a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	b2da      	uxtb	r2, r3
 8003888:	490c      	ldr	r1, [pc, #48]	; (80038bc <__NVIC_SetPriority+0x4c>)
 800388a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388e:	0112      	lsls	r2, r2, #4
 8003890:	b2d2      	uxtb	r2, r2
 8003892:	440b      	add	r3, r1
 8003894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003898:	e00a      	b.n	80038b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	b2da      	uxtb	r2, r3
 800389e:	4908      	ldr	r1, [pc, #32]	; (80038c0 <__NVIC_SetPriority+0x50>)
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	3b04      	subs	r3, #4
 80038a8:	0112      	lsls	r2, r2, #4
 80038aa:	b2d2      	uxtb	r2, r2
 80038ac:	440b      	add	r3, r1
 80038ae:	761a      	strb	r2, [r3, #24]
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr
 80038bc:	e000e100 	.word	0xe000e100
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b089      	sub	sp, #36	; 0x24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f003 0307 	and.w	r3, r3, #7
 80038d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	f1c3 0307 	rsb	r3, r3, #7
 80038de:	2b04      	cmp	r3, #4
 80038e0:	bf28      	it	cs
 80038e2:	2304      	movcs	r3, #4
 80038e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	3304      	adds	r3, #4
 80038ea:	2b06      	cmp	r3, #6
 80038ec:	d902      	bls.n	80038f4 <NVIC_EncodePriority+0x30>
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	3b03      	subs	r3, #3
 80038f2:	e000      	b.n	80038f6 <NVIC_EncodePriority+0x32>
 80038f4:	2300      	movs	r3, #0
 80038f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038f8:	f04f 32ff 	mov.w	r2, #4294967295
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	43da      	mvns	r2, r3
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	401a      	ands	r2, r3
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800390c:	f04f 31ff 	mov.w	r1, #4294967295
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	fa01 f303 	lsl.w	r3, r1, r3
 8003916:	43d9      	mvns	r1, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800391c:	4313      	orrs	r3, r2
         );
}
 800391e:	4618      	mov	r0, r3
 8003920:	3724      	adds	r7, #36	; 0x24
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
	...

0800392c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3b01      	subs	r3, #1
 8003938:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800393c:	d301      	bcc.n	8003942 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800393e:	2301      	movs	r3, #1
 8003940:	e00f      	b.n	8003962 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003942:	4a0a      	ldr	r2, [pc, #40]	; (800396c <SysTick_Config+0x40>)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3b01      	subs	r3, #1
 8003948:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800394a:	210f      	movs	r1, #15
 800394c:	f04f 30ff 	mov.w	r0, #4294967295
 8003950:	f7ff ff8e 	bl	8003870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003954:	4b05      	ldr	r3, [pc, #20]	; (800396c <SysTick_Config+0x40>)
 8003956:	2200      	movs	r2, #0
 8003958:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800395a:	4b04      	ldr	r3, [pc, #16]	; (800396c <SysTick_Config+0x40>)
 800395c:	2207      	movs	r2, #7
 800395e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	e000e010 	.word	0xe000e010

08003970 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f7ff ff29 	bl	80037d0 <__NVIC_SetPriorityGrouping>
}
 800397e:	bf00      	nop
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003986:	b580      	push	{r7, lr}
 8003988:	b086      	sub	sp, #24
 800398a:	af00      	add	r7, sp, #0
 800398c:	4603      	mov	r3, r0
 800398e:	60b9      	str	r1, [r7, #8]
 8003990:	607a      	str	r2, [r7, #4]
 8003992:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003994:	2300      	movs	r3, #0
 8003996:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003998:	f7ff ff3e 	bl	8003818 <__NVIC_GetPriorityGrouping>
 800399c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	68b9      	ldr	r1, [r7, #8]
 80039a2:	6978      	ldr	r0, [r7, #20]
 80039a4:	f7ff ff8e 	bl	80038c4 <NVIC_EncodePriority>
 80039a8:	4602      	mov	r2, r0
 80039aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ae:	4611      	mov	r1, r2
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff ff5d 	bl	8003870 <__NVIC_SetPriority>
}
 80039b6:	bf00      	nop
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b082      	sub	sp, #8
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	4603      	mov	r3, r0
 80039c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff ff31 	bl	8003834 <__NVIC_EnableIRQ>
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b082      	sub	sp, #8
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f7ff ffa2 	bl	800392c <SysTick_Config>
 80039e8:	4603      	mov	r3, r0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
	...

080039f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b089      	sub	sp, #36	; 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61fb      	str	r3, [r7, #28]
 8003a0e:	e165      	b.n	8003cdc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a10:	2201      	movs	r2, #1
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	4013      	ands	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	f040 8154 	bne.w	8003cd6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d005      	beq.n	8003a46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d130      	bne.n	8003aa8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	2203      	movs	r2, #3
 8003a52:	fa02 f303 	lsl.w	r3, r2, r3
 8003a56:	43db      	mvns	r3, r3
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	68da      	ldr	r2, [r3, #12]
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	005b      	lsls	r3, r3, #1
 8003a66:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6a:	69ba      	ldr	r2, [r7, #24]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	43db      	mvns	r3, r3
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	4013      	ands	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	091b      	lsrs	r3, r3, #4
 8003a92:	f003 0201 	and.w	r2, r3, #1
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f003 0303 	and.w	r3, r3, #3
 8003ab0:	2b03      	cmp	r3, #3
 8003ab2:	d017      	beq.n	8003ae4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	2203      	movs	r2, #3
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f003 0303 	and.w	r3, r3, #3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d123      	bne.n	8003b38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	08da      	lsrs	r2, r3, #3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3208      	adds	r2, #8
 8003af8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003afc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	220f      	movs	r2, #15
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4013      	ands	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	691a      	ldr	r2, [r3, #16]
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f003 0307 	and.w	r3, r3, #7
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	08da      	lsrs	r2, r3, #3
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3208      	adds	r2, #8
 8003b32:	69b9      	ldr	r1, [r7, #24]
 8003b34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	2203      	movs	r2, #3
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	43db      	mvns	r3, r3
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 0203 	and.w	r2, r3, #3
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 80ae 	beq.w	8003cd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60fb      	str	r3, [r7, #12]
 8003b7e:	4b5d      	ldr	r3, [pc, #372]	; (8003cf4 <HAL_GPIO_Init+0x300>)
 8003b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b82:	4a5c      	ldr	r2, [pc, #368]	; (8003cf4 <HAL_GPIO_Init+0x300>)
 8003b84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b88:	6453      	str	r3, [r2, #68]	; 0x44
 8003b8a:	4b5a      	ldr	r3, [pc, #360]	; (8003cf4 <HAL_GPIO_Init+0x300>)
 8003b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b96:	4a58      	ldr	r2, [pc, #352]	; (8003cf8 <HAL_GPIO_Init+0x304>)
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	089b      	lsrs	r3, r3, #2
 8003b9c:	3302      	adds	r3, #2
 8003b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	220f      	movs	r2, #15
 8003bae:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a4f      	ldr	r2, [pc, #316]	; (8003cfc <HAL_GPIO_Init+0x308>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d025      	beq.n	8003c0e <HAL_GPIO_Init+0x21a>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a4e      	ldr	r2, [pc, #312]	; (8003d00 <HAL_GPIO_Init+0x30c>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d01f      	beq.n	8003c0a <HAL_GPIO_Init+0x216>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a4d      	ldr	r2, [pc, #308]	; (8003d04 <HAL_GPIO_Init+0x310>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d019      	beq.n	8003c06 <HAL_GPIO_Init+0x212>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a4c      	ldr	r2, [pc, #304]	; (8003d08 <HAL_GPIO_Init+0x314>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d013      	beq.n	8003c02 <HAL_GPIO_Init+0x20e>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a4b      	ldr	r2, [pc, #300]	; (8003d0c <HAL_GPIO_Init+0x318>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d00d      	beq.n	8003bfe <HAL_GPIO_Init+0x20a>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a4a      	ldr	r2, [pc, #296]	; (8003d10 <HAL_GPIO_Init+0x31c>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d007      	beq.n	8003bfa <HAL_GPIO_Init+0x206>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a49      	ldr	r2, [pc, #292]	; (8003d14 <HAL_GPIO_Init+0x320>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d101      	bne.n	8003bf6 <HAL_GPIO_Init+0x202>
 8003bf2:	2306      	movs	r3, #6
 8003bf4:	e00c      	b.n	8003c10 <HAL_GPIO_Init+0x21c>
 8003bf6:	2307      	movs	r3, #7
 8003bf8:	e00a      	b.n	8003c10 <HAL_GPIO_Init+0x21c>
 8003bfa:	2305      	movs	r3, #5
 8003bfc:	e008      	b.n	8003c10 <HAL_GPIO_Init+0x21c>
 8003bfe:	2304      	movs	r3, #4
 8003c00:	e006      	b.n	8003c10 <HAL_GPIO_Init+0x21c>
 8003c02:	2303      	movs	r3, #3
 8003c04:	e004      	b.n	8003c10 <HAL_GPIO_Init+0x21c>
 8003c06:	2302      	movs	r3, #2
 8003c08:	e002      	b.n	8003c10 <HAL_GPIO_Init+0x21c>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <HAL_GPIO_Init+0x21c>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	69fa      	ldr	r2, [r7, #28]
 8003c12:	f002 0203 	and.w	r2, r2, #3
 8003c16:	0092      	lsls	r2, r2, #2
 8003c18:	4093      	lsls	r3, r2
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c20:	4935      	ldr	r1, [pc, #212]	; (8003cf8 <HAL_GPIO_Init+0x304>)
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	089b      	lsrs	r3, r3, #2
 8003c26:	3302      	adds	r3, #2
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c2e:	4b3a      	ldr	r3, [pc, #232]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	43db      	mvns	r3, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d003      	beq.n	8003c52 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c52:	4a31      	ldr	r2, [pc, #196]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c58:	4b2f      	ldr	r3, [pc, #188]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c7c:	4a26      	ldr	r2, [pc, #152]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c82:	4b25      	ldr	r3, [pc, #148]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ca6:	4a1c      	ldr	r2, [pc, #112]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cac:	4b1a      	ldr	r3, [pc, #104]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cd0:	4a11      	ldr	r2, [pc, #68]	; (8003d18 <HAL_GPIO_Init+0x324>)
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	61fb      	str	r3, [r7, #28]
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	2b0f      	cmp	r3, #15
 8003ce0:	f67f ae96 	bls.w	8003a10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	3724      	adds	r7, #36	; 0x24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	40013800 	.word	0x40013800
 8003cfc:	40020000 	.word	0x40020000
 8003d00:	40020400 	.word	0x40020400
 8003d04:	40020800 	.word	0x40020800
 8003d08:	40020c00 	.word	0x40020c00
 8003d0c:	40021000 	.word	0x40021000
 8003d10:	40021400 	.word	0x40021400
 8003d14:	40021800 	.word	0x40021800
 8003d18:	40013c00 	.word	0x40013c00

08003d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	460b      	mov	r3, r1
 8003d26:	807b      	strh	r3, [r7, #2]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d2c:	787b      	ldrb	r3, [r7, #1]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d32:	887a      	ldrh	r2, [r7, #2]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d38:	e003      	b.n	8003d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d3a:	887b      	ldrh	r3, [r7, #2]
 8003d3c:	041a      	lsls	r2, r3, #16
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	619a      	str	r2, [r3, #24]
}
 8003d42:	bf00      	nop
 8003d44:	370c      	adds	r7, #12
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
	...

08003d50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e12b      	b.n	8003fba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d106      	bne.n	8003d7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7fe fdc4 	bl	8002904 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2224      	movs	r2, #36	; 0x24
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0201 	bic.w	r2, r2, #1
 8003d92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003da2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003db2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003db4:	f000 fa52 	bl	800425c <HAL_RCC_GetPCLK1Freq>
 8003db8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	4a81      	ldr	r2, [pc, #516]	; (8003fc4 <HAL_I2C_Init+0x274>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d807      	bhi.n	8003dd4 <HAL_I2C_Init+0x84>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4a80      	ldr	r2, [pc, #512]	; (8003fc8 <HAL_I2C_Init+0x278>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	bf94      	ite	ls
 8003dcc:	2301      	movls	r3, #1
 8003dce:	2300      	movhi	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	e006      	b.n	8003de2 <HAL_I2C_Init+0x92>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4a7d      	ldr	r2, [pc, #500]	; (8003fcc <HAL_I2C_Init+0x27c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	bf94      	ite	ls
 8003ddc:	2301      	movls	r3, #1
 8003dde:	2300      	movhi	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e0e7      	b.n	8003fba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	4a78      	ldr	r2, [pc, #480]	; (8003fd0 <HAL_I2C_Init+0x280>)
 8003dee:	fba2 2303 	umull	r2, r3, r2, r3
 8003df2:	0c9b      	lsrs	r3, r3, #18
 8003df4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	4a6a      	ldr	r2, [pc, #424]	; (8003fc4 <HAL_I2C_Init+0x274>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d802      	bhi.n	8003e24 <HAL_I2C_Init+0xd4>
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	3301      	adds	r3, #1
 8003e22:	e009      	b.n	8003e38 <HAL_I2C_Init+0xe8>
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e2a:	fb02 f303 	mul.w	r3, r2, r3
 8003e2e:	4a69      	ldr	r2, [pc, #420]	; (8003fd4 <HAL_I2C_Init+0x284>)
 8003e30:	fba2 2303 	umull	r2, r3, r2, r3
 8003e34:	099b      	lsrs	r3, r3, #6
 8003e36:	3301      	adds	r3, #1
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	6812      	ldr	r2, [r2, #0]
 8003e3c:	430b      	orrs	r3, r1
 8003e3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e4a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	495c      	ldr	r1, [pc, #368]	; (8003fc4 <HAL_I2C_Init+0x274>)
 8003e54:	428b      	cmp	r3, r1
 8003e56:	d819      	bhi.n	8003e8c <HAL_I2C_Init+0x13c>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	1e59      	subs	r1, r3, #1
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e66:	1c59      	adds	r1, r3, #1
 8003e68:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003e6c:	400b      	ands	r3, r1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00a      	beq.n	8003e88 <HAL_I2C_Init+0x138>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	1e59      	subs	r1, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e80:	3301      	adds	r3, #1
 8003e82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e86:	e051      	b.n	8003f2c <HAL_I2C_Init+0x1dc>
 8003e88:	2304      	movs	r3, #4
 8003e8a:	e04f      	b.n	8003f2c <HAL_I2C_Init+0x1dc>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d111      	bne.n	8003eb8 <HAL_I2C_Init+0x168>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	1e58      	subs	r0, r3, #1
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6859      	ldr	r1, [r3, #4]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	440b      	add	r3, r1
 8003ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	bf0c      	ite	eq
 8003eb0:	2301      	moveq	r3, #1
 8003eb2:	2300      	movne	r3, #0
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	e012      	b.n	8003ede <HAL_I2C_Init+0x18e>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	1e58      	subs	r0, r3, #1
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6859      	ldr	r1, [r3, #4]
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	0099      	lsls	r1, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ece:	3301      	adds	r3, #1
 8003ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <HAL_I2C_Init+0x196>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e022      	b.n	8003f2c <HAL_I2C_Init+0x1dc>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10e      	bne.n	8003f0c <HAL_I2C_Init+0x1bc>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1e58      	subs	r0, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6859      	ldr	r1, [r3, #4]
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	440b      	add	r3, r1
 8003efc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f00:	3301      	adds	r3, #1
 8003f02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f0a:	e00f      	b.n	8003f2c <HAL_I2C_Init+0x1dc>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	1e58      	subs	r0, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6859      	ldr	r1, [r3, #4]
 8003f14:	460b      	mov	r3, r1
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	0099      	lsls	r1, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f2c:	6879      	ldr	r1, [r7, #4]
 8003f2e:	6809      	ldr	r1, [r1, #0]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69da      	ldr	r2, [r3, #28]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6911      	ldr	r1, [r2, #16]
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	68d2      	ldr	r2, [r2, #12]
 8003f66:	4311      	orrs	r1, r2
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	430b      	orrs	r3, r1
 8003f6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	431a      	orrs	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0201 	orr.w	r2, r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	000186a0 	.word	0x000186a0
 8003fc8:	001e847f 	.word	0x001e847f
 8003fcc:	003d08ff 	.word	0x003d08ff
 8003fd0:	431bde83 	.word	0x431bde83
 8003fd4:	10624dd3 	.word	0x10624dd3

08003fd8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	603b      	str	r3, [r7, #0]
 8003fe6:	4b20      	ldr	r3, [pc, #128]	; (8004068 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	4a1f      	ldr	r2, [pc, #124]	; (8004068 <HAL_PWREx_EnableOverDrive+0x90>)
 8003fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ff2:	4b1d      	ldr	r3, [pc, #116]	; (8004068 <HAL_PWREx_EnableOverDrive+0x90>)
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	603b      	str	r3, [r7, #0]
 8003ffc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003ffe:	4b1b      	ldr	r3, [pc, #108]	; (800406c <HAL_PWREx_EnableOverDrive+0x94>)
 8004000:	2201      	movs	r2, #1
 8004002:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004004:	f7ff f942 	bl	800328c <HAL_GetTick>
 8004008:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800400a:	e009      	b.n	8004020 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800400c:	f7ff f93e 	bl	800328c <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800401a:	d901      	bls.n	8004020 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e01f      	b.n	8004060 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004020:	4b13      	ldr	r3, [pc, #76]	; (8004070 <HAL_PWREx_EnableOverDrive+0x98>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800402c:	d1ee      	bne.n	800400c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800402e:	4b11      	ldr	r3, [pc, #68]	; (8004074 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004030:	2201      	movs	r2, #1
 8004032:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004034:	f7ff f92a 	bl	800328c <HAL_GetTick>
 8004038:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800403a:	e009      	b.n	8004050 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800403c:	f7ff f926 	bl	800328c <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800404a:	d901      	bls.n	8004050 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e007      	b.n	8004060 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004050:	4b07      	ldr	r3, [pc, #28]	; (8004070 <HAL_PWREx_EnableOverDrive+0x98>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004058:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800405c:	d1ee      	bne.n	800403c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40023800 	.word	0x40023800
 800406c:	420e0040 	.word	0x420e0040
 8004070:	40007000 	.word	0x40007000
 8004074:	420e0044 	.word	0x420e0044

08004078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e0cc      	b.n	8004226 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800408c:	4b68      	ldr	r3, [pc, #416]	; (8004230 <HAL_RCC_ClockConfig+0x1b8>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 030f 	and.w	r3, r3, #15
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d90c      	bls.n	80040b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409a:	4b65      	ldr	r3, [pc, #404]	; (8004230 <HAL_RCC_ClockConfig+0x1b8>)
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	b2d2      	uxtb	r2, r2
 80040a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a2:	4b63      	ldr	r3, [pc, #396]	; (8004230 <HAL_RCC_ClockConfig+0x1b8>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	683a      	ldr	r2, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d001      	beq.n	80040b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e0b8      	b.n	8004226 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d020      	beq.n	8004102 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0304 	and.w	r3, r3, #4
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040cc:	4b59      	ldr	r3, [pc, #356]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	4a58      	ldr	r2, [pc, #352]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80040d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d005      	beq.n	80040f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040e4:	4b53      	ldr	r3, [pc, #332]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	4a52      	ldr	r2, [pc, #328]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80040ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040f0:	4b50      	ldr	r3, [pc, #320]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	494d      	ldr	r1, [pc, #308]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d044      	beq.n	8004198 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d107      	bne.n	8004126 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004116:	4b47      	ldr	r3, [pc, #284]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d119      	bne.n	8004156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e07f      	b.n	8004226 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	2b02      	cmp	r3, #2
 800412c:	d003      	beq.n	8004136 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004132:	2b03      	cmp	r3, #3
 8004134:	d107      	bne.n	8004146 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004136:	4b3f      	ldr	r3, [pc, #252]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d109      	bne.n	8004156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e06f      	b.n	8004226 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004146:	4b3b      	ldr	r3, [pc, #236]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e067      	b.n	8004226 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004156:	4b37      	ldr	r3, [pc, #220]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f023 0203 	bic.w	r2, r3, #3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	4934      	ldr	r1, [pc, #208]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 8004164:	4313      	orrs	r3, r2
 8004166:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004168:	f7ff f890 	bl	800328c <HAL_GetTick>
 800416c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416e:	e00a      	b.n	8004186 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004170:	f7ff f88c 	bl	800328c <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f241 3288 	movw	r2, #5000	; 0x1388
 800417e:	4293      	cmp	r3, r2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e04f      	b.n	8004226 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004186:	4b2b      	ldr	r3, [pc, #172]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 020c 	and.w	r2, r3, #12
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	429a      	cmp	r2, r3
 8004196:	d1eb      	bne.n	8004170 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004198:	4b25      	ldr	r3, [pc, #148]	; (8004230 <HAL_RCC_ClockConfig+0x1b8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 030f 	and.w	r3, r3, #15
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d20c      	bcs.n	80041c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a6:	4b22      	ldr	r3, [pc, #136]	; (8004230 <HAL_RCC_ClockConfig+0x1b8>)
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	b2d2      	uxtb	r2, r2
 80041ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ae:	4b20      	ldr	r3, [pc, #128]	; (8004230 <HAL_RCC_ClockConfig+0x1b8>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 030f 	and.w	r3, r3, #15
 80041b6:	683a      	ldr	r2, [r7, #0]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d001      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e032      	b.n	8004226 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0304 	and.w	r3, r3, #4
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d008      	beq.n	80041de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041cc:	4b19      	ldr	r3, [pc, #100]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4916      	ldr	r1, [pc, #88]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0308 	and.w	r3, r3, #8
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d009      	beq.n	80041fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041ea:	4b12      	ldr	r3, [pc, #72]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	490e      	ldr	r1, [pc, #56]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041fe:	f000 f855 	bl	80042ac <HAL_RCC_GetSysClockFreq>
 8004202:	4602      	mov	r2, r0
 8004204:	4b0b      	ldr	r3, [pc, #44]	; (8004234 <HAL_RCC_ClockConfig+0x1bc>)
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	091b      	lsrs	r3, r3, #4
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	490a      	ldr	r1, [pc, #40]	; (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 8004210:	5ccb      	ldrb	r3, [r1, r3]
 8004212:	fa22 f303 	lsr.w	r3, r2, r3
 8004216:	4a09      	ldr	r2, [pc, #36]	; (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800421a:	4b09      	ldr	r3, [pc, #36]	; (8004240 <HAL_RCC_ClockConfig+0x1c8>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f7fe fff0 	bl	8003204 <HAL_InitTick>

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	40023c00 	.word	0x40023c00
 8004234:	40023800 	.word	0x40023800
 8004238:	0800b550 	.word	0x0800b550
 800423c:	20000008 	.word	0x20000008
 8004240:	2000000c 	.word	0x2000000c

08004244 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004244:	b480      	push	{r7}
 8004246:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004248:	4b03      	ldr	r3, [pc, #12]	; (8004258 <HAL_RCC_GetHCLKFreq+0x14>)
 800424a:	681b      	ldr	r3, [r3, #0]
}
 800424c:	4618      	mov	r0, r3
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	20000008 	.word	0x20000008

0800425c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004260:	f7ff fff0 	bl	8004244 <HAL_RCC_GetHCLKFreq>
 8004264:	4602      	mov	r2, r0
 8004266:	4b05      	ldr	r3, [pc, #20]	; (800427c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	0a9b      	lsrs	r3, r3, #10
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	4903      	ldr	r1, [pc, #12]	; (8004280 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004272:	5ccb      	ldrb	r3, [r1, r3]
 8004274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004278:	4618      	mov	r0, r3
 800427a:	bd80      	pop	{r7, pc}
 800427c:	40023800 	.word	0x40023800
 8004280:	0800b560 	.word	0x0800b560

08004284 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004288:	f7ff ffdc 	bl	8004244 <HAL_RCC_GetHCLKFreq>
 800428c:	4602      	mov	r2, r0
 800428e:	4b05      	ldr	r3, [pc, #20]	; (80042a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	0b5b      	lsrs	r3, r3, #13
 8004294:	f003 0307 	and.w	r3, r3, #7
 8004298:	4903      	ldr	r1, [pc, #12]	; (80042a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800429a:	5ccb      	ldrb	r3, [r1, r3]
 800429c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	40023800 	.word	0x40023800
 80042a8:	0800b560 	.word	0x0800b560

080042ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042b0:	b0ae      	sub	sp, #184	; 0xb8
 80042b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80042c6:	2300      	movs	r3, #0
 80042c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80042cc:	2300      	movs	r3, #0
 80042ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042d2:	4bcb      	ldr	r3, [pc, #812]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f003 030c 	and.w	r3, r3, #12
 80042da:	2b0c      	cmp	r3, #12
 80042dc:	f200 8206 	bhi.w	80046ec <HAL_RCC_GetSysClockFreq+0x440>
 80042e0:	a201      	add	r2, pc, #4	; (adr r2, 80042e8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80042e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e6:	bf00      	nop
 80042e8:	0800431d 	.word	0x0800431d
 80042ec:	080046ed 	.word	0x080046ed
 80042f0:	080046ed 	.word	0x080046ed
 80042f4:	080046ed 	.word	0x080046ed
 80042f8:	08004325 	.word	0x08004325
 80042fc:	080046ed 	.word	0x080046ed
 8004300:	080046ed 	.word	0x080046ed
 8004304:	080046ed 	.word	0x080046ed
 8004308:	0800432d 	.word	0x0800432d
 800430c:	080046ed 	.word	0x080046ed
 8004310:	080046ed 	.word	0x080046ed
 8004314:	080046ed 	.word	0x080046ed
 8004318:	0800451d 	.word	0x0800451d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800431c:	4bb9      	ldr	r3, [pc, #740]	; (8004604 <HAL_RCC_GetSysClockFreq+0x358>)
 800431e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004322:	e1e7      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004324:	4bb8      	ldr	r3, [pc, #736]	; (8004608 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004326:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800432a:	e1e3      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800432c:	4bb4      	ldr	r3, [pc, #720]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004334:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004338:	4bb1      	ldr	r3, [pc, #708]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d071      	beq.n	8004428 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004344:	4bae      	ldr	r3, [pc, #696]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	099b      	lsrs	r3, r3, #6
 800434a:	2200      	movs	r2, #0
 800434c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004350:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004354:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800435c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004360:	2300      	movs	r3, #0
 8004362:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004366:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800436a:	4622      	mov	r2, r4
 800436c:	462b      	mov	r3, r5
 800436e:	f04f 0000 	mov.w	r0, #0
 8004372:	f04f 0100 	mov.w	r1, #0
 8004376:	0159      	lsls	r1, r3, #5
 8004378:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800437c:	0150      	lsls	r0, r2, #5
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	4621      	mov	r1, r4
 8004384:	1a51      	subs	r1, r2, r1
 8004386:	6439      	str	r1, [r7, #64]	; 0x40
 8004388:	4629      	mov	r1, r5
 800438a:	eb63 0301 	sbc.w	r3, r3, r1
 800438e:	647b      	str	r3, [r7, #68]	; 0x44
 8004390:	f04f 0200 	mov.w	r2, #0
 8004394:	f04f 0300 	mov.w	r3, #0
 8004398:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800439c:	4649      	mov	r1, r9
 800439e:	018b      	lsls	r3, r1, #6
 80043a0:	4641      	mov	r1, r8
 80043a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043a6:	4641      	mov	r1, r8
 80043a8:	018a      	lsls	r2, r1, #6
 80043aa:	4641      	mov	r1, r8
 80043ac:	1a51      	subs	r1, r2, r1
 80043ae:	63b9      	str	r1, [r7, #56]	; 0x38
 80043b0:	4649      	mov	r1, r9
 80043b2:	eb63 0301 	sbc.w	r3, r3, r1
 80043b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043b8:	f04f 0200 	mov.w	r2, #0
 80043bc:	f04f 0300 	mov.w	r3, #0
 80043c0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80043c4:	4649      	mov	r1, r9
 80043c6:	00cb      	lsls	r3, r1, #3
 80043c8:	4641      	mov	r1, r8
 80043ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043ce:	4641      	mov	r1, r8
 80043d0:	00ca      	lsls	r2, r1, #3
 80043d2:	4610      	mov	r0, r2
 80043d4:	4619      	mov	r1, r3
 80043d6:	4603      	mov	r3, r0
 80043d8:	4622      	mov	r2, r4
 80043da:	189b      	adds	r3, r3, r2
 80043dc:	633b      	str	r3, [r7, #48]	; 0x30
 80043de:	462b      	mov	r3, r5
 80043e0:	460a      	mov	r2, r1
 80043e2:	eb42 0303 	adc.w	r3, r2, r3
 80043e6:	637b      	str	r3, [r7, #52]	; 0x34
 80043e8:	f04f 0200 	mov.w	r2, #0
 80043ec:	f04f 0300 	mov.w	r3, #0
 80043f0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80043f4:	4629      	mov	r1, r5
 80043f6:	024b      	lsls	r3, r1, #9
 80043f8:	4621      	mov	r1, r4
 80043fa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043fe:	4621      	mov	r1, r4
 8004400:	024a      	lsls	r2, r1, #9
 8004402:	4610      	mov	r0, r2
 8004404:	4619      	mov	r1, r3
 8004406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800440a:	2200      	movs	r2, #0
 800440c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004410:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004414:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004418:	f7fc fc36 	bl	8000c88 <__aeabi_uldivmod>
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	4613      	mov	r3, r2
 8004422:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004426:	e067      	b.n	80044f8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004428:	4b75      	ldr	r3, [pc, #468]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	099b      	lsrs	r3, r3, #6
 800442e:	2200      	movs	r2, #0
 8004430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004434:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004438:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800443c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004440:	67bb      	str	r3, [r7, #120]	; 0x78
 8004442:	2300      	movs	r3, #0
 8004444:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004446:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800444a:	4622      	mov	r2, r4
 800444c:	462b      	mov	r3, r5
 800444e:	f04f 0000 	mov.w	r0, #0
 8004452:	f04f 0100 	mov.w	r1, #0
 8004456:	0159      	lsls	r1, r3, #5
 8004458:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800445c:	0150      	lsls	r0, r2, #5
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	4621      	mov	r1, r4
 8004464:	1a51      	subs	r1, r2, r1
 8004466:	62b9      	str	r1, [r7, #40]	; 0x28
 8004468:	4629      	mov	r1, r5
 800446a:	eb63 0301 	sbc.w	r3, r3, r1
 800446e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004470:	f04f 0200 	mov.w	r2, #0
 8004474:	f04f 0300 	mov.w	r3, #0
 8004478:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800447c:	4649      	mov	r1, r9
 800447e:	018b      	lsls	r3, r1, #6
 8004480:	4641      	mov	r1, r8
 8004482:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004486:	4641      	mov	r1, r8
 8004488:	018a      	lsls	r2, r1, #6
 800448a:	4641      	mov	r1, r8
 800448c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004490:	4649      	mov	r1, r9
 8004492:	eb63 0b01 	sbc.w	fp, r3, r1
 8004496:	f04f 0200 	mov.w	r2, #0
 800449a:	f04f 0300 	mov.w	r3, #0
 800449e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044a2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044aa:	4692      	mov	sl, r2
 80044ac:	469b      	mov	fp, r3
 80044ae:	4623      	mov	r3, r4
 80044b0:	eb1a 0303 	adds.w	r3, sl, r3
 80044b4:	623b      	str	r3, [r7, #32]
 80044b6:	462b      	mov	r3, r5
 80044b8:	eb4b 0303 	adc.w	r3, fp, r3
 80044bc:	627b      	str	r3, [r7, #36]	; 0x24
 80044be:	f04f 0200 	mov.w	r2, #0
 80044c2:	f04f 0300 	mov.w	r3, #0
 80044c6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80044ca:	4629      	mov	r1, r5
 80044cc:	028b      	lsls	r3, r1, #10
 80044ce:	4621      	mov	r1, r4
 80044d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044d4:	4621      	mov	r1, r4
 80044d6:	028a      	lsls	r2, r1, #10
 80044d8:	4610      	mov	r0, r2
 80044da:	4619      	mov	r1, r3
 80044dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044e0:	2200      	movs	r2, #0
 80044e2:	673b      	str	r3, [r7, #112]	; 0x70
 80044e4:	677a      	str	r2, [r7, #116]	; 0x74
 80044e6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80044ea:	f7fc fbcd 	bl	8000c88 <__aeabi_uldivmod>
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	4613      	mov	r3, r2
 80044f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044f8:	4b41      	ldr	r3, [pc, #260]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	0c1b      	lsrs	r3, r3, #16
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	3301      	adds	r3, #1
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800450a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800450e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004512:	fbb2 f3f3 	udiv	r3, r2, r3
 8004516:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800451a:	e0eb      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800451c:	4b38      	ldr	r3, [pc, #224]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004524:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004528:	4b35      	ldr	r3, [pc, #212]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d06b      	beq.n	800460c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004534:	4b32      	ldr	r3, [pc, #200]	; (8004600 <HAL_RCC_GetSysClockFreq+0x354>)
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	099b      	lsrs	r3, r3, #6
 800453a:	2200      	movs	r2, #0
 800453c:	66bb      	str	r3, [r7, #104]	; 0x68
 800453e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004540:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004546:	663b      	str	r3, [r7, #96]	; 0x60
 8004548:	2300      	movs	r3, #0
 800454a:	667b      	str	r3, [r7, #100]	; 0x64
 800454c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004550:	4622      	mov	r2, r4
 8004552:	462b      	mov	r3, r5
 8004554:	f04f 0000 	mov.w	r0, #0
 8004558:	f04f 0100 	mov.w	r1, #0
 800455c:	0159      	lsls	r1, r3, #5
 800455e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004562:	0150      	lsls	r0, r2, #5
 8004564:	4602      	mov	r2, r0
 8004566:	460b      	mov	r3, r1
 8004568:	4621      	mov	r1, r4
 800456a:	1a51      	subs	r1, r2, r1
 800456c:	61b9      	str	r1, [r7, #24]
 800456e:	4629      	mov	r1, r5
 8004570:	eb63 0301 	sbc.w	r3, r3, r1
 8004574:	61fb      	str	r3, [r7, #28]
 8004576:	f04f 0200 	mov.w	r2, #0
 800457a:	f04f 0300 	mov.w	r3, #0
 800457e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004582:	4659      	mov	r1, fp
 8004584:	018b      	lsls	r3, r1, #6
 8004586:	4651      	mov	r1, sl
 8004588:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800458c:	4651      	mov	r1, sl
 800458e:	018a      	lsls	r2, r1, #6
 8004590:	4651      	mov	r1, sl
 8004592:	ebb2 0801 	subs.w	r8, r2, r1
 8004596:	4659      	mov	r1, fp
 8004598:	eb63 0901 	sbc.w	r9, r3, r1
 800459c:	f04f 0200 	mov.w	r2, #0
 80045a0:	f04f 0300 	mov.w	r3, #0
 80045a4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045a8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045ac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045b0:	4690      	mov	r8, r2
 80045b2:	4699      	mov	r9, r3
 80045b4:	4623      	mov	r3, r4
 80045b6:	eb18 0303 	adds.w	r3, r8, r3
 80045ba:	613b      	str	r3, [r7, #16]
 80045bc:	462b      	mov	r3, r5
 80045be:	eb49 0303 	adc.w	r3, r9, r3
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	f04f 0200 	mov.w	r2, #0
 80045c8:	f04f 0300 	mov.w	r3, #0
 80045cc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80045d0:	4629      	mov	r1, r5
 80045d2:	024b      	lsls	r3, r1, #9
 80045d4:	4621      	mov	r1, r4
 80045d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045da:	4621      	mov	r1, r4
 80045dc:	024a      	lsls	r2, r1, #9
 80045de:	4610      	mov	r0, r2
 80045e0:	4619      	mov	r1, r3
 80045e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80045e6:	2200      	movs	r2, #0
 80045e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80045ea:	65fa      	str	r2, [r7, #92]	; 0x5c
 80045ec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80045f0:	f7fc fb4a 	bl	8000c88 <__aeabi_uldivmod>
 80045f4:	4602      	mov	r2, r0
 80045f6:	460b      	mov	r3, r1
 80045f8:	4613      	mov	r3, r2
 80045fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045fe:	e065      	b.n	80046cc <HAL_RCC_GetSysClockFreq+0x420>
 8004600:	40023800 	.word	0x40023800
 8004604:	00f42400 	.word	0x00f42400
 8004608:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800460c:	4b3d      	ldr	r3, [pc, #244]	; (8004704 <HAL_RCC_GetSysClockFreq+0x458>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	099b      	lsrs	r3, r3, #6
 8004612:	2200      	movs	r2, #0
 8004614:	4618      	mov	r0, r3
 8004616:	4611      	mov	r1, r2
 8004618:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800461c:	653b      	str	r3, [r7, #80]	; 0x50
 800461e:	2300      	movs	r3, #0
 8004620:	657b      	str	r3, [r7, #84]	; 0x54
 8004622:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004626:	4642      	mov	r2, r8
 8004628:	464b      	mov	r3, r9
 800462a:	f04f 0000 	mov.w	r0, #0
 800462e:	f04f 0100 	mov.w	r1, #0
 8004632:	0159      	lsls	r1, r3, #5
 8004634:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004638:	0150      	lsls	r0, r2, #5
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	4641      	mov	r1, r8
 8004640:	1a51      	subs	r1, r2, r1
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	4649      	mov	r1, r9
 8004646:	eb63 0301 	sbc.w	r3, r3, r1
 800464a:	60fb      	str	r3, [r7, #12]
 800464c:	f04f 0200 	mov.w	r2, #0
 8004650:	f04f 0300 	mov.w	r3, #0
 8004654:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004658:	4659      	mov	r1, fp
 800465a:	018b      	lsls	r3, r1, #6
 800465c:	4651      	mov	r1, sl
 800465e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004662:	4651      	mov	r1, sl
 8004664:	018a      	lsls	r2, r1, #6
 8004666:	4651      	mov	r1, sl
 8004668:	1a54      	subs	r4, r2, r1
 800466a:	4659      	mov	r1, fp
 800466c:	eb63 0501 	sbc.w	r5, r3, r1
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	f04f 0300 	mov.w	r3, #0
 8004678:	00eb      	lsls	r3, r5, #3
 800467a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800467e:	00e2      	lsls	r2, r4, #3
 8004680:	4614      	mov	r4, r2
 8004682:	461d      	mov	r5, r3
 8004684:	4643      	mov	r3, r8
 8004686:	18e3      	adds	r3, r4, r3
 8004688:	603b      	str	r3, [r7, #0]
 800468a:	464b      	mov	r3, r9
 800468c:	eb45 0303 	adc.w	r3, r5, r3
 8004690:	607b      	str	r3, [r7, #4]
 8004692:	f04f 0200 	mov.w	r2, #0
 8004696:	f04f 0300 	mov.w	r3, #0
 800469a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800469e:	4629      	mov	r1, r5
 80046a0:	028b      	lsls	r3, r1, #10
 80046a2:	4621      	mov	r1, r4
 80046a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046a8:	4621      	mov	r1, r4
 80046aa:	028a      	lsls	r2, r1, #10
 80046ac:	4610      	mov	r0, r2
 80046ae:	4619      	mov	r1, r3
 80046b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046b4:	2200      	movs	r2, #0
 80046b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80046b8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80046ba:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80046be:	f7fc fae3 	bl	8000c88 <__aeabi_uldivmod>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	4613      	mov	r3, r2
 80046c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80046cc:	4b0d      	ldr	r3, [pc, #52]	; (8004704 <HAL_RCC_GetSysClockFreq+0x458>)
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	0f1b      	lsrs	r3, r3, #28
 80046d2:	f003 0307 	and.w	r3, r3, #7
 80046d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80046da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80046de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80046e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80046ea:	e003      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046ec:	4b06      	ldr	r3, [pc, #24]	; (8004708 <HAL_RCC_GetSysClockFreq+0x45c>)
 80046ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80046f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	37b8      	adds	r7, #184	; 0xb8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004702:	bf00      	nop
 8004704:	40023800 	.word	0x40023800
 8004708:	00f42400 	.word	0x00f42400

0800470c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e28d      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 8083 	beq.w	8004832 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800472c:	4b94      	ldr	r3, [pc, #592]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f003 030c 	and.w	r3, r3, #12
 8004734:	2b04      	cmp	r3, #4
 8004736:	d019      	beq.n	800476c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004738:	4b91      	ldr	r3, [pc, #580]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004740:	2b08      	cmp	r3, #8
 8004742:	d106      	bne.n	8004752 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004744:	4b8e      	ldr	r3, [pc, #568]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800474c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004750:	d00c      	beq.n	800476c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004752:	4b8b      	ldr	r3, [pc, #556]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800475a:	2b0c      	cmp	r3, #12
 800475c:	d112      	bne.n	8004784 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800475e:	4b88      	ldr	r3, [pc, #544]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004766:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800476a:	d10b      	bne.n	8004784 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800476c:	4b84      	ldr	r3, [pc, #528]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d05b      	beq.n	8004830 <HAL_RCC_OscConfig+0x124>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d157      	bne.n	8004830 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e25a      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800478c:	d106      	bne.n	800479c <HAL_RCC_OscConfig+0x90>
 800478e:	4b7c      	ldr	r3, [pc, #496]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a7b      	ldr	r2, [pc, #492]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004798:	6013      	str	r3, [r2, #0]
 800479a:	e01d      	b.n	80047d8 <HAL_RCC_OscConfig+0xcc>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047a4:	d10c      	bne.n	80047c0 <HAL_RCC_OscConfig+0xb4>
 80047a6:	4b76      	ldr	r3, [pc, #472]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a75      	ldr	r2, [pc, #468]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047b0:	6013      	str	r3, [r2, #0]
 80047b2:	4b73      	ldr	r3, [pc, #460]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a72      	ldr	r2, [pc, #456]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047bc:	6013      	str	r3, [r2, #0]
 80047be:	e00b      	b.n	80047d8 <HAL_RCC_OscConfig+0xcc>
 80047c0:	4b6f      	ldr	r3, [pc, #444]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a6e      	ldr	r2, [pc, #440]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	4b6c      	ldr	r3, [pc, #432]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a6b      	ldr	r2, [pc, #428]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d013      	beq.n	8004808 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e0:	f7fe fd54 	bl	800328c <HAL_GetTick>
 80047e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047e6:	e008      	b.n	80047fa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047e8:	f7fe fd50 	bl	800328c <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2b64      	cmp	r3, #100	; 0x64
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e21f      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047fa:	4b61      	ldr	r3, [pc, #388]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0f0      	beq.n	80047e8 <HAL_RCC_OscConfig+0xdc>
 8004806:	e014      	b.n	8004832 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004808:	f7fe fd40 	bl	800328c <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004810:	f7fe fd3c 	bl	800328c <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b64      	cmp	r3, #100	; 0x64
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e20b      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004822:	4b57      	ldr	r3, [pc, #348]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1f0      	bne.n	8004810 <HAL_RCC_OscConfig+0x104>
 800482e:	e000      	b.n	8004832 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004830:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d06f      	beq.n	800491e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800483e:	4b50      	ldr	r3, [pc, #320]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f003 030c 	and.w	r3, r3, #12
 8004846:	2b00      	cmp	r3, #0
 8004848:	d017      	beq.n	800487a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800484a:	4b4d      	ldr	r3, [pc, #308]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004852:	2b08      	cmp	r3, #8
 8004854:	d105      	bne.n	8004862 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004856:	4b4a      	ldr	r3, [pc, #296]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00b      	beq.n	800487a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004862:	4b47      	ldr	r3, [pc, #284]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800486a:	2b0c      	cmp	r3, #12
 800486c:	d11c      	bne.n	80048a8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800486e:	4b44      	ldr	r3, [pc, #272]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d116      	bne.n	80048a8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800487a:	4b41      	ldr	r3, [pc, #260]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d005      	beq.n	8004892 <HAL_RCC_OscConfig+0x186>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d001      	beq.n	8004892 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e1d3      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004892:	4b3b      	ldr	r3, [pc, #236]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	00db      	lsls	r3, r3, #3
 80048a0:	4937      	ldr	r1, [pc, #220]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048a6:	e03a      	b.n	800491e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d020      	beq.n	80048f2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048b0:	4b34      	ldr	r3, [pc, #208]	; (8004984 <HAL_RCC_OscConfig+0x278>)
 80048b2:	2201      	movs	r2, #1
 80048b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b6:	f7fe fce9 	bl	800328c <HAL_GetTick>
 80048ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048bc:	e008      	b.n	80048d0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048be:	f7fe fce5 	bl	800328c <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d901      	bls.n	80048d0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e1b4      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048d0:	4b2b      	ldr	r3, [pc, #172]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0302 	and.w	r3, r3, #2
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d0f0      	beq.n	80048be <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048dc:	4b28      	ldr	r3, [pc, #160]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	4925      	ldr	r1, [pc, #148]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	600b      	str	r3, [r1, #0]
 80048f0:	e015      	b.n	800491e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048f2:	4b24      	ldr	r3, [pc, #144]	; (8004984 <HAL_RCC_OscConfig+0x278>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f8:	f7fe fcc8 	bl	800328c <HAL_GetTick>
 80048fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048fe:	e008      	b.n	8004912 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004900:	f7fe fcc4 	bl	800328c <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	2b02      	cmp	r3, #2
 800490c:	d901      	bls.n	8004912 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e193      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004912:	4b1b      	ldr	r3, [pc, #108]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1f0      	bne.n	8004900 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0308 	and.w	r3, r3, #8
 8004926:	2b00      	cmp	r3, #0
 8004928:	d036      	beq.n	8004998 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d016      	beq.n	8004960 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004932:	4b15      	ldr	r3, [pc, #84]	; (8004988 <HAL_RCC_OscConfig+0x27c>)
 8004934:	2201      	movs	r2, #1
 8004936:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004938:	f7fe fca8 	bl	800328c <HAL_GetTick>
 800493c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800493e:	e008      	b.n	8004952 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004940:	f7fe fca4 	bl	800328c <HAL_GetTick>
 8004944:	4602      	mov	r2, r0
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	2b02      	cmp	r3, #2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e173      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004952:	4b0b      	ldr	r3, [pc, #44]	; (8004980 <HAL_RCC_OscConfig+0x274>)
 8004954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d0f0      	beq.n	8004940 <HAL_RCC_OscConfig+0x234>
 800495e:	e01b      	b.n	8004998 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004960:	4b09      	ldr	r3, [pc, #36]	; (8004988 <HAL_RCC_OscConfig+0x27c>)
 8004962:	2200      	movs	r2, #0
 8004964:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004966:	f7fe fc91 	bl	800328c <HAL_GetTick>
 800496a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800496c:	e00e      	b.n	800498c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800496e:	f7fe fc8d 	bl	800328c <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d907      	bls.n	800498c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e15c      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
 8004980:	40023800 	.word	0x40023800
 8004984:	42470000 	.word	0x42470000
 8004988:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800498c:	4b8a      	ldr	r3, [pc, #552]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 800498e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d1ea      	bne.n	800496e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0304 	and.w	r3, r3, #4
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 8097 	beq.w	8004ad4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049a6:	2300      	movs	r3, #0
 80049a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049aa:	4b83      	ldr	r3, [pc, #524]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10f      	bne.n	80049d6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b6:	2300      	movs	r3, #0
 80049b8:	60bb      	str	r3, [r7, #8]
 80049ba:	4b7f      	ldr	r3, [pc, #508]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	4a7e      	ldr	r2, [pc, #504]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 80049c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049c4:	6413      	str	r3, [r2, #64]	; 0x40
 80049c6:	4b7c      	ldr	r3, [pc, #496]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049ce:	60bb      	str	r3, [r7, #8]
 80049d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049d2:	2301      	movs	r3, #1
 80049d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049d6:	4b79      	ldr	r3, [pc, #484]	; (8004bbc <HAL_RCC_OscConfig+0x4b0>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d118      	bne.n	8004a14 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049e2:	4b76      	ldr	r3, [pc, #472]	; (8004bbc <HAL_RCC_OscConfig+0x4b0>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a75      	ldr	r2, [pc, #468]	; (8004bbc <HAL_RCC_OscConfig+0x4b0>)
 80049e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049ee:	f7fe fc4d 	bl	800328c <HAL_GetTick>
 80049f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f4:	e008      	b.n	8004a08 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049f6:	f7fe fc49 	bl	800328c <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e118      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a08:	4b6c      	ldr	r3, [pc, #432]	; (8004bbc <HAL_RCC_OscConfig+0x4b0>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d0f0      	beq.n	80049f6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d106      	bne.n	8004a2a <HAL_RCC_OscConfig+0x31e>
 8004a1c:	4b66      	ldr	r3, [pc, #408]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a20:	4a65      	ldr	r2, [pc, #404]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	6713      	str	r3, [r2, #112]	; 0x70
 8004a28:	e01c      	b.n	8004a64 <HAL_RCC_OscConfig+0x358>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	2b05      	cmp	r3, #5
 8004a30:	d10c      	bne.n	8004a4c <HAL_RCC_OscConfig+0x340>
 8004a32:	4b61      	ldr	r3, [pc, #388]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a36:	4a60      	ldr	r2, [pc, #384]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a38:	f043 0304 	orr.w	r3, r3, #4
 8004a3c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a3e:	4b5e      	ldr	r3, [pc, #376]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a42:	4a5d      	ldr	r2, [pc, #372]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a44:	f043 0301 	orr.w	r3, r3, #1
 8004a48:	6713      	str	r3, [r2, #112]	; 0x70
 8004a4a:	e00b      	b.n	8004a64 <HAL_RCC_OscConfig+0x358>
 8004a4c:	4b5a      	ldr	r3, [pc, #360]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a50:	4a59      	ldr	r2, [pc, #356]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a52:	f023 0301 	bic.w	r3, r3, #1
 8004a56:	6713      	str	r3, [r2, #112]	; 0x70
 8004a58:	4b57      	ldr	r3, [pc, #348]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a5c:	4a56      	ldr	r2, [pc, #344]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a5e:	f023 0304 	bic.w	r3, r3, #4
 8004a62:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d015      	beq.n	8004a98 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a6c:	f7fe fc0e 	bl	800328c <HAL_GetTick>
 8004a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a72:	e00a      	b.n	8004a8a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a74:	f7fe fc0a 	bl	800328c <HAL_GetTick>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e0d7      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a8a:	4b4b      	ldr	r3, [pc, #300]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0ee      	beq.n	8004a74 <HAL_RCC_OscConfig+0x368>
 8004a96:	e014      	b.n	8004ac2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a98:	f7fe fbf8 	bl	800328c <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a9e:	e00a      	b.n	8004ab6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aa0:	f7fe fbf4 	bl	800328c <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e0c1      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ab6:	4b40      	ldr	r3, [pc, #256]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1ee      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ac2:	7dfb      	ldrb	r3, [r7, #23]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d105      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ac8:	4b3b      	ldr	r3, [pc, #236]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004acc:	4a3a      	ldr	r2, [pc, #232]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004ace:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ad2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 80ad 	beq.w	8004c38 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ade:	4b36      	ldr	r3, [pc, #216]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f003 030c 	and.w	r3, r3, #12
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d060      	beq.n	8004bac <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d145      	bne.n	8004b7e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004af2:	4b33      	ldr	r3, [pc, #204]	; (8004bc0 <HAL_RCC_OscConfig+0x4b4>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7fe fbc8 	bl	800328c <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b00:	f7fe fbc4 	bl	800328c <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e093      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b12:	4b29      	ldr	r3, [pc, #164]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	69da      	ldr	r2, [r3, #28]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	431a      	orrs	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	019b      	lsls	r3, r3, #6
 8004b2e:	431a      	orrs	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b34:	085b      	lsrs	r3, r3, #1
 8004b36:	3b01      	subs	r3, #1
 8004b38:	041b      	lsls	r3, r3, #16
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b40:	061b      	lsls	r3, r3, #24
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b48:	071b      	lsls	r3, r3, #28
 8004b4a:	491b      	ldr	r1, [pc, #108]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b50:	4b1b      	ldr	r3, [pc, #108]	; (8004bc0 <HAL_RCC_OscConfig+0x4b4>)
 8004b52:	2201      	movs	r2, #1
 8004b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b56:	f7fe fb99 	bl	800328c <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b5e:	f7fe fb95 	bl	800328c <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e064      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b70:	4b11      	ldr	r3, [pc, #68]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d0f0      	beq.n	8004b5e <HAL_RCC_OscConfig+0x452>
 8004b7c:	e05c      	b.n	8004c38 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b7e:	4b10      	ldr	r3, [pc, #64]	; (8004bc0 <HAL_RCC_OscConfig+0x4b4>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b84:	f7fe fb82 	bl	800328c <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b8c:	f7fe fb7e 	bl	800328c <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e04d      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b9e:	4b06      	ldr	r3, [pc, #24]	; (8004bb8 <HAL_RCC_OscConfig+0x4ac>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x480>
 8004baa:	e045      	b.n	8004c38 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d107      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e040      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	40007000 	.word	0x40007000
 8004bc0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bc4:	4b1f      	ldr	r3, [pc, #124]	; (8004c44 <HAL_RCC_OscConfig+0x538>)
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d030      	beq.n	8004c34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d129      	bne.n	8004c34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d122      	bne.n	8004c34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004bfa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d119      	bne.n	8004c34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c0a:	085b      	lsrs	r3, r3, #1
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d10f      	bne.n	8004c34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d107      	bne.n	8004c34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c2e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d001      	beq.n	8004c38 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e000      	b.n	8004c3a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3718      	adds	r7, #24
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	40023800 	.word	0x40023800

08004c48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b082      	sub	sp, #8
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e07b      	b.n	8004d52 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d108      	bne.n	8004c74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c6a:	d009      	beq.n	8004c80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	61da      	str	r2, [r3, #28]
 8004c72:	e005      	b.n	8004c80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d106      	bne.n	8004ca0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7fd ff08 	bl	8002ab0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	f003 0302 	and.w	r3, r3, #2
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d04:	ea42 0103 	orr.w	r1, r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	430a      	orrs	r2, r1
 8004d16:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	0c1b      	lsrs	r3, r3, #16
 8004d1e:	f003 0104 	and.w	r1, r3, #4
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d26:	f003 0210 	and.w	r2, r3, #16
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	69da      	ldr	r2, [r3, #28]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3708      	adds	r7, #8
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}

08004d5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d5a:	b580      	push	{r7, lr}
 8004d5c:	b088      	sub	sp, #32
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	60f8      	str	r0, [r7, #12]
 8004d62:	60b9      	str	r1, [r7, #8]
 8004d64:	603b      	str	r3, [r7, #0]
 8004d66:	4613      	mov	r3, r2
 8004d68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d101      	bne.n	8004d7c <HAL_SPI_Transmit+0x22>
 8004d78:	2302      	movs	r3, #2
 8004d7a:	e126      	b.n	8004fca <HAL_SPI_Transmit+0x270>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d84:	f7fe fa82 	bl	800328c <HAL_GetTick>
 8004d88:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d002      	beq.n	8004da0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004d9e:	e10b      	b.n	8004fb8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d002      	beq.n	8004dac <HAL_SPI_Transmit+0x52>
 8004da6:	88fb      	ldrh	r3, [r7, #6]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004db0:	e102      	b.n	8004fb8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2203      	movs	r2, #3
 8004db6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	88fa      	ldrh	r2, [r7, #6]
 8004dca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	88fa      	ldrh	r2, [r7, #6]
 8004dd0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004df8:	d10f      	bne.n	8004e1a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e24:	2b40      	cmp	r3, #64	; 0x40
 8004e26:	d007      	beq.n	8004e38 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e40:	d14b      	bne.n	8004eda <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <HAL_SPI_Transmit+0xf6>
 8004e4a:	8afb      	ldrh	r3, [r7, #22]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d13e      	bne.n	8004ece <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e54:	881a      	ldrh	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e60:	1c9a      	adds	r2, r3, #2
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e74:	e02b      	b.n	8004ece <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f003 0302 	and.w	r3, r3, #2
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	d112      	bne.n	8004eaa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e88:	881a      	ldrh	r2, [r3, #0]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e94:	1c9a      	adds	r2, r3, #2
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	86da      	strh	r2, [r3, #54]	; 0x36
 8004ea8:	e011      	b.n	8004ece <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eaa:	f7fe f9ef 	bl	800328c <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d803      	bhi.n	8004ec2 <HAL_SPI_Transmit+0x168>
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec0:	d102      	bne.n	8004ec8 <HAL_SPI_Transmit+0x16e>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d102      	bne.n	8004ece <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ecc:	e074      	b.n	8004fb8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1ce      	bne.n	8004e76 <HAL_SPI_Transmit+0x11c>
 8004ed8:	e04c      	b.n	8004f74 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d002      	beq.n	8004ee8 <HAL_SPI_Transmit+0x18e>
 8004ee2:	8afb      	ldrh	r3, [r7, #22]
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d140      	bne.n	8004f6a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	330c      	adds	r3, #12
 8004ef2:	7812      	ldrb	r2, [r2, #0]
 8004ef4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efa:	1c5a      	adds	r2, r3, #1
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004f0e:	e02c      	b.n	8004f6a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d113      	bne.n	8004f46 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	330c      	adds	r3, #12
 8004f28:	7812      	ldrb	r2, [r2, #0]
 8004f2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f44:	e011      	b.n	8004f6a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f46:	f7fe f9a1 	bl	800328c <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d803      	bhi.n	8004f5e <HAL_SPI_Transmit+0x204>
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5c:	d102      	bne.n	8004f64 <HAL_SPI_Transmit+0x20a>
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d102      	bne.n	8004f6a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f68:	e026      	b.n	8004fb8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1cd      	bne.n	8004f10 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	6839      	ldr	r1, [r7, #0]
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 fa55 	bl	8005428 <SPI_EndRxTxTransaction>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d002      	beq.n	8004f8a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2220      	movs	r2, #32
 8004f88:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10a      	bne.n	8004fa8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f92:	2300      	movs	r3, #0
 8004f94:	613b      	str	r3, [r7, #16]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	613b      	str	r3, [r7, #16]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d002      	beq.n	8004fb6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	77fb      	strb	r3, [r7, #31]
 8004fb4:	e000      	b.n	8004fb8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004fb6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004fc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3720      	adds	r7, #32
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b08c      	sub	sp, #48	; 0x30
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	607a      	str	r2, [r7, #4]
 8004fde:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <HAL_SPI_TransmitReceive+0x26>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	e18a      	b.n	800530e <HAL_SPI_TransmitReceive+0x33c>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005000:	f7fe f944 	bl	800328c <HAL_GetTick>
 8005004:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800500c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005016:	887b      	ldrh	r3, [r7, #2]
 8005018:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800501a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800501e:	2b01      	cmp	r3, #1
 8005020:	d00f      	beq.n	8005042 <HAL_SPI_TransmitReceive+0x70>
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005028:	d107      	bne.n	800503a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d103      	bne.n	800503a <HAL_SPI_TransmitReceive+0x68>
 8005032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005036:	2b04      	cmp	r3, #4
 8005038:	d003      	beq.n	8005042 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800503a:	2302      	movs	r3, #2
 800503c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005040:	e15b      	b.n	80052fa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d005      	beq.n	8005054 <HAL_SPI_TransmitReceive+0x82>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d002      	beq.n	8005054 <HAL_SPI_TransmitReceive+0x82>
 800504e:	887b      	ldrh	r3, [r7, #2]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d103      	bne.n	800505c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800505a:	e14e      	b.n	80052fa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b04      	cmp	r3, #4
 8005066:	d003      	beq.n	8005070 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2205      	movs	r2, #5
 800506c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	887a      	ldrh	r2, [r7, #2]
 8005080:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	887a      	ldrh	r2, [r7, #2]
 8005086:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	887a      	ldrh	r2, [r7, #2]
 8005092:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	887a      	ldrh	r2, [r7, #2]
 8005098:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2200      	movs	r2, #0
 80050a4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b0:	2b40      	cmp	r3, #64	; 0x40
 80050b2:	d007      	beq.n	80050c4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050cc:	d178      	bne.n	80051c0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_SPI_TransmitReceive+0x10a>
 80050d6:	8b7b      	ldrh	r3, [r7, #26]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d166      	bne.n	80051aa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e0:	881a      	ldrh	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ec:	1c9a      	adds	r2, r3, #2
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005100:	e053      	b.n	80051aa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 0302 	and.w	r3, r3, #2
 800510c:	2b02      	cmp	r3, #2
 800510e:	d11b      	bne.n	8005148 <HAL_SPI_TransmitReceive+0x176>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005114:	b29b      	uxth	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <HAL_SPI_TransmitReceive+0x176>
 800511a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800511c:	2b01      	cmp	r3, #1
 800511e:	d113      	bne.n	8005148 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005124:	881a      	ldrh	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005130:	1c9a      	adds	r2, r3, #2
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800513a:	b29b      	uxth	r3, r3
 800513c:	3b01      	subs	r3, #1
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005144:	2300      	movs	r3, #0
 8005146:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b01      	cmp	r3, #1
 8005154:	d119      	bne.n	800518a <HAL_SPI_TransmitReceive+0x1b8>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800515a:	b29b      	uxth	r3, r3
 800515c:	2b00      	cmp	r3, #0
 800515e:	d014      	beq.n	800518a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516a:	b292      	uxth	r2, r2
 800516c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005172:	1c9a      	adds	r2, r3, #2
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800517c:	b29b      	uxth	r3, r3
 800517e:	3b01      	subs	r3, #1
 8005180:	b29a      	uxth	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005186:	2301      	movs	r3, #1
 8005188:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800518a:	f7fe f87f 	bl	800328c <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005196:	429a      	cmp	r2, r3
 8005198:	d807      	bhi.n	80051aa <HAL_SPI_TransmitReceive+0x1d8>
 800519a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800519c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a0:	d003      	beq.n	80051aa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051a8:	e0a7      	b.n	80052fa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1a6      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x130>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1a1      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x130>
 80051be:	e07c      	b.n	80052ba <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <HAL_SPI_TransmitReceive+0x1fc>
 80051c8:	8b7b      	ldrh	r3, [r7, #26]
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d16b      	bne.n	80052a6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	330c      	adds	r3, #12
 80051d8:	7812      	ldrb	r2, [r2, #0]
 80051da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	3b01      	subs	r3, #1
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051f4:	e057      	b.n	80052a6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b02      	cmp	r3, #2
 8005202:	d11c      	bne.n	800523e <HAL_SPI_TransmitReceive+0x26c>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005208:	b29b      	uxth	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d017      	beq.n	800523e <HAL_SPI_TransmitReceive+0x26c>
 800520e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005210:	2b01      	cmp	r3, #1
 8005212:	d114      	bne.n	800523e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	330c      	adds	r3, #12
 800521e:	7812      	ldrb	r2, [r2, #0]
 8005220:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005226:	1c5a      	adds	r2, r3, #1
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005230:	b29b      	uxth	r3, r3
 8005232:	3b01      	subs	r3, #1
 8005234:	b29a      	uxth	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800523a:	2300      	movs	r3, #0
 800523c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	2b01      	cmp	r3, #1
 800524a:	d119      	bne.n	8005280 <HAL_SPI_TransmitReceive+0x2ae>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005250:	b29b      	uxth	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d014      	beq.n	8005280 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68da      	ldr	r2, [r3, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005260:	b2d2      	uxtb	r2, r2
 8005262:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005268:	1c5a      	adds	r2, r3, #1
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005272:	b29b      	uxth	r3, r3
 8005274:	3b01      	subs	r3, #1
 8005276:	b29a      	uxth	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800527c:	2301      	movs	r3, #1
 800527e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005280:	f7fe f804 	bl	800328c <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800528c:	429a      	cmp	r2, r3
 800528e:	d803      	bhi.n	8005298 <HAL_SPI_TransmitReceive+0x2c6>
 8005290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005296:	d102      	bne.n	800529e <HAL_SPI_TransmitReceive+0x2cc>
 8005298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529a:	2b00      	cmp	r3, #0
 800529c:	d103      	bne.n	80052a6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80052a4:	e029      	b.n	80052fa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1a2      	bne.n	80051f6 <HAL_SPI_TransmitReceive+0x224>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d19d      	bne.n	80051f6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052bc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 f8b2 	bl	8005428 <SPI_EndRxTxTransaction>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d006      	beq.n	80052d8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2220      	movs	r2, #32
 80052d4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80052d6:	e010      	b.n	80052fa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10b      	bne.n	80052f8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052e0:	2300      	movs	r3, #0
 80052e2:	617b      	str	r3, [r7, #20]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	617b      	str	r3, [r7, #20]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	617b      	str	r3, [r7, #20]
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	e000      	b.n	80052fa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80052f8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800530a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800530e:	4618      	mov	r0, r3
 8005310:	3730      	adds	r7, #48	; 0x30
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b088      	sub	sp, #32
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	603b      	str	r3, [r7, #0]
 8005324:	4613      	mov	r3, r2
 8005326:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005328:	f7fd ffb0 	bl	800328c <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005330:	1a9b      	subs	r3, r3, r2
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	4413      	add	r3, r2
 8005336:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005338:	f7fd ffa8 	bl	800328c <HAL_GetTick>
 800533c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800533e:	4b39      	ldr	r3, [pc, #228]	; (8005424 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	015b      	lsls	r3, r3, #5
 8005344:	0d1b      	lsrs	r3, r3, #20
 8005346:	69fa      	ldr	r2, [r7, #28]
 8005348:	fb02 f303 	mul.w	r3, r2, r3
 800534c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800534e:	e054      	b.n	80053fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005356:	d050      	beq.n	80053fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005358:	f7fd ff98 	bl	800328c <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	429a      	cmp	r2, r3
 8005366:	d902      	bls.n	800536e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d13d      	bne.n	80053ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800537c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005386:	d111      	bne.n	80053ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005390:	d004      	beq.n	800539c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800539a:	d107      	bne.n	80053ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053b4:	d10f      	bne.n	80053d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e017      	b.n	800541a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053f0:	2300      	movs	r3, #0
 80053f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	3b01      	subs	r3, #1
 80053f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689a      	ldr	r2, [r3, #8]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	4013      	ands	r3, r2
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	bf0c      	ite	eq
 800540a:	2301      	moveq	r3, #1
 800540c:	2300      	movne	r3, #0
 800540e:	b2db      	uxtb	r3, r3
 8005410:	461a      	mov	r2, r3
 8005412:	79fb      	ldrb	r3, [r7, #7]
 8005414:	429a      	cmp	r2, r3
 8005416:	d19b      	bne.n	8005350 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3720      	adds	r7, #32
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20000008 	.word	0x20000008

08005428 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af02      	add	r7, sp, #8
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005434:	4b1b      	ldr	r3, [pc, #108]	; (80054a4 <SPI_EndRxTxTransaction+0x7c>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1b      	ldr	r2, [pc, #108]	; (80054a8 <SPI_EndRxTxTransaction+0x80>)
 800543a:	fba2 2303 	umull	r2, r3, r2, r3
 800543e:	0d5b      	lsrs	r3, r3, #21
 8005440:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005444:	fb02 f303 	mul.w	r3, r2, r3
 8005448:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005452:	d112      	bne.n	800547a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2200      	movs	r2, #0
 800545c:	2180      	movs	r1, #128	; 0x80
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f7ff ff5a 	bl	8005318 <SPI_WaitFlagStateUntilTimeout>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d016      	beq.n	8005498 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546e:	f043 0220 	orr.w	r2, r3, #32
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e00f      	b.n	800549a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	3b01      	subs	r3, #1
 8005484:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005490:	2b80      	cmp	r3, #128	; 0x80
 8005492:	d0f2      	beq.n	800547a <SPI_EndRxTxTransaction+0x52>
 8005494:	e000      	b.n	8005498 <SPI_EndRxTxTransaction+0x70>
        break;
 8005496:	bf00      	nop
  }

  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20000008 	.word	0x20000008
 80054a8:	165e9f81 	.word	0x165e9f81

080054ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e041      	b.n	8005542 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d106      	bne.n	80054d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7fd fc3c 	bl	8002d50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3304      	adds	r3, #4
 80054e8:	4619      	mov	r1, r3
 80054ea:	4610      	mov	r0, r2
 80054ec:	f001 f814 	bl	8006518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3708      	adds	r7, #8
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
	...

0800554c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b01      	cmp	r3, #1
 800555e:	d001      	beq.n	8005564 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e04e      	b.n	8005602 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2202      	movs	r2, #2
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68da      	ldr	r2, [r3, #12]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a23      	ldr	r2, [pc, #140]	; (8005610 <HAL_TIM_Base_Start_IT+0xc4>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d022      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x80>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800558e:	d01d      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x80>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a1f      	ldr	r2, [pc, #124]	; (8005614 <HAL_TIM_Base_Start_IT+0xc8>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d018      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x80>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a1e      	ldr	r2, [pc, #120]	; (8005618 <HAL_TIM_Base_Start_IT+0xcc>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d013      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x80>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a1c      	ldr	r2, [pc, #112]	; (800561c <HAL_TIM_Base_Start_IT+0xd0>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d00e      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x80>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a1b      	ldr	r2, [pc, #108]	; (8005620 <HAL_TIM_Base_Start_IT+0xd4>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d009      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x80>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a19      	ldr	r2, [pc, #100]	; (8005624 <HAL_TIM_Base_Start_IT+0xd8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d004      	beq.n	80055cc <HAL_TIM_Base_Start_IT+0x80>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a18      	ldr	r2, [pc, #96]	; (8005628 <HAL_TIM_Base_Start_IT+0xdc>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d111      	bne.n	80055f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 0307 	and.w	r3, r3, #7
 80055d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2b06      	cmp	r3, #6
 80055dc:	d010      	beq.n	8005600 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f042 0201 	orr.w	r2, r2, #1
 80055ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ee:	e007      	b.n	8005600 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f042 0201 	orr.w	r2, r2, #1
 80055fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	40010000 	.word	0x40010000
 8005614:	40000400 	.word	0x40000400
 8005618:	40000800 	.word	0x40000800
 800561c:	40000c00 	.word	0x40000c00
 8005620:	40010400 	.word	0x40010400
 8005624:	40014000 	.word	0x40014000
 8005628:	40001800 	.word	0x40001800

0800562c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 0201 	bic.w	r2, r2, #1
 8005642:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6a1a      	ldr	r2, [r3, #32]
 800564a:	f241 1311 	movw	r3, #4369	; 0x1111
 800564e:	4013      	ands	r3, r2
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10f      	bne.n	8005674 <HAL_TIM_Base_Stop_IT+0x48>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	6a1a      	ldr	r2, [r3, #32]
 800565a:	f240 4344 	movw	r3, #1092	; 0x444
 800565e:	4013      	ands	r3, r2
 8005660:	2b00      	cmp	r3, #0
 8005662:	d107      	bne.n	8005674 <HAL_TIM_Base_Stop_IT+0x48>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0201 	bic.w	r2, r2, #1
 8005672:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	370c      	adds	r7, #12
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr

0800568a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800568a:	b580      	push	{r7, lr}
 800568c:	b082      	sub	sp, #8
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e041      	b.n	8005720 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d106      	bne.n	80056b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 f839 	bl	8005728 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2202      	movs	r2, #2
 80056ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	3304      	adds	r3, #4
 80056c6:	4619      	mov	r1, r3
 80056c8:	4610      	mov	r0, r2
 80056ca:	f000 ff25 	bl	8006518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3708      	adds	r7, #8
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d109      	bne.n	8005760 <HAL_TIM_PWM_Start+0x24>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b01      	cmp	r3, #1
 8005756:	bf14      	ite	ne
 8005758:	2301      	movne	r3, #1
 800575a:	2300      	moveq	r3, #0
 800575c:	b2db      	uxtb	r3, r3
 800575e:	e022      	b.n	80057a6 <HAL_TIM_PWM_Start+0x6a>
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2b04      	cmp	r3, #4
 8005764:	d109      	bne.n	800577a <HAL_TIM_PWM_Start+0x3e>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b01      	cmp	r3, #1
 8005770:	bf14      	ite	ne
 8005772:	2301      	movne	r3, #1
 8005774:	2300      	moveq	r3, #0
 8005776:	b2db      	uxtb	r3, r3
 8005778:	e015      	b.n	80057a6 <HAL_TIM_PWM_Start+0x6a>
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	2b08      	cmp	r3, #8
 800577e:	d109      	bne.n	8005794 <HAL_TIM_PWM_Start+0x58>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b01      	cmp	r3, #1
 800578a:	bf14      	ite	ne
 800578c:	2301      	movne	r3, #1
 800578e:	2300      	moveq	r3, #0
 8005790:	b2db      	uxtb	r3, r3
 8005792:	e008      	b.n	80057a6 <HAL_TIM_PWM_Start+0x6a>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b01      	cmp	r3, #1
 800579e:	bf14      	ite	ne
 80057a0:	2301      	movne	r3, #1
 80057a2:	2300      	moveq	r3, #0
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d001      	beq.n	80057ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e07c      	b.n	80058a8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d104      	bne.n	80057be <HAL_TIM_PWM_Start+0x82>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2202      	movs	r2, #2
 80057b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057bc:	e013      	b.n	80057e6 <HAL_TIM_PWM_Start+0xaa>
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	2b04      	cmp	r3, #4
 80057c2:	d104      	bne.n	80057ce <HAL_TIM_PWM_Start+0x92>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2202      	movs	r2, #2
 80057c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057cc:	e00b      	b.n	80057e6 <HAL_TIM_PWM_Start+0xaa>
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	2b08      	cmp	r3, #8
 80057d2:	d104      	bne.n	80057de <HAL_TIM_PWM_Start+0xa2>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057dc:	e003      	b.n	80057e6 <HAL_TIM_PWM_Start+0xaa>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2202      	movs	r2, #2
 80057e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2201      	movs	r2, #1
 80057ec:	6839      	ldr	r1, [r7, #0]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f001 fb38 	bl	8006e64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a2d      	ldr	r2, [pc, #180]	; (80058b0 <HAL_TIM_PWM_Start+0x174>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d004      	beq.n	8005808 <HAL_TIM_PWM_Start+0xcc>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a2c      	ldr	r2, [pc, #176]	; (80058b4 <HAL_TIM_PWM_Start+0x178>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d101      	bne.n	800580c <HAL_TIM_PWM_Start+0xd0>
 8005808:	2301      	movs	r3, #1
 800580a:	e000      	b.n	800580e <HAL_TIM_PWM_Start+0xd2>
 800580c:	2300      	movs	r3, #0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d007      	beq.n	8005822 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005820:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a22      	ldr	r2, [pc, #136]	; (80058b0 <HAL_TIM_PWM_Start+0x174>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d022      	beq.n	8005872 <HAL_TIM_PWM_Start+0x136>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005834:	d01d      	beq.n	8005872 <HAL_TIM_PWM_Start+0x136>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a1f      	ldr	r2, [pc, #124]	; (80058b8 <HAL_TIM_PWM_Start+0x17c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d018      	beq.n	8005872 <HAL_TIM_PWM_Start+0x136>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a1d      	ldr	r2, [pc, #116]	; (80058bc <HAL_TIM_PWM_Start+0x180>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d013      	beq.n	8005872 <HAL_TIM_PWM_Start+0x136>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a1c      	ldr	r2, [pc, #112]	; (80058c0 <HAL_TIM_PWM_Start+0x184>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d00e      	beq.n	8005872 <HAL_TIM_PWM_Start+0x136>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a16      	ldr	r2, [pc, #88]	; (80058b4 <HAL_TIM_PWM_Start+0x178>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d009      	beq.n	8005872 <HAL_TIM_PWM_Start+0x136>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a18      	ldr	r2, [pc, #96]	; (80058c4 <HAL_TIM_PWM_Start+0x188>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d004      	beq.n	8005872 <HAL_TIM_PWM_Start+0x136>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a16      	ldr	r2, [pc, #88]	; (80058c8 <HAL_TIM_PWM_Start+0x18c>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d111      	bne.n	8005896 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f003 0307 	and.w	r3, r3, #7
 800587c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2b06      	cmp	r3, #6
 8005882:	d010      	beq.n	80058a6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005894:	e007      	b.n	80058a6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f042 0201 	orr.w	r2, r2, #1
 80058a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	40010000 	.word	0x40010000
 80058b4:	40010400 	.word	0x40010400
 80058b8:	40000400 	.word	0x40000400
 80058bc:	40000800 	.word	0x40000800
 80058c0:	40000c00 	.word	0x40000c00
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40001800 	.word	0x40001800

080058cc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b082      	sub	sp, #8
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d101      	bne.n	80058de <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e041      	b.n	8005962 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d106      	bne.n	80058f8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7fd f9de 	bl	8002cb4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	3304      	adds	r3, #4
 8005908:	4619      	mov	r1, r3
 800590a:	4610      	mov	r0, r2
 800590c:	f000 fe04 	bl	8006518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3708      	adds	r7, #8
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
	...

0800596c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d104      	bne.n	8005986 <HAL_TIM_IC_Start+0x1a>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005982:	b2db      	uxtb	r3, r3
 8005984:	e013      	b.n	80059ae <HAL_TIM_IC_Start+0x42>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b04      	cmp	r3, #4
 800598a:	d104      	bne.n	8005996 <HAL_TIM_IC_Start+0x2a>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005992:	b2db      	uxtb	r3, r3
 8005994:	e00b      	b.n	80059ae <HAL_TIM_IC_Start+0x42>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b08      	cmp	r3, #8
 800599a:	d104      	bne.n	80059a6 <HAL_TIM_IC_Start+0x3a>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	e003      	b.n	80059ae <HAL_TIM_IC_Start+0x42>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d104      	bne.n	80059c0 <HAL_TIM_IC_Start+0x54>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	e013      	b.n	80059e8 <HAL_TIM_IC_Start+0x7c>
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d104      	bne.n	80059d0 <HAL_TIM_IC_Start+0x64>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	e00b      	b.n	80059e8 <HAL_TIM_IC_Start+0x7c>
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b08      	cmp	r3, #8
 80059d4:	d104      	bne.n	80059e0 <HAL_TIM_IC_Start+0x74>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	e003      	b.n	80059e8 <HAL_TIM_IC_Start+0x7c>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80059ea:	7bfb      	ldrb	r3, [r7, #15]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d102      	bne.n	80059f6 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80059f0:	7bbb      	ldrb	r3, [r7, #14]
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d001      	beq.n	80059fa <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e081      	b.n	8005afe <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d104      	bne.n	8005a0a <HAL_TIM_IC_Start+0x9e>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2202      	movs	r2, #2
 8005a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a08:	e013      	b.n	8005a32 <HAL_TIM_IC_Start+0xc6>
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	2b04      	cmp	r3, #4
 8005a0e:	d104      	bne.n	8005a1a <HAL_TIM_IC_Start+0xae>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2202      	movs	r2, #2
 8005a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a18:	e00b      	b.n	8005a32 <HAL_TIM_IC_Start+0xc6>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b08      	cmp	r3, #8
 8005a1e:	d104      	bne.n	8005a2a <HAL_TIM_IC_Start+0xbe>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a28:	e003      	b.n	8005a32 <HAL_TIM_IC_Start+0xc6>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2202      	movs	r2, #2
 8005a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d104      	bne.n	8005a42 <HAL_TIM_IC_Start+0xd6>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a40:	e013      	b.n	8005a6a <HAL_TIM_IC_Start+0xfe>
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2b04      	cmp	r3, #4
 8005a46:	d104      	bne.n	8005a52 <HAL_TIM_IC_Start+0xe6>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a50:	e00b      	b.n	8005a6a <HAL_TIM_IC_Start+0xfe>
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d104      	bne.n	8005a62 <HAL_TIM_IC_Start+0xf6>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a60:	e003      	b.n	8005a6a <HAL_TIM_IC_Start+0xfe>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2202      	movs	r2, #2
 8005a66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	6839      	ldr	r1, [r7, #0]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f001 f9f6 	bl	8006e64 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a22      	ldr	r2, [pc, #136]	; (8005b08 <HAL_TIM_IC_Start+0x19c>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d022      	beq.n	8005ac8 <HAL_TIM_IC_Start+0x15c>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a8a:	d01d      	beq.n	8005ac8 <HAL_TIM_IC_Start+0x15c>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a1e      	ldr	r2, [pc, #120]	; (8005b0c <HAL_TIM_IC_Start+0x1a0>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d018      	beq.n	8005ac8 <HAL_TIM_IC_Start+0x15c>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a1d      	ldr	r2, [pc, #116]	; (8005b10 <HAL_TIM_IC_Start+0x1a4>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d013      	beq.n	8005ac8 <HAL_TIM_IC_Start+0x15c>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1b      	ldr	r2, [pc, #108]	; (8005b14 <HAL_TIM_IC_Start+0x1a8>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d00e      	beq.n	8005ac8 <HAL_TIM_IC_Start+0x15c>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a1a      	ldr	r2, [pc, #104]	; (8005b18 <HAL_TIM_IC_Start+0x1ac>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d009      	beq.n	8005ac8 <HAL_TIM_IC_Start+0x15c>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a18      	ldr	r2, [pc, #96]	; (8005b1c <HAL_TIM_IC_Start+0x1b0>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d004      	beq.n	8005ac8 <HAL_TIM_IC_Start+0x15c>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a17      	ldr	r2, [pc, #92]	; (8005b20 <HAL_TIM_IC_Start+0x1b4>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d111      	bne.n	8005aec <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 0307 	and.w	r3, r3, #7
 8005ad2:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	2b06      	cmp	r3, #6
 8005ad8:	d010      	beq.n	8005afc <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f042 0201 	orr.w	r2, r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aea:	e007      	b.n	8005afc <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f042 0201 	orr.w	r2, r2, #1
 8005afa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	40010000 	.word	0x40010000
 8005b0c:	40000400 	.word	0x40000400
 8005b10:	40000800 	.word	0x40000800
 8005b14:	40000c00 	.word	0x40000c00
 8005b18:	40010400 	.word	0x40010400
 8005b1c:	40014000 	.word	0x40014000
 8005b20:	40001800 	.word	0x40001800

08005b24 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d104      	bne.n	8005b42 <HAL_TIM_IC_Start_IT+0x1e>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	e013      	b.n	8005b6a <HAL_TIM_IC_Start_IT+0x46>
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	2b04      	cmp	r3, #4
 8005b46:	d104      	bne.n	8005b52 <HAL_TIM_IC_Start_IT+0x2e>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	e00b      	b.n	8005b6a <HAL_TIM_IC_Start_IT+0x46>
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b08      	cmp	r3, #8
 8005b56:	d104      	bne.n	8005b62 <HAL_TIM_IC_Start_IT+0x3e>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	e003      	b.n	8005b6a <HAL_TIM_IC_Start_IT+0x46>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b68:	b2db      	uxtb	r3, r3
 8005b6a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d104      	bne.n	8005b7c <HAL_TIM_IC_Start_IT+0x58>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	e013      	b.n	8005ba4 <HAL_TIM_IC_Start_IT+0x80>
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	2b04      	cmp	r3, #4
 8005b80:	d104      	bne.n	8005b8c <HAL_TIM_IC_Start_IT+0x68>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	e00b      	b.n	8005ba4 <HAL_TIM_IC_Start_IT+0x80>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b08      	cmp	r3, #8
 8005b90:	d104      	bne.n	8005b9c <HAL_TIM_IC_Start_IT+0x78>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	e003      	b.n	8005ba4 <HAL_TIM_IC_Start_IT+0x80>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ba6:	7bbb      	ldrb	r3, [r7, #14]
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d102      	bne.n	8005bb2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bac:	7b7b      	ldrb	r3, [r7, #13]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d001      	beq.n	8005bb6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e0cc      	b.n	8005d50 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d104      	bne.n	8005bc6 <HAL_TIM_IC_Start_IT+0xa2>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bc4:	e013      	b.n	8005bee <HAL_TIM_IC_Start_IT+0xca>
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	2b04      	cmp	r3, #4
 8005bca:	d104      	bne.n	8005bd6 <HAL_TIM_IC_Start_IT+0xb2>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bd4:	e00b      	b.n	8005bee <HAL_TIM_IC_Start_IT+0xca>
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	2b08      	cmp	r3, #8
 8005bda:	d104      	bne.n	8005be6 <HAL_TIM_IC_Start_IT+0xc2>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005be4:	e003      	b.n	8005bee <HAL_TIM_IC_Start_IT+0xca>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2202      	movs	r2, #2
 8005bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d104      	bne.n	8005bfe <HAL_TIM_IC_Start_IT+0xda>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bfc:	e013      	b.n	8005c26 <HAL_TIM_IC_Start_IT+0x102>
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	2b04      	cmp	r3, #4
 8005c02:	d104      	bne.n	8005c0e <HAL_TIM_IC_Start_IT+0xea>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2202      	movs	r2, #2
 8005c08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c0c:	e00b      	b.n	8005c26 <HAL_TIM_IC_Start_IT+0x102>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d104      	bne.n	8005c1e <HAL_TIM_IC_Start_IT+0xfa>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c1c:	e003      	b.n	8005c26 <HAL_TIM_IC_Start_IT+0x102>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2202      	movs	r2, #2
 8005c22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b0c      	cmp	r3, #12
 8005c2a:	d841      	bhi.n	8005cb0 <HAL_TIM_IC_Start_IT+0x18c>
 8005c2c:	a201      	add	r2, pc, #4	; (adr r2, 8005c34 <HAL_TIM_IC_Start_IT+0x110>)
 8005c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c32:	bf00      	nop
 8005c34:	08005c69 	.word	0x08005c69
 8005c38:	08005cb1 	.word	0x08005cb1
 8005c3c:	08005cb1 	.word	0x08005cb1
 8005c40:	08005cb1 	.word	0x08005cb1
 8005c44:	08005c7b 	.word	0x08005c7b
 8005c48:	08005cb1 	.word	0x08005cb1
 8005c4c:	08005cb1 	.word	0x08005cb1
 8005c50:	08005cb1 	.word	0x08005cb1
 8005c54:	08005c8d 	.word	0x08005c8d
 8005c58:	08005cb1 	.word	0x08005cb1
 8005c5c:	08005cb1 	.word	0x08005cb1
 8005c60:	08005cb1 	.word	0x08005cb1
 8005c64:	08005c9f 	.word	0x08005c9f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68da      	ldr	r2, [r3, #12]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f042 0202 	orr.w	r2, r2, #2
 8005c76:	60da      	str	r2, [r3, #12]
      break;
 8005c78:	e01d      	b.n	8005cb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68da      	ldr	r2, [r3, #12]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f042 0204 	orr.w	r2, r2, #4
 8005c88:	60da      	str	r2, [r3, #12]
      break;
 8005c8a:	e014      	b.n	8005cb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68da      	ldr	r2, [r3, #12]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f042 0208 	orr.w	r2, r2, #8
 8005c9a:	60da      	str	r2, [r3, #12]
      break;
 8005c9c:	e00b      	b.n	8005cb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68da      	ldr	r2, [r3, #12]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0210 	orr.w	r2, r2, #16
 8005cac:	60da      	str	r2, [r3, #12]
      break;
 8005cae:	e002      	b.n	8005cb6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8005cb4:	bf00      	nop
  }

  if (status == HAL_OK)
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d148      	bne.n	8005d4e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	6839      	ldr	r1, [r7, #0]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f001 f8cd 	bl	8006e64 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a22      	ldr	r2, [pc, #136]	; (8005d58 <HAL_TIM_IC_Start_IT+0x234>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d022      	beq.n	8005d1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cdc:	d01d      	beq.n	8005d1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a1e      	ldr	r2, [pc, #120]	; (8005d5c <HAL_TIM_IC_Start_IT+0x238>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d018      	beq.n	8005d1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1c      	ldr	r2, [pc, #112]	; (8005d60 <HAL_TIM_IC_Start_IT+0x23c>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d013      	beq.n	8005d1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a1b      	ldr	r2, [pc, #108]	; (8005d64 <HAL_TIM_IC_Start_IT+0x240>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d00e      	beq.n	8005d1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a19      	ldr	r2, [pc, #100]	; (8005d68 <HAL_TIM_IC_Start_IT+0x244>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d009      	beq.n	8005d1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a18      	ldr	r2, [pc, #96]	; (8005d6c <HAL_TIM_IC_Start_IT+0x248>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d004      	beq.n	8005d1a <HAL_TIM_IC_Start_IT+0x1f6>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a16      	ldr	r2, [pc, #88]	; (8005d70 <HAL_TIM_IC_Start_IT+0x24c>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d111      	bne.n	8005d3e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f003 0307 	and.w	r3, r3, #7
 8005d24:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	2b06      	cmp	r3, #6
 8005d2a:	d010      	beq.n	8005d4e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f042 0201 	orr.w	r2, r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d3c:	e007      	b.n	8005d4e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 0201 	orr.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}
 8005d58:	40010000 	.word	0x40010000
 8005d5c:	40000400 	.word	0x40000400
 8005d60:	40000800 	.word	0x40000800
 8005d64:	40000c00 	.word	0x40000c00
 8005d68:	40010400 	.word	0x40010400
 8005d6c:	40014000 	.word	0x40014000
 8005d70:	40001800 	.word	0x40001800

08005d74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d122      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d11b      	bne.n	8005dd0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f06f 0202 	mvn.w	r2, #2
 8005da0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	f003 0303 	and.w	r3, r3, #3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f7fc fbf8 	bl	80025ac <HAL_TIM_IC_CaptureCallback>
 8005dbc:	e005      	b.n	8005dca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 fb8c 	bl	80064dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 fb93 	bl	80064f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	691b      	ldr	r3, [r3, #16]
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b04      	cmp	r3, #4
 8005ddc:	d122      	bne.n	8005e24 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f003 0304 	and.w	r3, r3, #4
 8005de8:	2b04      	cmp	r3, #4
 8005dea:	d11b      	bne.n	8005e24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0204 	mvn.w	r2, #4
 8005df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2202      	movs	r2, #2
 8005dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d003      	beq.n	8005e12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7fc fbce 	bl	80025ac <HAL_TIM_IC_CaptureCallback>
 8005e10:	e005      	b.n	8005e1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 fb62 	bl	80064dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 fb69 	bl	80064f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	f003 0308 	and.w	r3, r3, #8
 8005e2e:	2b08      	cmp	r3, #8
 8005e30:	d122      	bne.n	8005e78 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	f003 0308 	and.w	r3, r3, #8
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d11b      	bne.n	8005e78 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f06f 0208 	mvn.w	r2, #8
 8005e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2204      	movs	r2, #4
 8005e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	f003 0303 	and.w	r3, r3, #3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d003      	beq.n	8005e66 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7fc fba4 	bl	80025ac <HAL_TIM_IC_CaptureCallback>
 8005e64:	e005      	b.n	8005e72 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 fb38 	bl	80064dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 fb3f 	bl	80064f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	f003 0310 	and.w	r3, r3, #16
 8005e82:	2b10      	cmp	r3, #16
 8005e84:	d122      	bne.n	8005ecc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	f003 0310 	and.w	r3, r3, #16
 8005e90:	2b10      	cmp	r3, #16
 8005e92:	d11b      	bne.n	8005ecc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f06f 0210 	mvn.w	r2, #16
 8005e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2208      	movs	r2, #8
 8005ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	69db      	ldr	r3, [r3, #28]
 8005eaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f7fc fb7a 	bl	80025ac <HAL_TIM_IC_CaptureCallback>
 8005eb8:	e005      	b.n	8005ec6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fb0e 	bl	80064dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 fb15 	bl	80064f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	f003 0301 	and.w	r3, r3, #1
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d10e      	bne.n	8005ef8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d107      	bne.n	8005ef8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f06f 0201 	mvn.w	r2, #1
 8005ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7fc fb42 	bl	800257c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f02:	2b80      	cmp	r3, #128	; 0x80
 8005f04:	d10e      	bne.n	8005f24 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f10:	2b80      	cmp	r3, #128	; 0x80
 8005f12:	d107      	bne.n	8005f24 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f001 f84c 	bl	8006fbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f2e:	2b40      	cmp	r3, #64	; 0x40
 8005f30:	d10e      	bne.n	8005f50 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3c:	2b40      	cmp	r3, #64	; 0x40
 8005f3e:	d107      	bne.n	8005f50 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fada 	bl	8006504 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	f003 0320 	and.w	r3, r3, #32
 8005f5a:	2b20      	cmp	r3, #32
 8005f5c:	d10e      	bne.n	8005f7c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	f003 0320 	and.w	r3, r3, #32
 8005f68:	2b20      	cmp	r3, #32
 8005f6a:	d107      	bne.n	8005f7c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f06f 0220 	mvn.w	r2, #32
 8005f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f001 f816 	bl	8006fa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f7c:	bf00      	nop
 8005f7e:	3708      	adds	r7, #8
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f90:	2300      	movs	r3, #0
 8005f92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d101      	bne.n	8005fa2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005f9e:	2302      	movs	r3, #2
 8005fa0:	e088      	b.n	80060b4 <HAL_TIM_IC_ConfigChannel+0x130>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d11b      	bne.n	8005fe8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6818      	ldr	r0, [r3, #0]
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	6819      	ldr	r1, [r3, #0]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	f000 fd8c 	bl	8006adc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 020c 	bic.w	r2, r2, #12
 8005fd2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6999      	ldr	r1, [r3, #24]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	689a      	ldr	r2, [r3, #8]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	619a      	str	r2, [r3, #24]
 8005fe6:	e060      	b.n	80060aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2b04      	cmp	r3, #4
 8005fec:	d11c      	bne.n	8006028 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6818      	ldr	r0, [r3, #0]
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	6819      	ldr	r1, [r3, #0]
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	68db      	ldr	r3, [r3, #12]
 8005ffe:	f000 fe10 	bl	8006c22 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	699a      	ldr	r2, [r3, #24]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006010:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	6999      	ldr	r1, [r3, #24]
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	021a      	lsls	r2, r3, #8
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	619a      	str	r2, [r3, #24]
 8006026:	e040      	b.n	80060aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2b08      	cmp	r3, #8
 800602c:	d11b      	bne.n	8006066 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	6819      	ldr	r1, [r3, #0]
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f000 fe5d 	bl	8006cfc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	69da      	ldr	r2, [r3, #28]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 020c 	bic.w	r2, r2, #12
 8006050:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	69d9      	ldr	r1, [r3, #28]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	689a      	ldr	r2, [r3, #8]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	61da      	str	r2, [r3, #28]
 8006064:	e021      	b.n	80060aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b0c      	cmp	r3, #12
 800606a:	d11c      	bne.n	80060a6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6818      	ldr	r0, [r3, #0]
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	6819      	ldr	r1, [r3, #0]
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	f000 fe7a 	bl	8006d74 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	69da      	ldr	r2, [r3, #28]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800608e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	69d9      	ldr	r1, [r3, #28]
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	021a      	lsls	r2, r3, #8
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	430a      	orrs	r2, r1
 80060a2:	61da      	str	r2, [r3, #28]
 80060a4:	e001      	b.n	80060aa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80060b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3718      	adds	r7, #24
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d101      	bne.n	80060da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060d6:	2302      	movs	r3, #2
 80060d8:	e0ae      	b.n	8006238 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b0c      	cmp	r3, #12
 80060e6:	f200 809f 	bhi.w	8006228 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80060ea:	a201      	add	r2, pc, #4	; (adr r2, 80060f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f0:	08006125 	.word	0x08006125
 80060f4:	08006229 	.word	0x08006229
 80060f8:	08006229 	.word	0x08006229
 80060fc:	08006229 	.word	0x08006229
 8006100:	08006165 	.word	0x08006165
 8006104:	08006229 	.word	0x08006229
 8006108:	08006229 	.word	0x08006229
 800610c:	08006229 	.word	0x08006229
 8006110:	080061a7 	.word	0x080061a7
 8006114:	08006229 	.word	0x08006229
 8006118:	08006229 	.word	0x08006229
 800611c:	08006229 	.word	0x08006229
 8006120:	080061e7 	.word	0x080061e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68b9      	ldr	r1, [r7, #8]
 800612a:	4618      	mov	r0, r3
 800612c:	f000 fa94 	bl	8006658 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	699a      	ldr	r2, [r3, #24]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0208 	orr.w	r2, r2, #8
 800613e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	699a      	ldr	r2, [r3, #24]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f022 0204 	bic.w	r2, r2, #4
 800614e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6999      	ldr	r1, [r3, #24]
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	691a      	ldr	r2, [r3, #16]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	430a      	orrs	r2, r1
 8006160:	619a      	str	r2, [r3, #24]
      break;
 8006162:	e064      	b.n	800622e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68b9      	ldr	r1, [r7, #8]
 800616a:	4618      	mov	r0, r3
 800616c:	f000 fae4 	bl	8006738 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699a      	ldr	r2, [r3, #24]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800617e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699a      	ldr	r2, [r3, #24]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800618e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6999      	ldr	r1, [r3, #24]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	021a      	lsls	r2, r3, #8
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	430a      	orrs	r2, r1
 80061a2:	619a      	str	r2, [r3, #24]
      break;
 80061a4:	e043      	b.n	800622e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68b9      	ldr	r1, [r7, #8]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f000 fb39 	bl	8006824 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	69da      	ldr	r2, [r3, #28]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f042 0208 	orr.w	r2, r2, #8
 80061c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	69da      	ldr	r2, [r3, #28]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f022 0204 	bic.w	r2, r2, #4
 80061d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	69d9      	ldr	r1, [r3, #28]
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	691a      	ldr	r2, [r3, #16]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	61da      	str	r2, [r3, #28]
      break;
 80061e4:	e023      	b.n	800622e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68b9      	ldr	r1, [r7, #8]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 fb8d 	bl	800690c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	69da      	ldr	r2, [r3, #28]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006200:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	69da      	ldr	r2, [r3, #28]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	69d9      	ldr	r1, [r3, #28]
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	021a      	lsls	r2, r3, #8
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	430a      	orrs	r2, r1
 8006224:	61da      	str	r2, [r3, #28]
      break;
 8006226:	e002      	b.n	800622e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	75fb      	strb	r3, [r7, #23]
      break;
 800622c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006236:	7dfb      	ldrb	r3, [r7, #23]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3718      	adds	r7, #24
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006254:	2b01      	cmp	r3, #1
 8006256:	d101      	bne.n	800625c <HAL_TIM_ConfigClockSource+0x1c>
 8006258:	2302      	movs	r3, #2
 800625a:	e0b4      	b.n	80063c6 <HAL_TIM_ConfigClockSource+0x186>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800627a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006282:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006294:	d03e      	beq.n	8006314 <HAL_TIM_ConfigClockSource+0xd4>
 8006296:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800629a:	f200 8087 	bhi.w	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 800629e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062a2:	f000 8086 	beq.w	80063b2 <HAL_TIM_ConfigClockSource+0x172>
 80062a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062aa:	d87f      	bhi.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 80062ac:	2b70      	cmp	r3, #112	; 0x70
 80062ae:	d01a      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0xa6>
 80062b0:	2b70      	cmp	r3, #112	; 0x70
 80062b2:	d87b      	bhi.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 80062b4:	2b60      	cmp	r3, #96	; 0x60
 80062b6:	d050      	beq.n	800635a <HAL_TIM_ConfigClockSource+0x11a>
 80062b8:	2b60      	cmp	r3, #96	; 0x60
 80062ba:	d877      	bhi.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 80062bc:	2b50      	cmp	r3, #80	; 0x50
 80062be:	d03c      	beq.n	800633a <HAL_TIM_ConfigClockSource+0xfa>
 80062c0:	2b50      	cmp	r3, #80	; 0x50
 80062c2:	d873      	bhi.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 80062c4:	2b40      	cmp	r3, #64	; 0x40
 80062c6:	d058      	beq.n	800637a <HAL_TIM_ConfigClockSource+0x13a>
 80062c8:	2b40      	cmp	r3, #64	; 0x40
 80062ca:	d86f      	bhi.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 80062cc:	2b30      	cmp	r3, #48	; 0x30
 80062ce:	d064      	beq.n	800639a <HAL_TIM_ConfigClockSource+0x15a>
 80062d0:	2b30      	cmp	r3, #48	; 0x30
 80062d2:	d86b      	bhi.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 80062d4:	2b20      	cmp	r3, #32
 80062d6:	d060      	beq.n	800639a <HAL_TIM_ConfigClockSource+0x15a>
 80062d8:	2b20      	cmp	r3, #32
 80062da:	d867      	bhi.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d05c      	beq.n	800639a <HAL_TIM_ConfigClockSource+0x15a>
 80062e0:	2b10      	cmp	r3, #16
 80062e2:	d05a      	beq.n	800639a <HAL_TIM_ConfigClockSource+0x15a>
 80062e4:	e062      	b.n	80063ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6818      	ldr	r0, [r3, #0]
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	6899      	ldr	r1, [r3, #8]
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	685a      	ldr	r2, [r3, #4]
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	f000 fd95 	bl	8006e24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006308:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	609a      	str	r2, [r3, #8]
      break;
 8006312:	e04f      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6818      	ldr	r0, [r3, #0]
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	6899      	ldr	r1, [r3, #8]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	685a      	ldr	r2, [r3, #4]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	f000 fd7e 	bl	8006e24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689a      	ldr	r2, [r3, #8]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006336:	609a      	str	r2, [r3, #8]
      break;
 8006338:	e03c      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6818      	ldr	r0, [r3, #0]
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	6859      	ldr	r1, [r3, #4]
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	68db      	ldr	r3, [r3, #12]
 8006346:	461a      	mov	r2, r3
 8006348:	f000 fc3c 	bl	8006bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2150      	movs	r1, #80	; 0x50
 8006352:	4618      	mov	r0, r3
 8006354:	f000 fd4b 	bl	8006dee <TIM_ITRx_SetConfig>
      break;
 8006358:	e02c      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6818      	ldr	r0, [r3, #0]
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	6859      	ldr	r1, [r3, #4]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	461a      	mov	r2, r3
 8006368:	f000 fc98 	bl	8006c9c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2160      	movs	r1, #96	; 0x60
 8006372:	4618      	mov	r0, r3
 8006374:	f000 fd3b 	bl	8006dee <TIM_ITRx_SetConfig>
      break;
 8006378:	e01c      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6818      	ldr	r0, [r3, #0]
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	6859      	ldr	r1, [r3, #4]
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	461a      	mov	r2, r3
 8006388:	f000 fc1c 	bl	8006bc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2140      	movs	r1, #64	; 0x40
 8006392:	4618      	mov	r0, r3
 8006394:	f000 fd2b 	bl	8006dee <TIM_ITRx_SetConfig>
      break;
 8006398:	e00c      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4619      	mov	r1, r3
 80063a4:	4610      	mov	r0, r2
 80063a6:	f000 fd22 	bl	8006dee <TIM_ITRx_SetConfig>
      break;
 80063aa:	e003      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	73fb      	strb	r3, [r7, #15]
      break;
 80063b0:	e000      	b.n	80063b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80063b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80063c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}

080063ce <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b082      	sub	sp, #8
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
 80063d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d101      	bne.n	80063e6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80063e2:	2302      	movs	r3, #2
 80063e4:	e031      	b.n	800644a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2202      	movs	r2, #2
 80063f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80063f6:	6839      	ldr	r1, [r7, #0]
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 fadd 	bl	80069b8 <TIM_SlaveTimer_SetConfig>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d009      	beq.n	8006418 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e018      	b.n	800644a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68da      	ldr	r2, [r3, #12]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006426:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68da      	ldr	r2, [r3, #12]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006436:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b0c      	cmp	r3, #12
 8006466:	d831      	bhi.n	80064cc <HAL_TIM_ReadCapturedValue+0x78>
 8006468:	a201      	add	r2, pc, #4	; (adr r2, 8006470 <HAL_TIM_ReadCapturedValue+0x1c>)
 800646a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800646e:	bf00      	nop
 8006470:	080064a5 	.word	0x080064a5
 8006474:	080064cd 	.word	0x080064cd
 8006478:	080064cd 	.word	0x080064cd
 800647c:	080064cd 	.word	0x080064cd
 8006480:	080064af 	.word	0x080064af
 8006484:	080064cd 	.word	0x080064cd
 8006488:	080064cd 	.word	0x080064cd
 800648c:	080064cd 	.word	0x080064cd
 8006490:	080064b9 	.word	0x080064b9
 8006494:	080064cd 	.word	0x080064cd
 8006498:	080064cd 	.word	0x080064cd
 800649c:	080064cd 	.word	0x080064cd
 80064a0:	080064c3 	.word	0x080064c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064aa:	60fb      	str	r3, [r7, #12]

      break;
 80064ac:	e00f      	b.n	80064ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b4:	60fb      	str	r3, [r7, #12]

      break;
 80064b6:	e00a      	b.n	80064ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064be:	60fb      	str	r3, [r7, #12]

      break;
 80064c0:	e005      	b.n	80064ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c8:	60fb      	str	r3, [r7, #12]

      break;
 80064ca:	e000      	b.n	80064ce <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80064cc:	bf00      	nop
  }

  return tmpreg;
 80064ce:	68fb      	ldr	r3, [r7, #12]
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064f8:	bf00      	nop
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800650c:	bf00      	nop
 800650e:	370c      	adds	r7, #12
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a40      	ldr	r2, [pc, #256]	; (800662c <TIM_Base_SetConfig+0x114>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d013      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006536:	d00f      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a3d      	ldr	r2, [pc, #244]	; (8006630 <TIM_Base_SetConfig+0x118>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d00b      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a3c      	ldr	r2, [pc, #240]	; (8006634 <TIM_Base_SetConfig+0x11c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d007      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a3b      	ldr	r2, [pc, #236]	; (8006638 <TIM_Base_SetConfig+0x120>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d003      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a3a      	ldr	r2, [pc, #232]	; (800663c <TIM_Base_SetConfig+0x124>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d108      	bne.n	800656a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800655e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	4313      	orrs	r3, r2
 8006568:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a2f      	ldr	r2, [pc, #188]	; (800662c <TIM_Base_SetConfig+0x114>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d02b      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006578:	d027      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a2c      	ldr	r2, [pc, #176]	; (8006630 <TIM_Base_SetConfig+0x118>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d023      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a2b      	ldr	r2, [pc, #172]	; (8006634 <TIM_Base_SetConfig+0x11c>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d01f      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a2a      	ldr	r2, [pc, #168]	; (8006638 <TIM_Base_SetConfig+0x120>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d01b      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a29      	ldr	r2, [pc, #164]	; (800663c <TIM_Base_SetConfig+0x124>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d017      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a28      	ldr	r2, [pc, #160]	; (8006640 <TIM_Base_SetConfig+0x128>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d013      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a27      	ldr	r2, [pc, #156]	; (8006644 <TIM_Base_SetConfig+0x12c>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d00f      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a26      	ldr	r2, [pc, #152]	; (8006648 <TIM_Base_SetConfig+0x130>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d00b      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a25      	ldr	r2, [pc, #148]	; (800664c <TIM_Base_SetConfig+0x134>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d007      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a24      	ldr	r2, [pc, #144]	; (8006650 <TIM_Base_SetConfig+0x138>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d003      	beq.n	80065ca <TIM_Base_SetConfig+0xb2>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a23      	ldr	r2, [pc, #140]	; (8006654 <TIM_Base_SetConfig+0x13c>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d108      	bne.n	80065dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	4313      	orrs	r3, r2
 80065da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	68fa      	ldr	r2, [r7, #12]
 80065ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	689a      	ldr	r2, [r3, #8]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a0a      	ldr	r2, [pc, #40]	; (800662c <TIM_Base_SetConfig+0x114>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d003      	beq.n	8006610 <TIM_Base_SetConfig+0xf8>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a0c      	ldr	r2, [pc, #48]	; (800663c <TIM_Base_SetConfig+0x124>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d103      	bne.n	8006618 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	691a      	ldr	r2, [r3, #16]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	615a      	str	r2, [r3, #20]
}
 800661e:	bf00      	nop
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40010000 	.word	0x40010000
 8006630:	40000400 	.word	0x40000400
 8006634:	40000800 	.word	0x40000800
 8006638:	40000c00 	.word	0x40000c00
 800663c:	40010400 	.word	0x40010400
 8006640:	40014000 	.word	0x40014000
 8006644:	40014400 	.word	0x40014400
 8006648:	40014800 	.word	0x40014800
 800664c:	40001800 	.word	0x40001800
 8006650:	40001c00 	.word	0x40001c00
 8006654:	40002000 	.word	0x40002000

08006658 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	f023 0201 	bic.w	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f023 0303 	bic.w	r3, r3, #3
 800668e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	f023 0302 	bic.w	r3, r3, #2
 80066a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a20      	ldr	r2, [pc, #128]	; (8006730 <TIM_OC1_SetConfig+0xd8>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d003      	beq.n	80066bc <TIM_OC1_SetConfig+0x64>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a1f      	ldr	r2, [pc, #124]	; (8006734 <TIM_OC1_SetConfig+0xdc>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d10c      	bne.n	80066d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	f023 0308 	bic.w	r3, r3, #8
 80066c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	697a      	ldr	r2, [r7, #20]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f023 0304 	bic.w	r3, r3, #4
 80066d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a15      	ldr	r2, [pc, #84]	; (8006730 <TIM_OC1_SetConfig+0xd8>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d003      	beq.n	80066e6 <TIM_OC1_SetConfig+0x8e>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a14      	ldr	r2, [pc, #80]	; (8006734 <TIM_OC1_SetConfig+0xdc>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d111      	bne.n	800670a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	699b      	ldr	r3, [r3, #24]
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	4313      	orrs	r3, r2
 8006708:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	697a      	ldr	r2, [r7, #20]
 8006722:	621a      	str	r2, [r3, #32]
}
 8006724:	bf00      	nop
 8006726:	371c      	adds	r7, #28
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr
 8006730:	40010000 	.word	0x40010000
 8006734:	40010400 	.word	0x40010400

08006738 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a1b      	ldr	r3, [r3, #32]
 8006746:	f023 0210 	bic.w	r2, r3, #16
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006766:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800676e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	021b      	lsls	r3, r3, #8
 8006776:	68fa      	ldr	r2, [r7, #12]
 8006778:	4313      	orrs	r3, r2
 800677a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f023 0320 	bic.w	r3, r3, #32
 8006782:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	011b      	lsls	r3, r3, #4
 800678a:	697a      	ldr	r2, [r7, #20]
 800678c:	4313      	orrs	r3, r2
 800678e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a22      	ldr	r2, [pc, #136]	; (800681c <TIM_OC2_SetConfig+0xe4>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d003      	beq.n	80067a0 <TIM_OC2_SetConfig+0x68>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a21      	ldr	r2, [pc, #132]	; (8006820 <TIM_OC2_SetConfig+0xe8>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d10d      	bne.n	80067bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	011b      	lsls	r3, r3, #4
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a17      	ldr	r2, [pc, #92]	; (800681c <TIM_OC2_SetConfig+0xe4>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d003      	beq.n	80067cc <TIM_OC2_SetConfig+0x94>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a16      	ldr	r2, [pc, #88]	; (8006820 <TIM_OC2_SetConfig+0xe8>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d113      	bne.n	80067f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	693a      	ldr	r2, [r7, #16]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685a      	ldr	r2, [r3, #4]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	621a      	str	r2, [r3, #32]
}
 800680e:	bf00      	nop
 8006810:	371c      	adds	r7, #28
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	40010000 	.word	0x40010000
 8006820:	40010400 	.word	0x40010400

08006824 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006824:	b480      	push	{r7}
 8006826:	b087      	sub	sp, #28
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f023 0303 	bic.w	r3, r3, #3
 800685a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4313      	orrs	r3, r2
 8006864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800686c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	021b      	lsls	r3, r3, #8
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a21      	ldr	r2, [pc, #132]	; (8006904 <TIM_OC3_SetConfig+0xe0>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d003      	beq.n	800688a <TIM_OC3_SetConfig+0x66>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a20      	ldr	r2, [pc, #128]	; (8006908 <TIM_OC3_SetConfig+0xe4>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d10d      	bne.n	80068a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006890:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	021b      	lsls	r3, r3, #8
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	4313      	orrs	r3, r2
 800689c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a16      	ldr	r2, [pc, #88]	; (8006904 <TIM_OC3_SetConfig+0xe0>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d003      	beq.n	80068b6 <TIM_OC3_SetConfig+0x92>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a15      	ldr	r2, [pc, #84]	; (8006908 <TIM_OC3_SetConfig+0xe4>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d113      	bne.n	80068de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	011b      	lsls	r3, r3, #4
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	011b      	lsls	r3, r3, #4
 80068d8:	693a      	ldr	r2, [r7, #16]
 80068da:	4313      	orrs	r3, r2
 80068dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	693a      	ldr	r2, [r7, #16]
 80068e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	685a      	ldr	r2, [r3, #4]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	697a      	ldr	r2, [r7, #20]
 80068f6:	621a      	str	r2, [r3, #32]
}
 80068f8:	bf00      	nop
 80068fa:	371c      	adds	r7, #28
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr
 8006904:	40010000 	.word	0x40010000
 8006908:	40010400 	.word	0x40010400

0800690c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800690c:	b480      	push	{r7}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6a1b      	ldr	r3, [r3, #32]
 800691a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a1b      	ldr	r3, [r3, #32]
 8006926:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	69db      	ldr	r3, [r3, #28]
 8006932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800693a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006942:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	021b      	lsls	r3, r3, #8
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	4313      	orrs	r3, r2
 800694e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006950:	693b      	ldr	r3, [r7, #16]
 8006952:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006956:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	031b      	lsls	r3, r3, #12
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	4313      	orrs	r3, r2
 8006962:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a12      	ldr	r2, [pc, #72]	; (80069b0 <TIM_OC4_SetConfig+0xa4>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d003      	beq.n	8006974 <TIM_OC4_SetConfig+0x68>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a11      	ldr	r2, [pc, #68]	; (80069b4 <TIM_OC4_SetConfig+0xa8>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d109      	bne.n	8006988 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800697a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	695b      	ldr	r3, [r3, #20]
 8006980:	019b      	lsls	r3, r3, #6
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	4313      	orrs	r3, r2
 8006986:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	68fa      	ldr	r2, [r7, #12]
 8006992:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	621a      	str	r2, [r3, #32]
}
 80069a2:	bf00      	nop
 80069a4:	371c      	adds	r7, #28
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr
 80069ae:	bf00      	nop
 80069b0:	40010000 	.word	0x40010000
 80069b4:	40010400 	.word	0x40010400

080069b8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b086      	sub	sp, #24
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069c2:	2300      	movs	r3, #0
 80069c4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	4313      	orrs	r3, r2
 80069de:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f023 0307 	bic.w	r3, r3, #7
 80069e6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	693a      	ldr	r2, [r7, #16]
 80069f8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	2b70      	cmp	r3, #112	; 0x70
 8006a00:	d01a      	beq.n	8006a38 <TIM_SlaveTimer_SetConfig+0x80>
 8006a02:	2b70      	cmp	r3, #112	; 0x70
 8006a04:	d860      	bhi.n	8006ac8 <TIM_SlaveTimer_SetConfig+0x110>
 8006a06:	2b60      	cmp	r3, #96	; 0x60
 8006a08:	d054      	beq.n	8006ab4 <TIM_SlaveTimer_SetConfig+0xfc>
 8006a0a:	2b60      	cmp	r3, #96	; 0x60
 8006a0c:	d85c      	bhi.n	8006ac8 <TIM_SlaveTimer_SetConfig+0x110>
 8006a0e:	2b50      	cmp	r3, #80	; 0x50
 8006a10:	d046      	beq.n	8006aa0 <TIM_SlaveTimer_SetConfig+0xe8>
 8006a12:	2b50      	cmp	r3, #80	; 0x50
 8006a14:	d858      	bhi.n	8006ac8 <TIM_SlaveTimer_SetConfig+0x110>
 8006a16:	2b40      	cmp	r3, #64	; 0x40
 8006a18:	d019      	beq.n	8006a4e <TIM_SlaveTimer_SetConfig+0x96>
 8006a1a:	2b40      	cmp	r3, #64	; 0x40
 8006a1c:	d854      	bhi.n	8006ac8 <TIM_SlaveTimer_SetConfig+0x110>
 8006a1e:	2b30      	cmp	r3, #48	; 0x30
 8006a20:	d055      	beq.n	8006ace <TIM_SlaveTimer_SetConfig+0x116>
 8006a22:	2b30      	cmp	r3, #48	; 0x30
 8006a24:	d850      	bhi.n	8006ac8 <TIM_SlaveTimer_SetConfig+0x110>
 8006a26:	2b20      	cmp	r3, #32
 8006a28:	d051      	beq.n	8006ace <TIM_SlaveTimer_SetConfig+0x116>
 8006a2a:	2b20      	cmp	r3, #32
 8006a2c:	d84c      	bhi.n	8006ac8 <TIM_SlaveTimer_SetConfig+0x110>
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d04d      	beq.n	8006ace <TIM_SlaveTimer_SetConfig+0x116>
 8006a32:	2b10      	cmp	r3, #16
 8006a34:	d04b      	beq.n	8006ace <TIM_SlaveTimer_SetConfig+0x116>
 8006a36:	e047      	b.n	8006ac8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6818      	ldr	r0, [r3, #0]
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	68d9      	ldr	r1, [r3, #12]
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	689a      	ldr	r2, [r3, #8]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	f000 f9ec 	bl	8006e24 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006a4c:	e040      	b.n	8006ad0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2b05      	cmp	r3, #5
 8006a54:	d101      	bne.n	8006a5a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e03b      	b.n	8006ad2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6a1b      	ldr	r3, [r3, #32]
 8006a60:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	6a1a      	ldr	r2, [r3, #32]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f022 0201 	bic.w	r2, r2, #1
 8006a70:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a80:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	011b      	lsls	r3, r3, #4
 8006a88:	68ba      	ldr	r2, [r7, #8]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	621a      	str	r2, [r3, #32]
      break;
 8006a9e:	e017      	b.n	8006ad0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6818      	ldr	r0, [r3, #0]
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	6899      	ldr	r1, [r3, #8]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	461a      	mov	r2, r3
 8006aae:	f000 f889 	bl	8006bc4 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006ab2:	e00d      	b.n	8006ad0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6818      	ldr	r0, [r3, #0]
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	6899      	ldr	r1, [r3, #8]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	f000 f8eb 	bl	8006c9c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006ac6:	e003      	b.n	8006ad0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	75fb      	strb	r3, [r7, #23]
      break;
 8006acc:	e000      	b.n	8006ad0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006ace:	bf00      	nop
  }

  return status;
 8006ad0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3718      	adds	r7, #24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
	...

08006adc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
 8006ae8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	f023 0201 	bic.w	r2, r3, #1
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	4a28      	ldr	r2, [pc, #160]	; (8006ba8 <TIM_TI1_SetConfig+0xcc>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d01b      	beq.n	8006b42 <TIM_TI1_SetConfig+0x66>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b10:	d017      	beq.n	8006b42 <TIM_TI1_SetConfig+0x66>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	4a25      	ldr	r2, [pc, #148]	; (8006bac <TIM_TI1_SetConfig+0xd0>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d013      	beq.n	8006b42 <TIM_TI1_SetConfig+0x66>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	4a24      	ldr	r2, [pc, #144]	; (8006bb0 <TIM_TI1_SetConfig+0xd4>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d00f      	beq.n	8006b42 <TIM_TI1_SetConfig+0x66>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	4a23      	ldr	r2, [pc, #140]	; (8006bb4 <TIM_TI1_SetConfig+0xd8>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00b      	beq.n	8006b42 <TIM_TI1_SetConfig+0x66>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	4a22      	ldr	r2, [pc, #136]	; (8006bb8 <TIM_TI1_SetConfig+0xdc>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d007      	beq.n	8006b42 <TIM_TI1_SetConfig+0x66>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	4a21      	ldr	r2, [pc, #132]	; (8006bbc <TIM_TI1_SetConfig+0xe0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d003      	beq.n	8006b42 <TIM_TI1_SetConfig+0x66>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	4a20      	ldr	r2, [pc, #128]	; (8006bc0 <TIM_TI1_SetConfig+0xe4>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d101      	bne.n	8006b46 <TIM_TI1_SetConfig+0x6a>
 8006b42:	2301      	movs	r3, #1
 8006b44:	e000      	b.n	8006b48 <TIM_TI1_SetConfig+0x6c>
 8006b46:	2300      	movs	r3, #0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d008      	beq.n	8006b5e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f023 0303 	bic.w	r3, r3, #3
 8006b52:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	617b      	str	r3, [r7, #20]
 8006b5c:	e003      	b.n	8006b66 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f043 0301 	orr.w	r3, r3, #1
 8006b64:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	011b      	lsls	r3, r3, #4
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	697a      	ldr	r2, [r7, #20]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	f023 030a 	bic.w	r3, r3, #10
 8006b80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	f003 030a 	and.w	r3, r3, #10
 8006b88:	693a      	ldr	r2, [r7, #16]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	693a      	ldr	r2, [r7, #16]
 8006b98:	621a      	str	r2, [r3, #32]
}
 8006b9a:	bf00      	nop
 8006b9c:	371c      	adds	r7, #28
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	40010000 	.word	0x40010000
 8006bac:	40000400 	.word	0x40000400
 8006bb0:	40000800 	.word	0x40000800
 8006bb4:	40000c00 	.word	0x40000c00
 8006bb8:	40010400 	.word	0x40010400
 8006bbc:	40014000 	.word	0x40014000
 8006bc0:	40001800 	.word	0x40001800

08006bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	f023 0201 	bic.w	r2, r3, #1
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	011b      	lsls	r3, r3, #4
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	f023 030a 	bic.w	r3, r3, #10
 8006c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c02:	697a      	ldr	r2, [r7, #20]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	621a      	str	r2, [r3, #32]
}
 8006c16:	bf00      	nop
 8006c18:	371c      	adds	r7, #28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr

08006c22 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c22:	b480      	push	{r7}
 8006c24:	b087      	sub	sp, #28
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	60f8      	str	r0, [r7, #12]
 8006c2a:	60b9      	str	r1, [r7, #8]
 8006c2c:	607a      	str	r2, [r7, #4]
 8006c2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	f023 0210 	bic.w	r2, r3, #16
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c4e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	021b      	lsls	r3, r3, #8
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	031b      	lsls	r3, r3, #12
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c74:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	011b      	lsls	r3, r3, #4
 8006c7a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	621a      	str	r2, [r3, #32]
}
 8006c90:	bf00      	nop
 8006c92:	371c      	adds	r7, #28
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	6a1b      	ldr	r3, [r3, #32]
 8006cac:	f023 0210 	bic.w	r2, r3, #16
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cc6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	031b      	lsls	r3, r3, #12
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006cd8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	011b      	lsls	r3, r3, #4
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	621a      	str	r2, [r3, #32]
}
 8006cf0:	bf00      	nop
 8006cf2:	371c      	adds	r7, #28
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
 8006d08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	69db      	ldr	r3, [r3, #28]
 8006d1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f023 0303 	bic.w	r3, r3, #3
 8006d28:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d38:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	011b      	lsls	r3, r3, #4
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	697a      	ldr	r2, [r7, #20]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006d4c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	021b      	lsls	r3, r3, #8
 8006d52:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	621a      	str	r2, [r3, #32]
}
 8006d68:	bf00      	nop
 8006d6a:	371c      	adds	r7, #28
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
 8006d80:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	69db      	ldr	r3, [r3, #28]
 8006d92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6a1b      	ldr	r3, [r3, #32]
 8006d98:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006da0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	021b      	lsls	r3, r3, #8
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006db2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	031b      	lsls	r3, r3, #12
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006dc6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	031b      	lsls	r3, r3, #12
 8006dcc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006dd0:	693a      	ldr	r2, [r7, #16]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	693a      	ldr	r2, [r7, #16]
 8006de0:	621a      	str	r2, [r3, #32]
}
 8006de2:	bf00      	nop
 8006de4:	371c      	adds	r7, #28
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr

08006dee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dee:	b480      	push	{r7}
 8006df0:	b085      	sub	sp, #20
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
 8006df6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e06:	683a      	ldr	r2, [r7, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	f043 0307 	orr.w	r3, r3, #7
 8006e10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	609a      	str	r2, [r3, #8]
}
 8006e18:	bf00      	nop
 8006e1a:	3714      	adds	r7, #20
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b087      	sub	sp, #28
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	021a      	lsls	r2, r3, #8
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	431a      	orrs	r2, r3
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	697a      	ldr	r2, [r7, #20]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	697a      	ldr	r2, [r7, #20]
 8006e56:	609a      	str	r2, [r3, #8]
}
 8006e58:	bf00      	nop
 8006e5a:	371c      	adds	r7, #28
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b087      	sub	sp, #28
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	f003 031f 	and.w	r3, r3, #31
 8006e76:	2201      	movs	r2, #1
 8006e78:	fa02 f303 	lsl.w	r3, r2, r3
 8006e7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6a1a      	ldr	r2, [r3, #32]
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	43db      	mvns	r3, r3
 8006e86:	401a      	ands	r2, r3
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6a1a      	ldr	r2, [r3, #32]
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	f003 031f 	and.w	r3, r3, #31
 8006e96:	6879      	ldr	r1, [r7, #4]
 8006e98:	fa01 f303 	lsl.w	r3, r1, r3
 8006e9c:	431a      	orrs	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	621a      	str	r2, [r3, #32]
}
 8006ea2:	bf00      	nop
 8006ea4:	371c      	adds	r7, #28
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
	...

08006eb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b085      	sub	sp, #20
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d101      	bne.n	8006ec8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	e05a      	b.n	8006f7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68fa      	ldr	r2, [r7, #12]
 8006f00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a21      	ldr	r2, [pc, #132]	; (8006f8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d022      	beq.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f14:	d01d      	beq.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a1d      	ldr	r2, [pc, #116]	; (8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d018      	beq.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a1b      	ldr	r2, [pc, #108]	; (8006f94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d013      	beq.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a1a      	ldr	r2, [pc, #104]	; (8006f98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d00e      	beq.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a18      	ldr	r2, [pc, #96]	; (8006f9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d009      	beq.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a17      	ldr	r2, [pc, #92]	; (8006fa0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d004      	beq.n	8006f52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a15      	ldr	r2, [pc, #84]	; (8006fa4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d10c      	bne.n	8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3714      	adds	r7, #20
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr
 8006f8a:	bf00      	nop
 8006f8c:	40010000 	.word	0x40010000
 8006f90:	40000400 	.word	0x40000400
 8006f94:	40000800 	.word	0x40000800
 8006f98:	40000c00 	.word	0x40000c00
 8006f9c:	40010400 	.word	0x40010400
 8006fa0:	40014000 	.word	0x40014000
 8006fa4:	40001800 	.word	0x40001800

08006fa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fc4:	bf00      	nop
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d101      	bne.n	8006fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e03f      	b.n	8007062 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d106      	bne.n	8006ffc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7fb ffe0 	bl	8002fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2224      	movs	r2, #36	; 0x24
 8007000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68da      	ldr	r2, [r3, #12]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007012:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f829 	bl	800706c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	691a      	ldr	r2, [r3, #16]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007028:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	695a      	ldr	r2, [r3, #20]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007038:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	68da      	ldr	r2, [r3, #12]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007048:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2220      	movs	r2, #32
 8007054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2220      	movs	r2, #32
 800705c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3708      	adds	r7, #8
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
	...

0800706c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800706c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007070:	b0c0      	sub	sp, #256	; 0x100
 8007072:	af00      	add	r7, sp, #0
 8007074:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007088:	68d9      	ldr	r1, [r3, #12]
 800708a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	ea40 0301 	orr.w	r3, r0, r1
 8007094:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	431a      	orrs	r2, r3
 80070a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	431a      	orrs	r2, r3
 80070ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80070b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80070c4:	f021 010c 	bic.w	r1, r1, #12
 80070c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80070d2:	430b      	orrs	r3, r1
 80070d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	695b      	ldr	r3, [r3, #20]
 80070de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80070e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070e6:	6999      	ldr	r1, [r3, #24]
 80070e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	ea40 0301 	orr.w	r3, r0, r1
 80070f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	4b8f      	ldr	r3, [pc, #572]	; (8007338 <UART_SetConfig+0x2cc>)
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d005      	beq.n	800710c <UART_SetConfig+0xa0>
 8007100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	4b8d      	ldr	r3, [pc, #564]	; (800733c <UART_SetConfig+0x2d0>)
 8007108:	429a      	cmp	r2, r3
 800710a:	d104      	bne.n	8007116 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800710c:	f7fd f8ba 	bl	8004284 <HAL_RCC_GetPCLK2Freq>
 8007110:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007114:	e003      	b.n	800711e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007116:	f7fd f8a1 	bl	800425c <HAL_RCC_GetPCLK1Freq>
 800711a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800711e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007122:	69db      	ldr	r3, [r3, #28]
 8007124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007128:	f040 810c 	bne.w	8007344 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800712c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007130:	2200      	movs	r2, #0
 8007132:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007136:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800713a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800713e:	4622      	mov	r2, r4
 8007140:	462b      	mov	r3, r5
 8007142:	1891      	adds	r1, r2, r2
 8007144:	65b9      	str	r1, [r7, #88]	; 0x58
 8007146:	415b      	adcs	r3, r3
 8007148:	65fb      	str	r3, [r7, #92]	; 0x5c
 800714a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800714e:	4621      	mov	r1, r4
 8007150:	eb12 0801 	adds.w	r8, r2, r1
 8007154:	4629      	mov	r1, r5
 8007156:	eb43 0901 	adc.w	r9, r3, r1
 800715a:	f04f 0200 	mov.w	r2, #0
 800715e:	f04f 0300 	mov.w	r3, #0
 8007162:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007166:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800716a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800716e:	4690      	mov	r8, r2
 8007170:	4699      	mov	r9, r3
 8007172:	4623      	mov	r3, r4
 8007174:	eb18 0303 	adds.w	r3, r8, r3
 8007178:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800717c:	462b      	mov	r3, r5
 800717e:	eb49 0303 	adc.w	r3, r9, r3
 8007182:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007192:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007196:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800719a:	460b      	mov	r3, r1
 800719c:	18db      	adds	r3, r3, r3
 800719e:	653b      	str	r3, [r7, #80]	; 0x50
 80071a0:	4613      	mov	r3, r2
 80071a2:	eb42 0303 	adc.w	r3, r2, r3
 80071a6:	657b      	str	r3, [r7, #84]	; 0x54
 80071a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80071ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80071b0:	f7f9 fd6a 	bl	8000c88 <__aeabi_uldivmod>
 80071b4:	4602      	mov	r2, r0
 80071b6:	460b      	mov	r3, r1
 80071b8:	4b61      	ldr	r3, [pc, #388]	; (8007340 <UART_SetConfig+0x2d4>)
 80071ba:	fba3 2302 	umull	r2, r3, r3, r2
 80071be:	095b      	lsrs	r3, r3, #5
 80071c0:	011c      	lsls	r4, r3, #4
 80071c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071c6:	2200      	movs	r2, #0
 80071c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80071cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80071d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80071d4:	4642      	mov	r2, r8
 80071d6:	464b      	mov	r3, r9
 80071d8:	1891      	adds	r1, r2, r2
 80071da:	64b9      	str	r1, [r7, #72]	; 0x48
 80071dc:	415b      	adcs	r3, r3
 80071de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80071e4:	4641      	mov	r1, r8
 80071e6:	eb12 0a01 	adds.w	sl, r2, r1
 80071ea:	4649      	mov	r1, r9
 80071ec:	eb43 0b01 	adc.w	fp, r3, r1
 80071f0:	f04f 0200 	mov.w	r2, #0
 80071f4:	f04f 0300 	mov.w	r3, #0
 80071f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80071fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007200:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007204:	4692      	mov	sl, r2
 8007206:	469b      	mov	fp, r3
 8007208:	4643      	mov	r3, r8
 800720a:	eb1a 0303 	adds.w	r3, sl, r3
 800720e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007212:	464b      	mov	r3, r9
 8007214:	eb4b 0303 	adc.w	r3, fp, r3
 8007218:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800721c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007228:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800722c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007230:	460b      	mov	r3, r1
 8007232:	18db      	adds	r3, r3, r3
 8007234:	643b      	str	r3, [r7, #64]	; 0x40
 8007236:	4613      	mov	r3, r2
 8007238:	eb42 0303 	adc.w	r3, r2, r3
 800723c:	647b      	str	r3, [r7, #68]	; 0x44
 800723e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007242:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007246:	f7f9 fd1f 	bl	8000c88 <__aeabi_uldivmod>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	4611      	mov	r1, r2
 8007250:	4b3b      	ldr	r3, [pc, #236]	; (8007340 <UART_SetConfig+0x2d4>)
 8007252:	fba3 2301 	umull	r2, r3, r3, r1
 8007256:	095b      	lsrs	r3, r3, #5
 8007258:	2264      	movs	r2, #100	; 0x64
 800725a:	fb02 f303 	mul.w	r3, r2, r3
 800725e:	1acb      	subs	r3, r1, r3
 8007260:	00db      	lsls	r3, r3, #3
 8007262:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007266:	4b36      	ldr	r3, [pc, #216]	; (8007340 <UART_SetConfig+0x2d4>)
 8007268:	fba3 2302 	umull	r2, r3, r3, r2
 800726c:	095b      	lsrs	r3, r3, #5
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007274:	441c      	add	r4, r3
 8007276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800727a:	2200      	movs	r2, #0
 800727c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007280:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007284:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007288:	4642      	mov	r2, r8
 800728a:	464b      	mov	r3, r9
 800728c:	1891      	adds	r1, r2, r2
 800728e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007290:	415b      	adcs	r3, r3
 8007292:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007294:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007298:	4641      	mov	r1, r8
 800729a:	1851      	adds	r1, r2, r1
 800729c:	6339      	str	r1, [r7, #48]	; 0x30
 800729e:	4649      	mov	r1, r9
 80072a0:	414b      	adcs	r3, r1
 80072a2:	637b      	str	r3, [r7, #52]	; 0x34
 80072a4:	f04f 0200 	mov.w	r2, #0
 80072a8:	f04f 0300 	mov.w	r3, #0
 80072ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80072b0:	4659      	mov	r1, fp
 80072b2:	00cb      	lsls	r3, r1, #3
 80072b4:	4651      	mov	r1, sl
 80072b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072ba:	4651      	mov	r1, sl
 80072bc:	00ca      	lsls	r2, r1, #3
 80072be:	4610      	mov	r0, r2
 80072c0:	4619      	mov	r1, r3
 80072c2:	4603      	mov	r3, r0
 80072c4:	4642      	mov	r2, r8
 80072c6:	189b      	adds	r3, r3, r2
 80072c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072cc:	464b      	mov	r3, r9
 80072ce:	460a      	mov	r2, r1
 80072d0:	eb42 0303 	adc.w	r3, r2, r3
 80072d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80072d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80072e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80072e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80072ec:	460b      	mov	r3, r1
 80072ee:	18db      	adds	r3, r3, r3
 80072f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80072f2:	4613      	mov	r3, r2
 80072f4:	eb42 0303 	adc.w	r3, r2, r3
 80072f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007302:	f7f9 fcc1 	bl	8000c88 <__aeabi_uldivmod>
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	4b0d      	ldr	r3, [pc, #52]	; (8007340 <UART_SetConfig+0x2d4>)
 800730c:	fba3 1302 	umull	r1, r3, r3, r2
 8007310:	095b      	lsrs	r3, r3, #5
 8007312:	2164      	movs	r1, #100	; 0x64
 8007314:	fb01 f303 	mul.w	r3, r1, r3
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	00db      	lsls	r3, r3, #3
 800731c:	3332      	adds	r3, #50	; 0x32
 800731e:	4a08      	ldr	r2, [pc, #32]	; (8007340 <UART_SetConfig+0x2d4>)
 8007320:	fba2 2303 	umull	r2, r3, r2, r3
 8007324:	095b      	lsrs	r3, r3, #5
 8007326:	f003 0207 	and.w	r2, r3, #7
 800732a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4422      	add	r2, r4
 8007332:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007334:	e105      	b.n	8007542 <UART_SetConfig+0x4d6>
 8007336:	bf00      	nop
 8007338:	40011000 	.word	0x40011000
 800733c:	40011400 	.word	0x40011400
 8007340:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007344:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007348:	2200      	movs	r2, #0
 800734a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800734e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007352:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007356:	4642      	mov	r2, r8
 8007358:	464b      	mov	r3, r9
 800735a:	1891      	adds	r1, r2, r2
 800735c:	6239      	str	r1, [r7, #32]
 800735e:	415b      	adcs	r3, r3
 8007360:	627b      	str	r3, [r7, #36]	; 0x24
 8007362:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007366:	4641      	mov	r1, r8
 8007368:	1854      	adds	r4, r2, r1
 800736a:	4649      	mov	r1, r9
 800736c:	eb43 0501 	adc.w	r5, r3, r1
 8007370:	f04f 0200 	mov.w	r2, #0
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	00eb      	lsls	r3, r5, #3
 800737a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800737e:	00e2      	lsls	r2, r4, #3
 8007380:	4614      	mov	r4, r2
 8007382:	461d      	mov	r5, r3
 8007384:	4643      	mov	r3, r8
 8007386:	18e3      	adds	r3, r4, r3
 8007388:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800738c:	464b      	mov	r3, r9
 800738e:	eb45 0303 	adc.w	r3, r5, r3
 8007392:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80073a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80073a6:	f04f 0200 	mov.w	r2, #0
 80073aa:	f04f 0300 	mov.w	r3, #0
 80073ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80073b2:	4629      	mov	r1, r5
 80073b4:	008b      	lsls	r3, r1, #2
 80073b6:	4621      	mov	r1, r4
 80073b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073bc:	4621      	mov	r1, r4
 80073be:	008a      	lsls	r2, r1, #2
 80073c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80073c4:	f7f9 fc60 	bl	8000c88 <__aeabi_uldivmod>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	4b60      	ldr	r3, [pc, #384]	; (8007550 <UART_SetConfig+0x4e4>)
 80073ce:	fba3 2302 	umull	r2, r3, r3, r2
 80073d2:	095b      	lsrs	r3, r3, #5
 80073d4:	011c      	lsls	r4, r3, #4
 80073d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073da:	2200      	movs	r2, #0
 80073dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80073e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80073e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80073e8:	4642      	mov	r2, r8
 80073ea:	464b      	mov	r3, r9
 80073ec:	1891      	adds	r1, r2, r2
 80073ee:	61b9      	str	r1, [r7, #24]
 80073f0:	415b      	adcs	r3, r3
 80073f2:	61fb      	str	r3, [r7, #28]
 80073f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073f8:	4641      	mov	r1, r8
 80073fa:	1851      	adds	r1, r2, r1
 80073fc:	6139      	str	r1, [r7, #16]
 80073fe:	4649      	mov	r1, r9
 8007400:	414b      	adcs	r3, r1
 8007402:	617b      	str	r3, [r7, #20]
 8007404:	f04f 0200 	mov.w	r2, #0
 8007408:	f04f 0300 	mov.w	r3, #0
 800740c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007410:	4659      	mov	r1, fp
 8007412:	00cb      	lsls	r3, r1, #3
 8007414:	4651      	mov	r1, sl
 8007416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800741a:	4651      	mov	r1, sl
 800741c:	00ca      	lsls	r2, r1, #3
 800741e:	4610      	mov	r0, r2
 8007420:	4619      	mov	r1, r3
 8007422:	4603      	mov	r3, r0
 8007424:	4642      	mov	r2, r8
 8007426:	189b      	adds	r3, r3, r2
 8007428:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800742c:	464b      	mov	r3, r9
 800742e:	460a      	mov	r2, r1
 8007430:	eb42 0303 	adc.w	r3, r2, r3
 8007434:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	67bb      	str	r3, [r7, #120]	; 0x78
 8007442:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007444:	f04f 0200 	mov.w	r2, #0
 8007448:	f04f 0300 	mov.w	r3, #0
 800744c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007450:	4649      	mov	r1, r9
 8007452:	008b      	lsls	r3, r1, #2
 8007454:	4641      	mov	r1, r8
 8007456:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800745a:	4641      	mov	r1, r8
 800745c:	008a      	lsls	r2, r1, #2
 800745e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007462:	f7f9 fc11 	bl	8000c88 <__aeabi_uldivmod>
 8007466:	4602      	mov	r2, r0
 8007468:	460b      	mov	r3, r1
 800746a:	4b39      	ldr	r3, [pc, #228]	; (8007550 <UART_SetConfig+0x4e4>)
 800746c:	fba3 1302 	umull	r1, r3, r3, r2
 8007470:	095b      	lsrs	r3, r3, #5
 8007472:	2164      	movs	r1, #100	; 0x64
 8007474:	fb01 f303 	mul.w	r3, r1, r3
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	3332      	adds	r3, #50	; 0x32
 800747e:	4a34      	ldr	r2, [pc, #208]	; (8007550 <UART_SetConfig+0x4e4>)
 8007480:	fba2 2303 	umull	r2, r3, r2, r3
 8007484:	095b      	lsrs	r3, r3, #5
 8007486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800748a:	441c      	add	r4, r3
 800748c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007490:	2200      	movs	r2, #0
 8007492:	673b      	str	r3, [r7, #112]	; 0x70
 8007494:	677a      	str	r2, [r7, #116]	; 0x74
 8007496:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800749a:	4642      	mov	r2, r8
 800749c:	464b      	mov	r3, r9
 800749e:	1891      	adds	r1, r2, r2
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	415b      	adcs	r3, r3
 80074a4:	60fb      	str	r3, [r7, #12]
 80074a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80074aa:	4641      	mov	r1, r8
 80074ac:	1851      	adds	r1, r2, r1
 80074ae:	6039      	str	r1, [r7, #0]
 80074b0:	4649      	mov	r1, r9
 80074b2:	414b      	adcs	r3, r1
 80074b4:	607b      	str	r3, [r7, #4]
 80074b6:	f04f 0200 	mov.w	r2, #0
 80074ba:	f04f 0300 	mov.w	r3, #0
 80074be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80074c2:	4659      	mov	r1, fp
 80074c4:	00cb      	lsls	r3, r1, #3
 80074c6:	4651      	mov	r1, sl
 80074c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074cc:	4651      	mov	r1, sl
 80074ce:	00ca      	lsls	r2, r1, #3
 80074d0:	4610      	mov	r0, r2
 80074d2:	4619      	mov	r1, r3
 80074d4:	4603      	mov	r3, r0
 80074d6:	4642      	mov	r2, r8
 80074d8:	189b      	adds	r3, r3, r2
 80074da:	66bb      	str	r3, [r7, #104]	; 0x68
 80074dc:	464b      	mov	r3, r9
 80074de:	460a      	mov	r2, r1
 80074e0:	eb42 0303 	adc.w	r3, r2, r3
 80074e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80074e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	663b      	str	r3, [r7, #96]	; 0x60
 80074f0:	667a      	str	r2, [r7, #100]	; 0x64
 80074f2:	f04f 0200 	mov.w	r2, #0
 80074f6:	f04f 0300 	mov.w	r3, #0
 80074fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80074fe:	4649      	mov	r1, r9
 8007500:	008b      	lsls	r3, r1, #2
 8007502:	4641      	mov	r1, r8
 8007504:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007508:	4641      	mov	r1, r8
 800750a:	008a      	lsls	r2, r1, #2
 800750c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007510:	f7f9 fbba 	bl	8000c88 <__aeabi_uldivmod>
 8007514:	4602      	mov	r2, r0
 8007516:	460b      	mov	r3, r1
 8007518:	4b0d      	ldr	r3, [pc, #52]	; (8007550 <UART_SetConfig+0x4e4>)
 800751a:	fba3 1302 	umull	r1, r3, r3, r2
 800751e:	095b      	lsrs	r3, r3, #5
 8007520:	2164      	movs	r1, #100	; 0x64
 8007522:	fb01 f303 	mul.w	r3, r1, r3
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	011b      	lsls	r3, r3, #4
 800752a:	3332      	adds	r3, #50	; 0x32
 800752c:	4a08      	ldr	r2, [pc, #32]	; (8007550 <UART_SetConfig+0x4e4>)
 800752e:	fba2 2303 	umull	r2, r3, r2, r3
 8007532:	095b      	lsrs	r3, r3, #5
 8007534:	f003 020f 	and.w	r2, r3, #15
 8007538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4422      	add	r2, r4
 8007540:	609a      	str	r2, [r3, #8]
}
 8007542:	bf00      	nop
 8007544:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007548:	46bd      	mov	sp, r7
 800754a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800754e:	bf00      	nop
 8007550:	51eb851f 	.word	0x51eb851f

08007554 <__libc_init_array>:
 8007554:	b570      	push	{r4, r5, r6, lr}
 8007556:	4d0d      	ldr	r5, [pc, #52]	; (800758c <__libc_init_array+0x38>)
 8007558:	4c0d      	ldr	r4, [pc, #52]	; (8007590 <__libc_init_array+0x3c>)
 800755a:	1b64      	subs	r4, r4, r5
 800755c:	10a4      	asrs	r4, r4, #2
 800755e:	2600      	movs	r6, #0
 8007560:	42a6      	cmp	r6, r4
 8007562:	d109      	bne.n	8007578 <__libc_init_array+0x24>
 8007564:	4d0b      	ldr	r5, [pc, #44]	; (8007594 <__libc_init_array+0x40>)
 8007566:	4c0c      	ldr	r4, [pc, #48]	; (8007598 <__libc_init_array+0x44>)
 8007568:	f003 ffd8 	bl	800b51c <_init>
 800756c:	1b64      	subs	r4, r4, r5
 800756e:	10a4      	asrs	r4, r4, #2
 8007570:	2600      	movs	r6, #0
 8007572:	42a6      	cmp	r6, r4
 8007574:	d105      	bne.n	8007582 <__libc_init_array+0x2e>
 8007576:	bd70      	pop	{r4, r5, r6, pc}
 8007578:	f855 3b04 	ldr.w	r3, [r5], #4
 800757c:	4798      	blx	r3
 800757e:	3601      	adds	r6, #1
 8007580:	e7ee      	b.n	8007560 <__libc_init_array+0xc>
 8007582:	f855 3b04 	ldr.w	r3, [r5], #4
 8007586:	4798      	blx	r3
 8007588:	3601      	adds	r6, #1
 800758a:	e7f2      	b.n	8007572 <__libc_init_array+0x1e>
 800758c:	0800bb68 	.word	0x0800bb68
 8007590:	0800bb68 	.word	0x0800bb68
 8007594:	0800bb68 	.word	0x0800bb68
 8007598:	0800bb6c 	.word	0x0800bb6c

0800759c <memcpy>:
 800759c:	440a      	add	r2, r1
 800759e:	4291      	cmp	r1, r2
 80075a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80075a4:	d100      	bne.n	80075a8 <memcpy+0xc>
 80075a6:	4770      	bx	lr
 80075a8:	b510      	push	{r4, lr}
 80075aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075b2:	4291      	cmp	r1, r2
 80075b4:	d1f9      	bne.n	80075aa <memcpy+0xe>
 80075b6:	bd10      	pop	{r4, pc}

080075b8 <memset>:
 80075b8:	4402      	add	r2, r0
 80075ba:	4603      	mov	r3, r0
 80075bc:	4293      	cmp	r3, r2
 80075be:	d100      	bne.n	80075c2 <memset+0xa>
 80075c0:	4770      	bx	lr
 80075c2:	f803 1b01 	strb.w	r1, [r3], #1
 80075c6:	e7f9      	b.n	80075bc <memset+0x4>

080075c8 <__cvt>:
 80075c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075cc:	ec55 4b10 	vmov	r4, r5, d0
 80075d0:	2d00      	cmp	r5, #0
 80075d2:	460e      	mov	r6, r1
 80075d4:	4619      	mov	r1, r3
 80075d6:	462b      	mov	r3, r5
 80075d8:	bfbb      	ittet	lt
 80075da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80075de:	461d      	movlt	r5, r3
 80075e0:	2300      	movge	r3, #0
 80075e2:	232d      	movlt	r3, #45	; 0x2d
 80075e4:	700b      	strb	r3, [r1, #0]
 80075e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80075ec:	4691      	mov	r9, r2
 80075ee:	f023 0820 	bic.w	r8, r3, #32
 80075f2:	bfbc      	itt	lt
 80075f4:	4622      	movlt	r2, r4
 80075f6:	4614      	movlt	r4, r2
 80075f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075fc:	d005      	beq.n	800760a <__cvt+0x42>
 80075fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007602:	d100      	bne.n	8007606 <__cvt+0x3e>
 8007604:	3601      	adds	r6, #1
 8007606:	2102      	movs	r1, #2
 8007608:	e000      	b.n	800760c <__cvt+0x44>
 800760a:	2103      	movs	r1, #3
 800760c:	ab03      	add	r3, sp, #12
 800760e:	9301      	str	r3, [sp, #4]
 8007610:	ab02      	add	r3, sp, #8
 8007612:	9300      	str	r3, [sp, #0]
 8007614:	ec45 4b10 	vmov	d0, r4, r5
 8007618:	4653      	mov	r3, sl
 800761a:	4632      	mov	r2, r6
 800761c:	f000 fccc 	bl	8007fb8 <_dtoa_r>
 8007620:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007624:	4607      	mov	r7, r0
 8007626:	d102      	bne.n	800762e <__cvt+0x66>
 8007628:	f019 0f01 	tst.w	r9, #1
 800762c:	d022      	beq.n	8007674 <__cvt+0xac>
 800762e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007632:	eb07 0906 	add.w	r9, r7, r6
 8007636:	d110      	bne.n	800765a <__cvt+0x92>
 8007638:	783b      	ldrb	r3, [r7, #0]
 800763a:	2b30      	cmp	r3, #48	; 0x30
 800763c:	d10a      	bne.n	8007654 <__cvt+0x8c>
 800763e:	2200      	movs	r2, #0
 8007640:	2300      	movs	r3, #0
 8007642:	4620      	mov	r0, r4
 8007644:	4629      	mov	r1, r5
 8007646:	f7f9 fa5f 	bl	8000b08 <__aeabi_dcmpeq>
 800764a:	b918      	cbnz	r0, 8007654 <__cvt+0x8c>
 800764c:	f1c6 0601 	rsb	r6, r6, #1
 8007650:	f8ca 6000 	str.w	r6, [sl]
 8007654:	f8da 3000 	ldr.w	r3, [sl]
 8007658:	4499      	add	r9, r3
 800765a:	2200      	movs	r2, #0
 800765c:	2300      	movs	r3, #0
 800765e:	4620      	mov	r0, r4
 8007660:	4629      	mov	r1, r5
 8007662:	f7f9 fa51 	bl	8000b08 <__aeabi_dcmpeq>
 8007666:	b108      	cbz	r0, 800766c <__cvt+0xa4>
 8007668:	f8cd 900c 	str.w	r9, [sp, #12]
 800766c:	2230      	movs	r2, #48	; 0x30
 800766e:	9b03      	ldr	r3, [sp, #12]
 8007670:	454b      	cmp	r3, r9
 8007672:	d307      	bcc.n	8007684 <__cvt+0xbc>
 8007674:	9b03      	ldr	r3, [sp, #12]
 8007676:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007678:	1bdb      	subs	r3, r3, r7
 800767a:	4638      	mov	r0, r7
 800767c:	6013      	str	r3, [r2, #0]
 800767e:	b004      	add	sp, #16
 8007680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007684:	1c59      	adds	r1, r3, #1
 8007686:	9103      	str	r1, [sp, #12]
 8007688:	701a      	strb	r2, [r3, #0]
 800768a:	e7f0      	b.n	800766e <__cvt+0xa6>

0800768c <__exponent>:
 800768c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800768e:	4603      	mov	r3, r0
 8007690:	2900      	cmp	r1, #0
 8007692:	bfb8      	it	lt
 8007694:	4249      	neglt	r1, r1
 8007696:	f803 2b02 	strb.w	r2, [r3], #2
 800769a:	bfb4      	ite	lt
 800769c:	222d      	movlt	r2, #45	; 0x2d
 800769e:	222b      	movge	r2, #43	; 0x2b
 80076a0:	2909      	cmp	r1, #9
 80076a2:	7042      	strb	r2, [r0, #1]
 80076a4:	dd2a      	ble.n	80076fc <__exponent+0x70>
 80076a6:	f10d 0407 	add.w	r4, sp, #7
 80076aa:	46a4      	mov	ip, r4
 80076ac:	270a      	movs	r7, #10
 80076ae:	46a6      	mov	lr, r4
 80076b0:	460a      	mov	r2, r1
 80076b2:	fb91 f6f7 	sdiv	r6, r1, r7
 80076b6:	fb07 1516 	mls	r5, r7, r6, r1
 80076ba:	3530      	adds	r5, #48	; 0x30
 80076bc:	2a63      	cmp	r2, #99	; 0x63
 80076be:	f104 34ff 	add.w	r4, r4, #4294967295
 80076c2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80076c6:	4631      	mov	r1, r6
 80076c8:	dcf1      	bgt.n	80076ae <__exponent+0x22>
 80076ca:	3130      	adds	r1, #48	; 0x30
 80076cc:	f1ae 0502 	sub.w	r5, lr, #2
 80076d0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80076d4:	1c44      	adds	r4, r0, #1
 80076d6:	4629      	mov	r1, r5
 80076d8:	4561      	cmp	r1, ip
 80076da:	d30a      	bcc.n	80076f2 <__exponent+0x66>
 80076dc:	f10d 0209 	add.w	r2, sp, #9
 80076e0:	eba2 020e 	sub.w	r2, r2, lr
 80076e4:	4565      	cmp	r5, ip
 80076e6:	bf88      	it	hi
 80076e8:	2200      	movhi	r2, #0
 80076ea:	4413      	add	r3, r2
 80076ec:	1a18      	subs	r0, r3, r0
 80076ee:	b003      	add	sp, #12
 80076f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076f6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80076fa:	e7ed      	b.n	80076d8 <__exponent+0x4c>
 80076fc:	2330      	movs	r3, #48	; 0x30
 80076fe:	3130      	adds	r1, #48	; 0x30
 8007700:	7083      	strb	r3, [r0, #2]
 8007702:	70c1      	strb	r1, [r0, #3]
 8007704:	1d03      	adds	r3, r0, #4
 8007706:	e7f1      	b.n	80076ec <__exponent+0x60>

08007708 <_printf_float>:
 8007708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800770c:	ed2d 8b02 	vpush	{d8}
 8007710:	b08d      	sub	sp, #52	; 0x34
 8007712:	460c      	mov	r4, r1
 8007714:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007718:	4616      	mov	r6, r2
 800771a:	461f      	mov	r7, r3
 800771c:	4605      	mov	r5, r0
 800771e:	f001 fa39 	bl	8008b94 <_localeconv_r>
 8007722:	f8d0 a000 	ldr.w	sl, [r0]
 8007726:	4650      	mov	r0, sl
 8007728:	f7f8 fd72 	bl	8000210 <strlen>
 800772c:	2300      	movs	r3, #0
 800772e:	930a      	str	r3, [sp, #40]	; 0x28
 8007730:	6823      	ldr	r3, [r4, #0]
 8007732:	9305      	str	r3, [sp, #20]
 8007734:	f8d8 3000 	ldr.w	r3, [r8]
 8007738:	f894 b018 	ldrb.w	fp, [r4, #24]
 800773c:	3307      	adds	r3, #7
 800773e:	f023 0307 	bic.w	r3, r3, #7
 8007742:	f103 0208 	add.w	r2, r3, #8
 8007746:	f8c8 2000 	str.w	r2, [r8]
 800774a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007752:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007756:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800775a:	9307      	str	r3, [sp, #28]
 800775c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007760:	ee08 0a10 	vmov	s16, r0
 8007764:	4b9f      	ldr	r3, [pc, #636]	; (80079e4 <_printf_float+0x2dc>)
 8007766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800776a:	f04f 32ff 	mov.w	r2, #4294967295
 800776e:	f7f9 f9fd 	bl	8000b6c <__aeabi_dcmpun>
 8007772:	bb88      	cbnz	r0, 80077d8 <_printf_float+0xd0>
 8007774:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007778:	4b9a      	ldr	r3, [pc, #616]	; (80079e4 <_printf_float+0x2dc>)
 800777a:	f04f 32ff 	mov.w	r2, #4294967295
 800777e:	f7f9 f9d7 	bl	8000b30 <__aeabi_dcmple>
 8007782:	bb48      	cbnz	r0, 80077d8 <_printf_float+0xd0>
 8007784:	2200      	movs	r2, #0
 8007786:	2300      	movs	r3, #0
 8007788:	4640      	mov	r0, r8
 800778a:	4649      	mov	r1, r9
 800778c:	f7f9 f9c6 	bl	8000b1c <__aeabi_dcmplt>
 8007790:	b110      	cbz	r0, 8007798 <_printf_float+0x90>
 8007792:	232d      	movs	r3, #45	; 0x2d
 8007794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007798:	4b93      	ldr	r3, [pc, #588]	; (80079e8 <_printf_float+0x2e0>)
 800779a:	4894      	ldr	r0, [pc, #592]	; (80079ec <_printf_float+0x2e4>)
 800779c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80077a0:	bf94      	ite	ls
 80077a2:	4698      	movls	r8, r3
 80077a4:	4680      	movhi	r8, r0
 80077a6:	2303      	movs	r3, #3
 80077a8:	6123      	str	r3, [r4, #16]
 80077aa:	9b05      	ldr	r3, [sp, #20]
 80077ac:	f023 0204 	bic.w	r2, r3, #4
 80077b0:	6022      	str	r2, [r4, #0]
 80077b2:	f04f 0900 	mov.w	r9, #0
 80077b6:	9700      	str	r7, [sp, #0]
 80077b8:	4633      	mov	r3, r6
 80077ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80077bc:	4621      	mov	r1, r4
 80077be:	4628      	mov	r0, r5
 80077c0:	f000 f9d8 	bl	8007b74 <_printf_common>
 80077c4:	3001      	adds	r0, #1
 80077c6:	f040 8090 	bne.w	80078ea <_printf_float+0x1e2>
 80077ca:	f04f 30ff 	mov.w	r0, #4294967295
 80077ce:	b00d      	add	sp, #52	; 0x34
 80077d0:	ecbd 8b02 	vpop	{d8}
 80077d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077d8:	4642      	mov	r2, r8
 80077da:	464b      	mov	r3, r9
 80077dc:	4640      	mov	r0, r8
 80077de:	4649      	mov	r1, r9
 80077e0:	f7f9 f9c4 	bl	8000b6c <__aeabi_dcmpun>
 80077e4:	b140      	cbz	r0, 80077f8 <_printf_float+0xf0>
 80077e6:	464b      	mov	r3, r9
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	bfbc      	itt	lt
 80077ec:	232d      	movlt	r3, #45	; 0x2d
 80077ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80077f2:	487f      	ldr	r0, [pc, #508]	; (80079f0 <_printf_float+0x2e8>)
 80077f4:	4b7f      	ldr	r3, [pc, #508]	; (80079f4 <_printf_float+0x2ec>)
 80077f6:	e7d1      	b.n	800779c <_printf_float+0x94>
 80077f8:	6863      	ldr	r3, [r4, #4]
 80077fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80077fe:	9206      	str	r2, [sp, #24]
 8007800:	1c5a      	adds	r2, r3, #1
 8007802:	d13f      	bne.n	8007884 <_printf_float+0x17c>
 8007804:	2306      	movs	r3, #6
 8007806:	6063      	str	r3, [r4, #4]
 8007808:	9b05      	ldr	r3, [sp, #20]
 800780a:	6861      	ldr	r1, [r4, #4]
 800780c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007810:	2300      	movs	r3, #0
 8007812:	9303      	str	r3, [sp, #12]
 8007814:	ab0a      	add	r3, sp, #40	; 0x28
 8007816:	e9cd b301 	strd	fp, r3, [sp, #4]
 800781a:	ab09      	add	r3, sp, #36	; 0x24
 800781c:	ec49 8b10 	vmov	d0, r8, r9
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	6022      	str	r2, [r4, #0]
 8007824:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007828:	4628      	mov	r0, r5
 800782a:	f7ff fecd 	bl	80075c8 <__cvt>
 800782e:	9b06      	ldr	r3, [sp, #24]
 8007830:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007832:	2b47      	cmp	r3, #71	; 0x47
 8007834:	4680      	mov	r8, r0
 8007836:	d108      	bne.n	800784a <_printf_float+0x142>
 8007838:	1cc8      	adds	r0, r1, #3
 800783a:	db02      	blt.n	8007842 <_printf_float+0x13a>
 800783c:	6863      	ldr	r3, [r4, #4]
 800783e:	4299      	cmp	r1, r3
 8007840:	dd41      	ble.n	80078c6 <_printf_float+0x1be>
 8007842:	f1ab 0b02 	sub.w	fp, fp, #2
 8007846:	fa5f fb8b 	uxtb.w	fp, fp
 800784a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800784e:	d820      	bhi.n	8007892 <_printf_float+0x18a>
 8007850:	3901      	subs	r1, #1
 8007852:	465a      	mov	r2, fp
 8007854:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007858:	9109      	str	r1, [sp, #36]	; 0x24
 800785a:	f7ff ff17 	bl	800768c <__exponent>
 800785e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007860:	1813      	adds	r3, r2, r0
 8007862:	2a01      	cmp	r2, #1
 8007864:	4681      	mov	r9, r0
 8007866:	6123      	str	r3, [r4, #16]
 8007868:	dc02      	bgt.n	8007870 <_printf_float+0x168>
 800786a:	6822      	ldr	r2, [r4, #0]
 800786c:	07d2      	lsls	r2, r2, #31
 800786e:	d501      	bpl.n	8007874 <_printf_float+0x16c>
 8007870:	3301      	adds	r3, #1
 8007872:	6123      	str	r3, [r4, #16]
 8007874:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007878:	2b00      	cmp	r3, #0
 800787a:	d09c      	beq.n	80077b6 <_printf_float+0xae>
 800787c:	232d      	movs	r3, #45	; 0x2d
 800787e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007882:	e798      	b.n	80077b6 <_printf_float+0xae>
 8007884:	9a06      	ldr	r2, [sp, #24]
 8007886:	2a47      	cmp	r2, #71	; 0x47
 8007888:	d1be      	bne.n	8007808 <_printf_float+0x100>
 800788a:	2b00      	cmp	r3, #0
 800788c:	d1bc      	bne.n	8007808 <_printf_float+0x100>
 800788e:	2301      	movs	r3, #1
 8007890:	e7b9      	b.n	8007806 <_printf_float+0xfe>
 8007892:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007896:	d118      	bne.n	80078ca <_printf_float+0x1c2>
 8007898:	2900      	cmp	r1, #0
 800789a:	6863      	ldr	r3, [r4, #4]
 800789c:	dd0b      	ble.n	80078b6 <_printf_float+0x1ae>
 800789e:	6121      	str	r1, [r4, #16]
 80078a0:	b913      	cbnz	r3, 80078a8 <_printf_float+0x1a0>
 80078a2:	6822      	ldr	r2, [r4, #0]
 80078a4:	07d0      	lsls	r0, r2, #31
 80078a6:	d502      	bpl.n	80078ae <_printf_float+0x1a6>
 80078a8:	3301      	adds	r3, #1
 80078aa:	440b      	add	r3, r1
 80078ac:	6123      	str	r3, [r4, #16]
 80078ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80078b0:	f04f 0900 	mov.w	r9, #0
 80078b4:	e7de      	b.n	8007874 <_printf_float+0x16c>
 80078b6:	b913      	cbnz	r3, 80078be <_printf_float+0x1b6>
 80078b8:	6822      	ldr	r2, [r4, #0]
 80078ba:	07d2      	lsls	r2, r2, #31
 80078bc:	d501      	bpl.n	80078c2 <_printf_float+0x1ba>
 80078be:	3302      	adds	r3, #2
 80078c0:	e7f4      	b.n	80078ac <_printf_float+0x1a4>
 80078c2:	2301      	movs	r3, #1
 80078c4:	e7f2      	b.n	80078ac <_printf_float+0x1a4>
 80078c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80078ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078cc:	4299      	cmp	r1, r3
 80078ce:	db05      	blt.n	80078dc <_printf_float+0x1d4>
 80078d0:	6823      	ldr	r3, [r4, #0]
 80078d2:	6121      	str	r1, [r4, #16]
 80078d4:	07d8      	lsls	r0, r3, #31
 80078d6:	d5ea      	bpl.n	80078ae <_printf_float+0x1a6>
 80078d8:	1c4b      	adds	r3, r1, #1
 80078da:	e7e7      	b.n	80078ac <_printf_float+0x1a4>
 80078dc:	2900      	cmp	r1, #0
 80078de:	bfd4      	ite	le
 80078e0:	f1c1 0202 	rsble	r2, r1, #2
 80078e4:	2201      	movgt	r2, #1
 80078e6:	4413      	add	r3, r2
 80078e8:	e7e0      	b.n	80078ac <_printf_float+0x1a4>
 80078ea:	6823      	ldr	r3, [r4, #0]
 80078ec:	055a      	lsls	r2, r3, #21
 80078ee:	d407      	bmi.n	8007900 <_printf_float+0x1f8>
 80078f0:	6923      	ldr	r3, [r4, #16]
 80078f2:	4642      	mov	r2, r8
 80078f4:	4631      	mov	r1, r6
 80078f6:	4628      	mov	r0, r5
 80078f8:	47b8      	blx	r7
 80078fa:	3001      	adds	r0, #1
 80078fc:	d12c      	bne.n	8007958 <_printf_float+0x250>
 80078fe:	e764      	b.n	80077ca <_printf_float+0xc2>
 8007900:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007904:	f240 80e0 	bls.w	8007ac8 <_printf_float+0x3c0>
 8007908:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800790c:	2200      	movs	r2, #0
 800790e:	2300      	movs	r3, #0
 8007910:	f7f9 f8fa 	bl	8000b08 <__aeabi_dcmpeq>
 8007914:	2800      	cmp	r0, #0
 8007916:	d034      	beq.n	8007982 <_printf_float+0x27a>
 8007918:	4a37      	ldr	r2, [pc, #220]	; (80079f8 <_printf_float+0x2f0>)
 800791a:	2301      	movs	r3, #1
 800791c:	4631      	mov	r1, r6
 800791e:	4628      	mov	r0, r5
 8007920:	47b8      	blx	r7
 8007922:	3001      	adds	r0, #1
 8007924:	f43f af51 	beq.w	80077ca <_printf_float+0xc2>
 8007928:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800792c:	429a      	cmp	r2, r3
 800792e:	db02      	blt.n	8007936 <_printf_float+0x22e>
 8007930:	6823      	ldr	r3, [r4, #0]
 8007932:	07d8      	lsls	r0, r3, #31
 8007934:	d510      	bpl.n	8007958 <_printf_float+0x250>
 8007936:	ee18 3a10 	vmov	r3, s16
 800793a:	4652      	mov	r2, sl
 800793c:	4631      	mov	r1, r6
 800793e:	4628      	mov	r0, r5
 8007940:	47b8      	blx	r7
 8007942:	3001      	adds	r0, #1
 8007944:	f43f af41 	beq.w	80077ca <_printf_float+0xc2>
 8007948:	f04f 0800 	mov.w	r8, #0
 800794c:	f104 091a 	add.w	r9, r4, #26
 8007950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007952:	3b01      	subs	r3, #1
 8007954:	4543      	cmp	r3, r8
 8007956:	dc09      	bgt.n	800796c <_printf_float+0x264>
 8007958:	6823      	ldr	r3, [r4, #0]
 800795a:	079b      	lsls	r3, r3, #30
 800795c:	f100 8105 	bmi.w	8007b6a <_printf_float+0x462>
 8007960:	68e0      	ldr	r0, [r4, #12]
 8007962:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007964:	4298      	cmp	r0, r3
 8007966:	bfb8      	it	lt
 8007968:	4618      	movlt	r0, r3
 800796a:	e730      	b.n	80077ce <_printf_float+0xc6>
 800796c:	2301      	movs	r3, #1
 800796e:	464a      	mov	r2, r9
 8007970:	4631      	mov	r1, r6
 8007972:	4628      	mov	r0, r5
 8007974:	47b8      	blx	r7
 8007976:	3001      	adds	r0, #1
 8007978:	f43f af27 	beq.w	80077ca <_printf_float+0xc2>
 800797c:	f108 0801 	add.w	r8, r8, #1
 8007980:	e7e6      	b.n	8007950 <_printf_float+0x248>
 8007982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007984:	2b00      	cmp	r3, #0
 8007986:	dc39      	bgt.n	80079fc <_printf_float+0x2f4>
 8007988:	4a1b      	ldr	r2, [pc, #108]	; (80079f8 <_printf_float+0x2f0>)
 800798a:	2301      	movs	r3, #1
 800798c:	4631      	mov	r1, r6
 800798e:	4628      	mov	r0, r5
 8007990:	47b8      	blx	r7
 8007992:	3001      	adds	r0, #1
 8007994:	f43f af19 	beq.w	80077ca <_printf_float+0xc2>
 8007998:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800799c:	4313      	orrs	r3, r2
 800799e:	d102      	bne.n	80079a6 <_printf_float+0x29e>
 80079a0:	6823      	ldr	r3, [r4, #0]
 80079a2:	07d9      	lsls	r1, r3, #31
 80079a4:	d5d8      	bpl.n	8007958 <_printf_float+0x250>
 80079a6:	ee18 3a10 	vmov	r3, s16
 80079aa:	4652      	mov	r2, sl
 80079ac:	4631      	mov	r1, r6
 80079ae:	4628      	mov	r0, r5
 80079b0:	47b8      	blx	r7
 80079b2:	3001      	adds	r0, #1
 80079b4:	f43f af09 	beq.w	80077ca <_printf_float+0xc2>
 80079b8:	f04f 0900 	mov.w	r9, #0
 80079bc:	f104 0a1a 	add.w	sl, r4, #26
 80079c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c2:	425b      	negs	r3, r3
 80079c4:	454b      	cmp	r3, r9
 80079c6:	dc01      	bgt.n	80079cc <_printf_float+0x2c4>
 80079c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ca:	e792      	b.n	80078f2 <_printf_float+0x1ea>
 80079cc:	2301      	movs	r3, #1
 80079ce:	4652      	mov	r2, sl
 80079d0:	4631      	mov	r1, r6
 80079d2:	4628      	mov	r0, r5
 80079d4:	47b8      	blx	r7
 80079d6:	3001      	adds	r0, #1
 80079d8:	f43f aef7 	beq.w	80077ca <_printf_float+0xc2>
 80079dc:	f109 0901 	add.w	r9, r9, #1
 80079e0:	e7ee      	b.n	80079c0 <_printf_float+0x2b8>
 80079e2:	bf00      	nop
 80079e4:	7fefffff 	.word	0x7fefffff
 80079e8:	0800b56c 	.word	0x0800b56c
 80079ec:	0800b570 	.word	0x0800b570
 80079f0:	0800b578 	.word	0x0800b578
 80079f4:	0800b574 	.word	0x0800b574
 80079f8:	0800b57c 	.word	0x0800b57c
 80079fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a00:	429a      	cmp	r2, r3
 8007a02:	bfa8      	it	ge
 8007a04:	461a      	movge	r2, r3
 8007a06:	2a00      	cmp	r2, #0
 8007a08:	4691      	mov	r9, r2
 8007a0a:	dc37      	bgt.n	8007a7c <_printf_float+0x374>
 8007a0c:	f04f 0b00 	mov.w	fp, #0
 8007a10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a14:	f104 021a 	add.w	r2, r4, #26
 8007a18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a1a:	9305      	str	r3, [sp, #20]
 8007a1c:	eba3 0309 	sub.w	r3, r3, r9
 8007a20:	455b      	cmp	r3, fp
 8007a22:	dc33      	bgt.n	8007a8c <_printf_float+0x384>
 8007a24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	db3b      	blt.n	8007aa4 <_printf_float+0x39c>
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	07da      	lsls	r2, r3, #31
 8007a30:	d438      	bmi.n	8007aa4 <_printf_float+0x39c>
 8007a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a34:	9a05      	ldr	r2, [sp, #20]
 8007a36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a38:	1a9a      	subs	r2, r3, r2
 8007a3a:	eba3 0901 	sub.w	r9, r3, r1
 8007a3e:	4591      	cmp	r9, r2
 8007a40:	bfa8      	it	ge
 8007a42:	4691      	movge	r9, r2
 8007a44:	f1b9 0f00 	cmp.w	r9, #0
 8007a48:	dc35      	bgt.n	8007ab6 <_printf_float+0x3ae>
 8007a4a:	f04f 0800 	mov.w	r8, #0
 8007a4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a52:	f104 0a1a 	add.w	sl, r4, #26
 8007a56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a5a:	1a9b      	subs	r3, r3, r2
 8007a5c:	eba3 0309 	sub.w	r3, r3, r9
 8007a60:	4543      	cmp	r3, r8
 8007a62:	f77f af79 	ble.w	8007958 <_printf_float+0x250>
 8007a66:	2301      	movs	r3, #1
 8007a68:	4652      	mov	r2, sl
 8007a6a:	4631      	mov	r1, r6
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	47b8      	blx	r7
 8007a70:	3001      	adds	r0, #1
 8007a72:	f43f aeaa 	beq.w	80077ca <_printf_float+0xc2>
 8007a76:	f108 0801 	add.w	r8, r8, #1
 8007a7a:	e7ec      	b.n	8007a56 <_printf_float+0x34e>
 8007a7c:	4613      	mov	r3, r2
 8007a7e:	4631      	mov	r1, r6
 8007a80:	4642      	mov	r2, r8
 8007a82:	4628      	mov	r0, r5
 8007a84:	47b8      	blx	r7
 8007a86:	3001      	adds	r0, #1
 8007a88:	d1c0      	bne.n	8007a0c <_printf_float+0x304>
 8007a8a:	e69e      	b.n	80077ca <_printf_float+0xc2>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	4631      	mov	r1, r6
 8007a90:	4628      	mov	r0, r5
 8007a92:	9205      	str	r2, [sp, #20]
 8007a94:	47b8      	blx	r7
 8007a96:	3001      	adds	r0, #1
 8007a98:	f43f ae97 	beq.w	80077ca <_printf_float+0xc2>
 8007a9c:	9a05      	ldr	r2, [sp, #20]
 8007a9e:	f10b 0b01 	add.w	fp, fp, #1
 8007aa2:	e7b9      	b.n	8007a18 <_printf_float+0x310>
 8007aa4:	ee18 3a10 	vmov	r3, s16
 8007aa8:	4652      	mov	r2, sl
 8007aaa:	4631      	mov	r1, r6
 8007aac:	4628      	mov	r0, r5
 8007aae:	47b8      	blx	r7
 8007ab0:	3001      	adds	r0, #1
 8007ab2:	d1be      	bne.n	8007a32 <_printf_float+0x32a>
 8007ab4:	e689      	b.n	80077ca <_printf_float+0xc2>
 8007ab6:	9a05      	ldr	r2, [sp, #20]
 8007ab8:	464b      	mov	r3, r9
 8007aba:	4442      	add	r2, r8
 8007abc:	4631      	mov	r1, r6
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b8      	blx	r7
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	d1c1      	bne.n	8007a4a <_printf_float+0x342>
 8007ac6:	e680      	b.n	80077ca <_printf_float+0xc2>
 8007ac8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aca:	2a01      	cmp	r2, #1
 8007acc:	dc01      	bgt.n	8007ad2 <_printf_float+0x3ca>
 8007ace:	07db      	lsls	r3, r3, #31
 8007ad0:	d538      	bpl.n	8007b44 <_printf_float+0x43c>
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	4642      	mov	r2, r8
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	4628      	mov	r0, r5
 8007ada:	47b8      	blx	r7
 8007adc:	3001      	adds	r0, #1
 8007ade:	f43f ae74 	beq.w	80077ca <_printf_float+0xc2>
 8007ae2:	ee18 3a10 	vmov	r3, s16
 8007ae6:	4652      	mov	r2, sl
 8007ae8:	4631      	mov	r1, r6
 8007aea:	4628      	mov	r0, r5
 8007aec:	47b8      	blx	r7
 8007aee:	3001      	adds	r0, #1
 8007af0:	f43f ae6b 	beq.w	80077ca <_printf_float+0xc2>
 8007af4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007af8:	2200      	movs	r2, #0
 8007afa:	2300      	movs	r3, #0
 8007afc:	f7f9 f804 	bl	8000b08 <__aeabi_dcmpeq>
 8007b00:	b9d8      	cbnz	r0, 8007b3a <_printf_float+0x432>
 8007b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b04:	f108 0201 	add.w	r2, r8, #1
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	47b8      	blx	r7
 8007b10:	3001      	adds	r0, #1
 8007b12:	d10e      	bne.n	8007b32 <_printf_float+0x42a>
 8007b14:	e659      	b.n	80077ca <_printf_float+0xc2>
 8007b16:	2301      	movs	r3, #1
 8007b18:	4652      	mov	r2, sl
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b8      	blx	r7
 8007b20:	3001      	adds	r0, #1
 8007b22:	f43f ae52 	beq.w	80077ca <_printf_float+0xc2>
 8007b26:	f108 0801 	add.w	r8, r8, #1
 8007b2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b2c:	3b01      	subs	r3, #1
 8007b2e:	4543      	cmp	r3, r8
 8007b30:	dcf1      	bgt.n	8007b16 <_printf_float+0x40e>
 8007b32:	464b      	mov	r3, r9
 8007b34:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b38:	e6dc      	b.n	80078f4 <_printf_float+0x1ec>
 8007b3a:	f04f 0800 	mov.w	r8, #0
 8007b3e:	f104 0a1a 	add.w	sl, r4, #26
 8007b42:	e7f2      	b.n	8007b2a <_printf_float+0x422>
 8007b44:	2301      	movs	r3, #1
 8007b46:	4642      	mov	r2, r8
 8007b48:	e7df      	b.n	8007b0a <_printf_float+0x402>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	464a      	mov	r2, r9
 8007b4e:	4631      	mov	r1, r6
 8007b50:	4628      	mov	r0, r5
 8007b52:	47b8      	blx	r7
 8007b54:	3001      	adds	r0, #1
 8007b56:	f43f ae38 	beq.w	80077ca <_printf_float+0xc2>
 8007b5a:	f108 0801 	add.w	r8, r8, #1
 8007b5e:	68e3      	ldr	r3, [r4, #12]
 8007b60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b62:	1a5b      	subs	r3, r3, r1
 8007b64:	4543      	cmp	r3, r8
 8007b66:	dcf0      	bgt.n	8007b4a <_printf_float+0x442>
 8007b68:	e6fa      	b.n	8007960 <_printf_float+0x258>
 8007b6a:	f04f 0800 	mov.w	r8, #0
 8007b6e:	f104 0919 	add.w	r9, r4, #25
 8007b72:	e7f4      	b.n	8007b5e <_printf_float+0x456>

08007b74 <_printf_common>:
 8007b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b78:	4616      	mov	r6, r2
 8007b7a:	4699      	mov	r9, r3
 8007b7c:	688a      	ldr	r2, [r1, #8]
 8007b7e:	690b      	ldr	r3, [r1, #16]
 8007b80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b84:	4293      	cmp	r3, r2
 8007b86:	bfb8      	it	lt
 8007b88:	4613      	movlt	r3, r2
 8007b8a:	6033      	str	r3, [r6, #0]
 8007b8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b90:	4607      	mov	r7, r0
 8007b92:	460c      	mov	r4, r1
 8007b94:	b10a      	cbz	r2, 8007b9a <_printf_common+0x26>
 8007b96:	3301      	adds	r3, #1
 8007b98:	6033      	str	r3, [r6, #0]
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	0699      	lsls	r1, r3, #26
 8007b9e:	bf42      	ittt	mi
 8007ba0:	6833      	ldrmi	r3, [r6, #0]
 8007ba2:	3302      	addmi	r3, #2
 8007ba4:	6033      	strmi	r3, [r6, #0]
 8007ba6:	6825      	ldr	r5, [r4, #0]
 8007ba8:	f015 0506 	ands.w	r5, r5, #6
 8007bac:	d106      	bne.n	8007bbc <_printf_common+0x48>
 8007bae:	f104 0a19 	add.w	sl, r4, #25
 8007bb2:	68e3      	ldr	r3, [r4, #12]
 8007bb4:	6832      	ldr	r2, [r6, #0]
 8007bb6:	1a9b      	subs	r3, r3, r2
 8007bb8:	42ab      	cmp	r3, r5
 8007bba:	dc26      	bgt.n	8007c0a <_printf_common+0x96>
 8007bbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007bc0:	1e13      	subs	r3, r2, #0
 8007bc2:	6822      	ldr	r2, [r4, #0]
 8007bc4:	bf18      	it	ne
 8007bc6:	2301      	movne	r3, #1
 8007bc8:	0692      	lsls	r2, r2, #26
 8007bca:	d42b      	bmi.n	8007c24 <_printf_common+0xb0>
 8007bcc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bd0:	4649      	mov	r1, r9
 8007bd2:	4638      	mov	r0, r7
 8007bd4:	47c0      	blx	r8
 8007bd6:	3001      	adds	r0, #1
 8007bd8:	d01e      	beq.n	8007c18 <_printf_common+0xa4>
 8007bda:	6823      	ldr	r3, [r4, #0]
 8007bdc:	68e5      	ldr	r5, [r4, #12]
 8007bde:	6832      	ldr	r2, [r6, #0]
 8007be0:	f003 0306 	and.w	r3, r3, #6
 8007be4:	2b04      	cmp	r3, #4
 8007be6:	bf08      	it	eq
 8007be8:	1aad      	subeq	r5, r5, r2
 8007bea:	68a3      	ldr	r3, [r4, #8]
 8007bec:	6922      	ldr	r2, [r4, #16]
 8007bee:	bf0c      	ite	eq
 8007bf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bf4:	2500      	movne	r5, #0
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	bfc4      	itt	gt
 8007bfa:	1a9b      	subgt	r3, r3, r2
 8007bfc:	18ed      	addgt	r5, r5, r3
 8007bfe:	2600      	movs	r6, #0
 8007c00:	341a      	adds	r4, #26
 8007c02:	42b5      	cmp	r5, r6
 8007c04:	d11a      	bne.n	8007c3c <_printf_common+0xc8>
 8007c06:	2000      	movs	r0, #0
 8007c08:	e008      	b.n	8007c1c <_printf_common+0xa8>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	4652      	mov	r2, sl
 8007c0e:	4649      	mov	r1, r9
 8007c10:	4638      	mov	r0, r7
 8007c12:	47c0      	blx	r8
 8007c14:	3001      	adds	r0, #1
 8007c16:	d103      	bne.n	8007c20 <_printf_common+0xac>
 8007c18:	f04f 30ff 	mov.w	r0, #4294967295
 8007c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c20:	3501      	adds	r5, #1
 8007c22:	e7c6      	b.n	8007bb2 <_printf_common+0x3e>
 8007c24:	18e1      	adds	r1, r4, r3
 8007c26:	1c5a      	adds	r2, r3, #1
 8007c28:	2030      	movs	r0, #48	; 0x30
 8007c2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c2e:	4422      	add	r2, r4
 8007c30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c38:	3302      	adds	r3, #2
 8007c3a:	e7c7      	b.n	8007bcc <_printf_common+0x58>
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	4622      	mov	r2, r4
 8007c40:	4649      	mov	r1, r9
 8007c42:	4638      	mov	r0, r7
 8007c44:	47c0      	blx	r8
 8007c46:	3001      	adds	r0, #1
 8007c48:	d0e6      	beq.n	8007c18 <_printf_common+0xa4>
 8007c4a:	3601      	adds	r6, #1
 8007c4c:	e7d9      	b.n	8007c02 <_printf_common+0x8e>
	...

08007c50 <_printf_i>:
 8007c50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c54:	7e0f      	ldrb	r7, [r1, #24]
 8007c56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c58:	2f78      	cmp	r7, #120	; 0x78
 8007c5a:	4691      	mov	r9, r2
 8007c5c:	4680      	mov	r8, r0
 8007c5e:	460c      	mov	r4, r1
 8007c60:	469a      	mov	sl, r3
 8007c62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c66:	d807      	bhi.n	8007c78 <_printf_i+0x28>
 8007c68:	2f62      	cmp	r7, #98	; 0x62
 8007c6a:	d80a      	bhi.n	8007c82 <_printf_i+0x32>
 8007c6c:	2f00      	cmp	r7, #0
 8007c6e:	f000 80d8 	beq.w	8007e22 <_printf_i+0x1d2>
 8007c72:	2f58      	cmp	r7, #88	; 0x58
 8007c74:	f000 80a3 	beq.w	8007dbe <_printf_i+0x16e>
 8007c78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c80:	e03a      	b.n	8007cf8 <_printf_i+0xa8>
 8007c82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c86:	2b15      	cmp	r3, #21
 8007c88:	d8f6      	bhi.n	8007c78 <_printf_i+0x28>
 8007c8a:	a101      	add	r1, pc, #4	; (adr r1, 8007c90 <_printf_i+0x40>)
 8007c8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c90:	08007ce9 	.word	0x08007ce9
 8007c94:	08007cfd 	.word	0x08007cfd
 8007c98:	08007c79 	.word	0x08007c79
 8007c9c:	08007c79 	.word	0x08007c79
 8007ca0:	08007c79 	.word	0x08007c79
 8007ca4:	08007c79 	.word	0x08007c79
 8007ca8:	08007cfd 	.word	0x08007cfd
 8007cac:	08007c79 	.word	0x08007c79
 8007cb0:	08007c79 	.word	0x08007c79
 8007cb4:	08007c79 	.word	0x08007c79
 8007cb8:	08007c79 	.word	0x08007c79
 8007cbc:	08007e09 	.word	0x08007e09
 8007cc0:	08007d2d 	.word	0x08007d2d
 8007cc4:	08007deb 	.word	0x08007deb
 8007cc8:	08007c79 	.word	0x08007c79
 8007ccc:	08007c79 	.word	0x08007c79
 8007cd0:	08007e2b 	.word	0x08007e2b
 8007cd4:	08007c79 	.word	0x08007c79
 8007cd8:	08007d2d 	.word	0x08007d2d
 8007cdc:	08007c79 	.word	0x08007c79
 8007ce0:	08007c79 	.word	0x08007c79
 8007ce4:	08007df3 	.word	0x08007df3
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	1d1a      	adds	r2, r3, #4
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	602a      	str	r2, [r5, #0]
 8007cf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e0a3      	b.n	8007e44 <_printf_i+0x1f4>
 8007cfc:	6820      	ldr	r0, [r4, #0]
 8007cfe:	6829      	ldr	r1, [r5, #0]
 8007d00:	0606      	lsls	r6, r0, #24
 8007d02:	f101 0304 	add.w	r3, r1, #4
 8007d06:	d50a      	bpl.n	8007d1e <_printf_i+0xce>
 8007d08:	680e      	ldr	r6, [r1, #0]
 8007d0a:	602b      	str	r3, [r5, #0]
 8007d0c:	2e00      	cmp	r6, #0
 8007d0e:	da03      	bge.n	8007d18 <_printf_i+0xc8>
 8007d10:	232d      	movs	r3, #45	; 0x2d
 8007d12:	4276      	negs	r6, r6
 8007d14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d18:	485e      	ldr	r0, [pc, #376]	; (8007e94 <_printf_i+0x244>)
 8007d1a:	230a      	movs	r3, #10
 8007d1c:	e019      	b.n	8007d52 <_printf_i+0x102>
 8007d1e:	680e      	ldr	r6, [r1, #0]
 8007d20:	602b      	str	r3, [r5, #0]
 8007d22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d26:	bf18      	it	ne
 8007d28:	b236      	sxthne	r6, r6
 8007d2a:	e7ef      	b.n	8007d0c <_printf_i+0xbc>
 8007d2c:	682b      	ldr	r3, [r5, #0]
 8007d2e:	6820      	ldr	r0, [r4, #0]
 8007d30:	1d19      	adds	r1, r3, #4
 8007d32:	6029      	str	r1, [r5, #0]
 8007d34:	0601      	lsls	r1, r0, #24
 8007d36:	d501      	bpl.n	8007d3c <_printf_i+0xec>
 8007d38:	681e      	ldr	r6, [r3, #0]
 8007d3a:	e002      	b.n	8007d42 <_printf_i+0xf2>
 8007d3c:	0646      	lsls	r6, r0, #25
 8007d3e:	d5fb      	bpl.n	8007d38 <_printf_i+0xe8>
 8007d40:	881e      	ldrh	r6, [r3, #0]
 8007d42:	4854      	ldr	r0, [pc, #336]	; (8007e94 <_printf_i+0x244>)
 8007d44:	2f6f      	cmp	r7, #111	; 0x6f
 8007d46:	bf0c      	ite	eq
 8007d48:	2308      	moveq	r3, #8
 8007d4a:	230a      	movne	r3, #10
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d52:	6865      	ldr	r5, [r4, #4]
 8007d54:	60a5      	str	r5, [r4, #8]
 8007d56:	2d00      	cmp	r5, #0
 8007d58:	bfa2      	ittt	ge
 8007d5a:	6821      	ldrge	r1, [r4, #0]
 8007d5c:	f021 0104 	bicge.w	r1, r1, #4
 8007d60:	6021      	strge	r1, [r4, #0]
 8007d62:	b90e      	cbnz	r6, 8007d68 <_printf_i+0x118>
 8007d64:	2d00      	cmp	r5, #0
 8007d66:	d04d      	beq.n	8007e04 <_printf_i+0x1b4>
 8007d68:	4615      	mov	r5, r2
 8007d6a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d6e:	fb03 6711 	mls	r7, r3, r1, r6
 8007d72:	5dc7      	ldrb	r7, [r0, r7]
 8007d74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d78:	4637      	mov	r7, r6
 8007d7a:	42bb      	cmp	r3, r7
 8007d7c:	460e      	mov	r6, r1
 8007d7e:	d9f4      	bls.n	8007d6a <_printf_i+0x11a>
 8007d80:	2b08      	cmp	r3, #8
 8007d82:	d10b      	bne.n	8007d9c <_printf_i+0x14c>
 8007d84:	6823      	ldr	r3, [r4, #0]
 8007d86:	07de      	lsls	r6, r3, #31
 8007d88:	d508      	bpl.n	8007d9c <_printf_i+0x14c>
 8007d8a:	6923      	ldr	r3, [r4, #16]
 8007d8c:	6861      	ldr	r1, [r4, #4]
 8007d8e:	4299      	cmp	r1, r3
 8007d90:	bfde      	ittt	le
 8007d92:	2330      	movle	r3, #48	; 0x30
 8007d94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d98:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d9c:	1b52      	subs	r2, r2, r5
 8007d9e:	6122      	str	r2, [r4, #16]
 8007da0:	f8cd a000 	str.w	sl, [sp]
 8007da4:	464b      	mov	r3, r9
 8007da6:	aa03      	add	r2, sp, #12
 8007da8:	4621      	mov	r1, r4
 8007daa:	4640      	mov	r0, r8
 8007dac:	f7ff fee2 	bl	8007b74 <_printf_common>
 8007db0:	3001      	adds	r0, #1
 8007db2:	d14c      	bne.n	8007e4e <_printf_i+0x1fe>
 8007db4:	f04f 30ff 	mov.w	r0, #4294967295
 8007db8:	b004      	add	sp, #16
 8007dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dbe:	4835      	ldr	r0, [pc, #212]	; (8007e94 <_printf_i+0x244>)
 8007dc0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007dc4:	6829      	ldr	r1, [r5, #0]
 8007dc6:	6823      	ldr	r3, [r4, #0]
 8007dc8:	f851 6b04 	ldr.w	r6, [r1], #4
 8007dcc:	6029      	str	r1, [r5, #0]
 8007dce:	061d      	lsls	r5, r3, #24
 8007dd0:	d514      	bpl.n	8007dfc <_printf_i+0x1ac>
 8007dd2:	07df      	lsls	r7, r3, #31
 8007dd4:	bf44      	itt	mi
 8007dd6:	f043 0320 	orrmi.w	r3, r3, #32
 8007dda:	6023      	strmi	r3, [r4, #0]
 8007ddc:	b91e      	cbnz	r6, 8007de6 <_printf_i+0x196>
 8007dde:	6823      	ldr	r3, [r4, #0]
 8007de0:	f023 0320 	bic.w	r3, r3, #32
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	2310      	movs	r3, #16
 8007de8:	e7b0      	b.n	8007d4c <_printf_i+0xfc>
 8007dea:	6823      	ldr	r3, [r4, #0]
 8007dec:	f043 0320 	orr.w	r3, r3, #32
 8007df0:	6023      	str	r3, [r4, #0]
 8007df2:	2378      	movs	r3, #120	; 0x78
 8007df4:	4828      	ldr	r0, [pc, #160]	; (8007e98 <_printf_i+0x248>)
 8007df6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007dfa:	e7e3      	b.n	8007dc4 <_printf_i+0x174>
 8007dfc:	0659      	lsls	r1, r3, #25
 8007dfe:	bf48      	it	mi
 8007e00:	b2b6      	uxthmi	r6, r6
 8007e02:	e7e6      	b.n	8007dd2 <_printf_i+0x182>
 8007e04:	4615      	mov	r5, r2
 8007e06:	e7bb      	b.n	8007d80 <_printf_i+0x130>
 8007e08:	682b      	ldr	r3, [r5, #0]
 8007e0a:	6826      	ldr	r6, [r4, #0]
 8007e0c:	6961      	ldr	r1, [r4, #20]
 8007e0e:	1d18      	adds	r0, r3, #4
 8007e10:	6028      	str	r0, [r5, #0]
 8007e12:	0635      	lsls	r5, r6, #24
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	d501      	bpl.n	8007e1c <_printf_i+0x1cc>
 8007e18:	6019      	str	r1, [r3, #0]
 8007e1a:	e002      	b.n	8007e22 <_printf_i+0x1d2>
 8007e1c:	0670      	lsls	r0, r6, #25
 8007e1e:	d5fb      	bpl.n	8007e18 <_printf_i+0x1c8>
 8007e20:	8019      	strh	r1, [r3, #0]
 8007e22:	2300      	movs	r3, #0
 8007e24:	6123      	str	r3, [r4, #16]
 8007e26:	4615      	mov	r5, r2
 8007e28:	e7ba      	b.n	8007da0 <_printf_i+0x150>
 8007e2a:	682b      	ldr	r3, [r5, #0]
 8007e2c:	1d1a      	adds	r2, r3, #4
 8007e2e:	602a      	str	r2, [r5, #0]
 8007e30:	681d      	ldr	r5, [r3, #0]
 8007e32:	6862      	ldr	r2, [r4, #4]
 8007e34:	2100      	movs	r1, #0
 8007e36:	4628      	mov	r0, r5
 8007e38:	f7f8 f9f2 	bl	8000220 <memchr>
 8007e3c:	b108      	cbz	r0, 8007e42 <_printf_i+0x1f2>
 8007e3e:	1b40      	subs	r0, r0, r5
 8007e40:	6060      	str	r0, [r4, #4]
 8007e42:	6863      	ldr	r3, [r4, #4]
 8007e44:	6123      	str	r3, [r4, #16]
 8007e46:	2300      	movs	r3, #0
 8007e48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e4c:	e7a8      	b.n	8007da0 <_printf_i+0x150>
 8007e4e:	6923      	ldr	r3, [r4, #16]
 8007e50:	462a      	mov	r2, r5
 8007e52:	4649      	mov	r1, r9
 8007e54:	4640      	mov	r0, r8
 8007e56:	47d0      	blx	sl
 8007e58:	3001      	adds	r0, #1
 8007e5a:	d0ab      	beq.n	8007db4 <_printf_i+0x164>
 8007e5c:	6823      	ldr	r3, [r4, #0]
 8007e5e:	079b      	lsls	r3, r3, #30
 8007e60:	d413      	bmi.n	8007e8a <_printf_i+0x23a>
 8007e62:	68e0      	ldr	r0, [r4, #12]
 8007e64:	9b03      	ldr	r3, [sp, #12]
 8007e66:	4298      	cmp	r0, r3
 8007e68:	bfb8      	it	lt
 8007e6a:	4618      	movlt	r0, r3
 8007e6c:	e7a4      	b.n	8007db8 <_printf_i+0x168>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	4632      	mov	r2, r6
 8007e72:	4649      	mov	r1, r9
 8007e74:	4640      	mov	r0, r8
 8007e76:	47d0      	blx	sl
 8007e78:	3001      	adds	r0, #1
 8007e7a:	d09b      	beq.n	8007db4 <_printf_i+0x164>
 8007e7c:	3501      	adds	r5, #1
 8007e7e:	68e3      	ldr	r3, [r4, #12]
 8007e80:	9903      	ldr	r1, [sp, #12]
 8007e82:	1a5b      	subs	r3, r3, r1
 8007e84:	42ab      	cmp	r3, r5
 8007e86:	dcf2      	bgt.n	8007e6e <_printf_i+0x21e>
 8007e88:	e7eb      	b.n	8007e62 <_printf_i+0x212>
 8007e8a:	2500      	movs	r5, #0
 8007e8c:	f104 0619 	add.w	r6, r4, #25
 8007e90:	e7f5      	b.n	8007e7e <_printf_i+0x22e>
 8007e92:	bf00      	nop
 8007e94:	0800b57e 	.word	0x0800b57e
 8007e98:	0800b58f 	.word	0x0800b58f

08007e9c <quorem>:
 8007e9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea0:	6903      	ldr	r3, [r0, #16]
 8007ea2:	690c      	ldr	r4, [r1, #16]
 8007ea4:	42a3      	cmp	r3, r4
 8007ea6:	4607      	mov	r7, r0
 8007ea8:	f2c0 8081 	blt.w	8007fae <quorem+0x112>
 8007eac:	3c01      	subs	r4, #1
 8007eae:	f101 0814 	add.w	r8, r1, #20
 8007eb2:	f100 0514 	add.w	r5, r0, #20
 8007eb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007eba:	9301      	str	r3, [sp, #4]
 8007ebc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ec0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007ecc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ed0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ed4:	d331      	bcc.n	8007f3a <quorem+0x9e>
 8007ed6:	f04f 0e00 	mov.w	lr, #0
 8007eda:	4640      	mov	r0, r8
 8007edc:	46ac      	mov	ip, r5
 8007ede:	46f2      	mov	sl, lr
 8007ee0:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ee4:	b293      	uxth	r3, r2
 8007ee6:	fb06 e303 	mla	r3, r6, r3, lr
 8007eea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	ebaa 0303 	sub.w	r3, sl, r3
 8007ef4:	f8dc a000 	ldr.w	sl, [ip]
 8007ef8:	0c12      	lsrs	r2, r2, #16
 8007efa:	fa13 f38a 	uxtah	r3, r3, sl
 8007efe:	fb06 e202 	mla	r2, r6, r2, lr
 8007f02:	9300      	str	r3, [sp, #0]
 8007f04:	9b00      	ldr	r3, [sp, #0]
 8007f06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007f0a:	b292      	uxth	r2, r2
 8007f0c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007f10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f14:	f8bd 3000 	ldrh.w	r3, [sp]
 8007f18:	4581      	cmp	r9, r0
 8007f1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f1e:	f84c 3b04 	str.w	r3, [ip], #4
 8007f22:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007f26:	d2db      	bcs.n	8007ee0 <quorem+0x44>
 8007f28:	f855 300b 	ldr.w	r3, [r5, fp]
 8007f2c:	b92b      	cbnz	r3, 8007f3a <quorem+0x9e>
 8007f2e:	9b01      	ldr	r3, [sp, #4]
 8007f30:	3b04      	subs	r3, #4
 8007f32:	429d      	cmp	r5, r3
 8007f34:	461a      	mov	r2, r3
 8007f36:	d32e      	bcc.n	8007f96 <quorem+0xfa>
 8007f38:	613c      	str	r4, [r7, #16]
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	f001 f8b8 	bl	80090b0 <__mcmp>
 8007f40:	2800      	cmp	r0, #0
 8007f42:	db24      	blt.n	8007f8e <quorem+0xf2>
 8007f44:	3601      	adds	r6, #1
 8007f46:	4628      	mov	r0, r5
 8007f48:	f04f 0c00 	mov.w	ip, #0
 8007f4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f50:	f8d0 e000 	ldr.w	lr, [r0]
 8007f54:	b293      	uxth	r3, r2
 8007f56:	ebac 0303 	sub.w	r3, ip, r3
 8007f5a:	0c12      	lsrs	r2, r2, #16
 8007f5c:	fa13 f38e 	uxtah	r3, r3, lr
 8007f60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f6e:	45c1      	cmp	r9, r8
 8007f70:	f840 3b04 	str.w	r3, [r0], #4
 8007f74:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f78:	d2e8      	bcs.n	8007f4c <quorem+0xb0>
 8007f7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f82:	b922      	cbnz	r2, 8007f8e <quorem+0xf2>
 8007f84:	3b04      	subs	r3, #4
 8007f86:	429d      	cmp	r5, r3
 8007f88:	461a      	mov	r2, r3
 8007f8a:	d30a      	bcc.n	8007fa2 <quorem+0x106>
 8007f8c:	613c      	str	r4, [r7, #16]
 8007f8e:	4630      	mov	r0, r6
 8007f90:	b003      	add	sp, #12
 8007f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f96:	6812      	ldr	r2, [r2, #0]
 8007f98:	3b04      	subs	r3, #4
 8007f9a:	2a00      	cmp	r2, #0
 8007f9c:	d1cc      	bne.n	8007f38 <quorem+0x9c>
 8007f9e:	3c01      	subs	r4, #1
 8007fa0:	e7c7      	b.n	8007f32 <quorem+0x96>
 8007fa2:	6812      	ldr	r2, [r2, #0]
 8007fa4:	3b04      	subs	r3, #4
 8007fa6:	2a00      	cmp	r2, #0
 8007fa8:	d1f0      	bne.n	8007f8c <quorem+0xf0>
 8007faa:	3c01      	subs	r4, #1
 8007fac:	e7eb      	b.n	8007f86 <quorem+0xea>
 8007fae:	2000      	movs	r0, #0
 8007fb0:	e7ee      	b.n	8007f90 <quorem+0xf4>
 8007fb2:	0000      	movs	r0, r0
 8007fb4:	0000      	movs	r0, r0
	...

08007fb8 <_dtoa_r>:
 8007fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fbc:	ed2d 8b04 	vpush	{d8-d9}
 8007fc0:	ec57 6b10 	vmov	r6, r7, d0
 8007fc4:	b093      	sub	sp, #76	; 0x4c
 8007fc6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007fc8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007fcc:	9106      	str	r1, [sp, #24]
 8007fce:	ee10 aa10 	vmov	sl, s0
 8007fd2:	4604      	mov	r4, r0
 8007fd4:	9209      	str	r2, [sp, #36]	; 0x24
 8007fd6:	930c      	str	r3, [sp, #48]	; 0x30
 8007fd8:	46bb      	mov	fp, r7
 8007fda:	b975      	cbnz	r5, 8007ffa <_dtoa_r+0x42>
 8007fdc:	2010      	movs	r0, #16
 8007fde:	f000 fddd 	bl	8008b9c <malloc>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	6260      	str	r0, [r4, #36]	; 0x24
 8007fe6:	b920      	cbnz	r0, 8007ff2 <_dtoa_r+0x3a>
 8007fe8:	4ba7      	ldr	r3, [pc, #668]	; (8008288 <_dtoa_r+0x2d0>)
 8007fea:	21ea      	movs	r1, #234	; 0xea
 8007fec:	48a7      	ldr	r0, [pc, #668]	; (800828c <_dtoa_r+0x2d4>)
 8007fee:	f001 fa67 	bl	80094c0 <__assert_func>
 8007ff2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007ff6:	6005      	str	r5, [r0, #0]
 8007ff8:	60c5      	str	r5, [r0, #12]
 8007ffa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ffc:	6819      	ldr	r1, [r3, #0]
 8007ffe:	b151      	cbz	r1, 8008016 <_dtoa_r+0x5e>
 8008000:	685a      	ldr	r2, [r3, #4]
 8008002:	604a      	str	r2, [r1, #4]
 8008004:	2301      	movs	r3, #1
 8008006:	4093      	lsls	r3, r2
 8008008:	608b      	str	r3, [r1, #8]
 800800a:	4620      	mov	r0, r4
 800800c:	f000 fe0e 	bl	8008c2c <_Bfree>
 8008010:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008012:	2200      	movs	r2, #0
 8008014:	601a      	str	r2, [r3, #0]
 8008016:	1e3b      	subs	r3, r7, #0
 8008018:	bfaa      	itet	ge
 800801a:	2300      	movge	r3, #0
 800801c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008020:	f8c8 3000 	strge.w	r3, [r8]
 8008024:	4b9a      	ldr	r3, [pc, #616]	; (8008290 <_dtoa_r+0x2d8>)
 8008026:	bfbc      	itt	lt
 8008028:	2201      	movlt	r2, #1
 800802a:	f8c8 2000 	strlt.w	r2, [r8]
 800802e:	ea33 030b 	bics.w	r3, r3, fp
 8008032:	d11b      	bne.n	800806c <_dtoa_r+0xb4>
 8008034:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008036:	f242 730f 	movw	r3, #9999	; 0x270f
 800803a:	6013      	str	r3, [r2, #0]
 800803c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008040:	4333      	orrs	r3, r6
 8008042:	f000 8592 	beq.w	8008b6a <_dtoa_r+0xbb2>
 8008046:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008048:	b963      	cbnz	r3, 8008064 <_dtoa_r+0xac>
 800804a:	4b92      	ldr	r3, [pc, #584]	; (8008294 <_dtoa_r+0x2dc>)
 800804c:	e022      	b.n	8008094 <_dtoa_r+0xdc>
 800804e:	4b92      	ldr	r3, [pc, #584]	; (8008298 <_dtoa_r+0x2e0>)
 8008050:	9301      	str	r3, [sp, #4]
 8008052:	3308      	adds	r3, #8
 8008054:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008056:	6013      	str	r3, [r2, #0]
 8008058:	9801      	ldr	r0, [sp, #4]
 800805a:	b013      	add	sp, #76	; 0x4c
 800805c:	ecbd 8b04 	vpop	{d8-d9}
 8008060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008064:	4b8b      	ldr	r3, [pc, #556]	; (8008294 <_dtoa_r+0x2dc>)
 8008066:	9301      	str	r3, [sp, #4]
 8008068:	3303      	adds	r3, #3
 800806a:	e7f3      	b.n	8008054 <_dtoa_r+0x9c>
 800806c:	2200      	movs	r2, #0
 800806e:	2300      	movs	r3, #0
 8008070:	4650      	mov	r0, sl
 8008072:	4659      	mov	r1, fp
 8008074:	f7f8 fd48 	bl	8000b08 <__aeabi_dcmpeq>
 8008078:	ec4b ab19 	vmov	d9, sl, fp
 800807c:	4680      	mov	r8, r0
 800807e:	b158      	cbz	r0, 8008098 <_dtoa_r+0xe0>
 8008080:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008082:	2301      	movs	r3, #1
 8008084:	6013      	str	r3, [r2, #0]
 8008086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 856b 	beq.w	8008b64 <_dtoa_r+0xbac>
 800808e:	4883      	ldr	r0, [pc, #524]	; (800829c <_dtoa_r+0x2e4>)
 8008090:	6018      	str	r0, [r3, #0]
 8008092:	1e43      	subs	r3, r0, #1
 8008094:	9301      	str	r3, [sp, #4]
 8008096:	e7df      	b.n	8008058 <_dtoa_r+0xa0>
 8008098:	ec4b ab10 	vmov	d0, sl, fp
 800809c:	aa10      	add	r2, sp, #64	; 0x40
 800809e:	a911      	add	r1, sp, #68	; 0x44
 80080a0:	4620      	mov	r0, r4
 80080a2:	f001 f8ab 	bl	80091fc <__d2b>
 80080a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80080aa:	ee08 0a10 	vmov	s16, r0
 80080ae:	2d00      	cmp	r5, #0
 80080b0:	f000 8084 	beq.w	80081bc <_dtoa_r+0x204>
 80080b4:	ee19 3a90 	vmov	r3, s19
 80080b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80080c0:	4656      	mov	r6, sl
 80080c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80080c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80080ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80080ce:	4b74      	ldr	r3, [pc, #464]	; (80082a0 <_dtoa_r+0x2e8>)
 80080d0:	2200      	movs	r2, #0
 80080d2:	4630      	mov	r0, r6
 80080d4:	4639      	mov	r1, r7
 80080d6:	f7f8 f8f7 	bl	80002c8 <__aeabi_dsub>
 80080da:	a365      	add	r3, pc, #404	; (adr r3, 8008270 <_dtoa_r+0x2b8>)
 80080dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e0:	f7f8 faaa 	bl	8000638 <__aeabi_dmul>
 80080e4:	a364      	add	r3, pc, #400	; (adr r3, 8008278 <_dtoa_r+0x2c0>)
 80080e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ea:	f7f8 f8ef 	bl	80002cc <__adddf3>
 80080ee:	4606      	mov	r6, r0
 80080f0:	4628      	mov	r0, r5
 80080f2:	460f      	mov	r7, r1
 80080f4:	f7f8 fa36 	bl	8000564 <__aeabi_i2d>
 80080f8:	a361      	add	r3, pc, #388	; (adr r3, 8008280 <_dtoa_r+0x2c8>)
 80080fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fe:	f7f8 fa9b 	bl	8000638 <__aeabi_dmul>
 8008102:	4602      	mov	r2, r0
 8008104:	460b      	mov	r3, r1
 8008106:	4630      	mov	r0, r6
 8008108:	4639      	mov	r1, r7
 800810a:	f7f8 f8df 	bl	80002cc <__adddf3>
 800810e:	4606      	mov	r6, r0
 8008110:	460f      	mov	r7, r1
 8008112:	f7f8 fd41 	bl	8000b98 <__aeabi_d2iz>
 8008116:	2200      	movs	r2, #0
 8008118:	9000      	str	r0, [sp, #0]
 800811a:	2300      	movs	r3, #0
 800811c:	4630      	mov	r0, r6
 800811e:	4639      	mov	r1, r7
 8008120:	f7f8 fcfc 	bl	8000b1c <__aeabi_dcmplt>
 8008124:	b150      	cbz	r0, 800813c <_dtoa_r+0x184>
 8008126:	9800      	ldr	r0, [sp, #0]
 8008128:	f7f8 fa1c 	bl	8000564 <__aeabi_i2d>
 800812c:	4632      	mov	r2, r6
 800812e:	463b      	mov	r3, r7
 8008130:	f7f8 fcea 	bl	8000b08 <__aeabi_dcmpeq>
 8008134:	b910      	cbnz	r0, 800813c <_dtoa_r+0x184>
 8008136:	9b00      	ldr	r3, [sp, #0]
 8008138:	3b01      	subs	r3, #1
 800813a:	9300      	str	r3, [sp, #0]
 800813c:	9b00      	ldr	r3, [sp, #0]
 800813e:	2b16      	cmp	r3, #22
 8008140:	d85a      	bhi.n	80081f8 <_dtoa_r+0x240>
 8008142:	9a00      	ldr	r2, [sp, #0]
 8008144:	4b57      	ldr	r3, [pc, #348]	; (80082a4 <_dtoa_r+0x2ec>)
 8008146:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800814a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814e:	ec51 0b19 	vmov	r0, r1, d9
 8008152:	f7f8 fce3 	bl	8000b1c <__aeabi_dcmplt>
 8008156:	2800      	cmp	r0, #0
 8008158:	d050      	beq.n	80081fc <_dtoa_r+0x244>
 800815a:	9b00      	ldr	r3, [sp, #0]
 800815c:	3b01      	subs	r3, #1
 800815e:	9300      	str	r3, [sp, #0]
 8008160:	2300      	movs	r3, #0
 8008162:	930b      	str	r3, [sp, #44]	; 0x2c
 8008164:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008166:	1b5d      	subs	r5, r3, r5
 8008168:	1e6b      	subs	r3, r5, #1
 800816a:	9305      	str	r3, [sp, #20]
 800816c:	bf45      	ittet	mi
 800816e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008172:	9304      	strmi	r3, [sp, #16]
 8008174:	2300      	movpl	r3, #0
 8008176:	2300      	movmi	r3, #0
 8008178:	bf4c      	ite	mi
 800817a:	9305      	strmi	r3, [sp, #20]
 800817c:	9304      	strpl	r3, [sp, #16]
 800817e:	9b00      	ldr	r3, [sp, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	db3d      	blt.n	8008200 <_dtoa_r+0x248>
 8008184:	9b05      	ldr	r3, [sp, #20]
 8008186:	9a00      	ldr	r2, [sp, #0]
 8008188:	920a      	str	r2, [sp, #40]	; 0x28
 800818a:	4413      	add	r3, r2
 800818c:	9305      	str	r3, [sp, #20]
 800818e:	2300      	movs	r3, #0
 8008190:	9307      	str	r3, [sp, #28]
 8008192:	9b06      	ldr	r3, [sp, #24]
 8008194:	2b09      	cmp	r3, #9
 8008196:	f200 8089 	bhi.w	80082ac <_dtoa_r+0x2f4>
 800819a:	2b05      	cmp	r3, #5
 800819c:	bfc4      	itt	gt
 800819e:	3b04      	subgt	r3, #4
 80081a0:	9306      	strgt	r3, [sp, #24]
 80081a2:	9b06      	ldr	r3, [sp, #24]
 80081a4:	f1a3 0302 	sub.w	r3, r3, #2
 80081a8:	bfcc      	ite	gt
 80081aa:	2500      	movgt	r5, #0
 80081ac:	2501      	movle	r5, #1
 80081ae:	2b03      	cmp	r3, #3
 80081b0:	f200 8087 	bhi.w	80082c2 <_dtoa_r+0x30a>
 80081b4:	e8df f003 	tbb	[pc, r3]
 80081b8:	59383a2d 	.word	0x59383a2d
 80081bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80081c0:	441d      	add	r5, r3
 80081c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80081c6:	2b20      	cmp	r3, #32
 80081c8:	bfc1      	itttt	gt
 80081ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80081ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80081d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80081d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80081da:	bfda      	itte	le
 80081dc:	f1c3 0320 	rsble	r3, r3, #32
 80081e0:	fa06 f003 	lslle.w	r0, r6, r3
 80081e4:	4318      	orrgt	r0, r3
 80081e6:	f7f8 f9ad 	bl	8000544 <__aeabi_ui2d>
 80081ea:	2301      	movs	r3, #1
 80081ec:	4606      	mov	r6, r0
 80081ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80081f2:	3d01      	subs	r5, #1
 80081f4:	930e      	str	r3, [sp, #56]	; 0x38
 80081f6:	e76a      	b.n	80080ce <_dtoa_r+0x116>
 80081f8:	2301      	movs	r3, #1
 80081fa:	e7b2      	b.n	8008162 <_dtoa_r+0x1aa>
 80081fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80081fe:	e7b1      	b.n	8008164 <_dtoa_r+0x1ac>
 8008200:	9b04      	ldr	r3, [sp, #16]
 8008202:	9a00      	ldr	r2, [sp, #0]
 8008204:	1a9b      	subs	r3, r3, r2
 8008206:	9304      	str	r3, [sp, #16]
 8008208:	4253      	negs	r3, r2
 800820a:	9307      	str	r3, [sp, #28]
 800820c:	2300      	movs	r3, #0
 800820e:	930a      	str	r3, [sp, #40]	; 0x28
 8008210:	e7bf      	b.n	8008192 <_dtoa_r+0x1da>
 8008212:	2300      	movs	r3, #0
 8008214:	9308      	str	r3, [sp, #32]
 8008216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008218:	2b00      	cmp	r3, #0
 800821a:	dc55      	bgt.n	80082c8 <_dtoa_r+0x310>
 800821c:	2301      	movs	r3, #1
 800821e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008222:	461a      	mov	r2, r3
 8008224:	9209      	str	r2, [sp, #36]	; 0x24
 8008226:	e00c      	b.n	8008242 <_dtoa_r+0x28a>
 8008228:	2301      	movs	r3, #1
 800822a:	e7f3      	b.n	8008214 <_dtoa_r+0x25c>
 800822c:	2300      	movs	r3, #0
 800822e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008230:	9308      	str	r3, [sp, #32]
 8008232:	9b00      	ldr	r3, [sp, #0]
 8008234:	4413      	add	r3, r2
 8008236:	9302      	str	r3, [sp, #8]
 8008238:	3301      	adds	r3, #1
 800823a:	2b01      	cmp	r3, #1
 800823c:	9303      	str	r3, [sp, #12]
 800823e:	bfb8      	it	lt
 8008240:	2301      	movlt	r3, #1
 8008242:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008244:	2200      	movs	r2, #0
 8008246:	6042      	str	r2, [r0, #4]
 8008248:	2204      	movs	r2, #4
 800824a:	f102 0614 	add.w	r6, r2, #20
 800824e:	429e      	cmp	r6, r3
 8008250:	6841      	ldr	r1, [r0, #4]
 8008252:	d93d      	bls.n	80082d0 <_dtoa_r+0x318>
 8008254:	4620      	mov	r0, r4
 8008256:	f000 fca9 	bl	8008bac <_Balloc>
 800825a:	9001      	str	r0, [sp, #4]
 800825c:	2800      	cmp	r0, #0
 800825e:	d13b      	bne.n	80082d8 <_dtoa_r+0x320>
 8008260:	4b11      	ldr	r3, [pc, #68]	; (80082a8 <_dtoa_r+0x2f0>)
 8008262:	4602      	mov	r2, r0
 8008264:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008268:	e6c0      	b.n	8007fec <_dtoa_r+0x34>
 800826a:	2301      	movs	r3, #1
 800826c:	e7df      	b.n	800822e <_dtoa_r+0x276>
 800826e:	bf00      	nop
 8008270:	636f4361 	.word	0x636f4361
 8008274:	3fd287a7 	.word	0x3fd287a7
 8008278:	8b60c8b3 	.word	0x8b60c8b3
 800827c:	3fc68a28 	.word	0x3fc68a28
 8008280:	509f79fb 	.word	0x509f79fb
 8008284:	3fd34413 	.word	0x3fd34413
 8008288:	0800b5ad 	.word	0x0800b5ad
 800828c:	0800b5c4 	.word	0x0800b5c4
 8008290:	7ff00000 	.word	0x7ff00000
 8008294:	0800b5a9 	.word	0x0800b5a9
 8008298:	0800b5a0 	.word	0x0800b5a0
 800829c:	0800b57d 	.word	0x0800b57d
 80082a0:	3ff80000 	.word	0x3ff80000
 80082a4:	0800b6b8 	.word	0x0800b6b8
 80082a8:	0800b61f 	.word	0x0800b61f
 80082ac:	2501      	movs	r5, #1
 80082ae:	2300      	movs	r3, #0
 80082b0:	9306      	str	r3, [sp, #24]
 80082b2:	9508      	str	r5, [sp, #32]
 80082b4:	f04f 33ff 	mov.w	r3, #4294967295
 80082b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80082bc:	2200      	movs	r2, #0
 80082be:	2312      	movs	r3, #18
 80082c0:	e7b0      	b.n	8008224 <_dtoa_r+0x26c>
 80082c2:	2301      	movs	r3, #1
 80082c4:	9308      	str	r3, [sp, #32]
 80082c6:	e7f5      	b.n	80082b4 <_dtoa_r+0x2fc>
 80082c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80082ce:	e7b8      	b.n	8008242 <_dtoa_r+0x28a>
 80082d0:	3101      	adds	r1, #1
 80082d2:	6041      	str	r1, [r0, #4]
 80082d4:	0052      	lsls	r2, r2, #1
 80082d6:	e7b8      	b.n	800824a <_dtoa_r+0x292>
 80082d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082da:	9a01      	ldr	r2, [sp, #4]
 80082dc:	601a      	str	r2, [r3, #0]
 80082de:	9b03      	ldr	r3, [sp, #12]
 80082e0:	2b0e      	cmp	r3, #14
 80082e2:	f200 809d 	bhi.w	8008420 <_dtoa_r+0x468>
 80082e6:	2d00      	cmp	r5, #0
 80082e8:	f000 809a 	beq.w	8008420 <_dtoa_r+0x468>
 80082ec:	9b00      	ldr	r3, [sp, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	dd32      	ble.n	8008358 <_dtoa_r+0x3a0>
 80082f2:	4ab7      	ldr	r2, [pc, #732]	; (80085d0 <_dtoa_r+0x618>)
 80082f4:	f003 030f 	and.w	r3, r3, #15
 80082f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80082fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008300:	9b00      	ldr	r3, [sp, #0]
 8008302:	05d8      	lsls	r0, r3, #23
 8008304:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008308:	d516      	bpl.n	8008338 <_dtoa_r+0x380>
 800830a:	4bb2      	ldr	r3, [pc, #712]	; (80085d4 <_dtoa_r+0x61c>)
 800830c:	ec51 0b19 	vmov	r0, r1, d9
 8008310:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008314:	f7f8 faba 	bl	800088c <__aeabi_ddiv>
 8008318:	f007 070f 	and.w	r7, r7, #15
 800831c:	4682      	mov	sl, r0
 800831e:	468b      	mov	fp, r1
 8008320:	2503      	movs	r5, #3
 8008322:	4eac      	ldr	r6, [pc, #688]	; (80085d4 <_dtoa_r+0x61c>)
 8008324:	b957      	cbnz	r7, 800833c <_dtoa_r+0x384>
 8008326:	4642      	mov	r2, r8
 8008328:	464b      	mov	r3, r9
 800832a:	4650      	mov	r0, sl
 800832c:	4659      	mov	r1, fp
 800832e:	f7f8 faad 	bl	800088c <__aeabi_ddiv>
 8008332:	4682      	mov	sl, r0
 8008334:	468b      	mov	fp, r1
 8008336:	e028      	b.n	800838a <_dtoa_r+0x3d2>
 8008338:	2502      	movs	r5, #2
 800833a:	e7f2      	b.n	8008322 <_dtoa_r+0x36a>
 800833c:	07f9      	lsls	r1, r7, #31
 800833e:	d508      	bpl.n	8008352 <_dtoa_r+0x39a>
 8008340:	4640      	mov	r0, r8
 8008342:	4649      	mov	r1, r9
 8008344:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008348:	f7f8 f976 	bl	8000638 <__aeabi_dmul>
 800834c:	3501      	adds	r5, #1
 800834e:	4680      	mov	r8, r0
 8008350:	4689      	mov	r9, r1
 8008352:	107f      	asrs	r7, r7, #1
 8008354:	3608      	adds	r6, #8
 8008356:	e7e5      	b.n	8008324 <_dtoa_r+0x36c>
 8008358:	f000 809b 	beq.w	8008492 <_dtoa_r+0x4da>
 800835c:	9b00      	ldr	r3, [sp, #0]
 800835e:	4f9d      	ldr	r7, [pc, #628]	; (80085d4 <_dtoa_r+0x61c>)
 8008360:	425e      	negs	r6, r3
 8008362:	4b9b      	ldr	r3, [pc, #620]	; (80085d0 <_dtoa_r+0x618>)
 8008364:	f006 020f 	and.w	r2, r6, #15
 8008368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800836c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008370:	ec51 0b19 	vmov	r0, r1, d9
 8008374:	f7f8 f960 	bl	8000638 <__aeabi_dmul>
 8008378:	1136      	asrs	r6, r6, #4
 800837a:	4682      	mov	sl, r0
 800837c:	468b      	mov	fp, r1
 800837e:	2300      	movs	r3, #0
 8008380:	2502      	movs	r5, #2
 8008382:	2e00      	cmp	r6, #0
 8008384:	d17a      	bne.n	800847c <_dtoa_r+0x4c4>
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1d3      	bne.n	8008332 <_dtoa_r+0x37a>
 800838a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800838c:	2b00      	cmp	r3, #0
 800838e:	f000 8082 	beq.w	8008496 <_dtoa_r+0x4de>
 8008392:	4b91      	ldr	r3, [pc, #580]	; (80085d8 <_dtoa_r+0x620>)
 8008394:	2200      	movs	r2, #0
 8008396:	4650      	mov	r0, sl
 8008398:	4659      	mov	r1, fp
 800839a:	f7f8 fbbf 	bl	8000b1c <__aeabi_dcmplt>
 800839e:	2800      	cmp	r0, #0
 80083a0:	d079      	beq.n	8008496 <_dtoa_r+0x4de>
 80083a2:	9b03      	ldr	r3, [sp, #12]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d076      	beq.n	8008496 <_dtoa_r+0x4de>
 80083a8:	9b02      	ldr	r3, [sp, #8]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	dd36      	ble.n	800841c <_dtoa_r+0x464>
 80083ae:	9b00      	ldr	r3, [sp, #0]
 80083b0:	4650      	mov	r0, sl
 80083b2:	4659      	mov	r1, fp
 80083b4:	1e5f      	subs	r7, r3, #1
 80083b6:	2200      	movs	r2, #0
 80083b8:	4b88      	ldr	r3, [pc, #544]	; (80085dc <_dtoa_r+0x624>)
 80083ba:	f7f8 f93d 	bl	8000638 <__aeabi_dmul>
 80083be:	9e02      	ldr	r6, [sp, #8]
 80083c0:	4682      	mov	sl, r0
 80083c2:	468b      	mov	fp, r1
 80083c4:	3501      	adds	r5, #1
 80083c6:	4628      	mov	r0, r5
 80083c8:	f7f8 f8cc 	bl	8000564 <__aeabi_i2d>
 80083cc:	4652      	mov	r2, sl
 80083ce:	465b      	mov	r3, fp
 80083d0:	f7f8 f932 	bl	8000638 <__aeabi_dmul>
 80083d4:	4b82      	ldr	r3, [pc, #520]	; (80085e0 <_dtoa_r+0x628>)
 80083d6:	2200      	movs	r2, #0
 80083d8:	f7f7 ff78 	bl	80002cc <__adddf3>
 80083dc:	46d0      	mov	r8, sl
 80083de:	46d9      	mov	r9, fp
 80083e0:	4682      	mov	sl, r0
 80083e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80083e6:	2e00      	cmp	r6, #0
 80083e8:	d158      	bne.n	800849c <_dtoa_r+0x4e4>
 80083ea:	4b7e      	ldr	r3, [pc, #504]	; (80085e4 <_dtoa_r+0x62c>)
 80083ec:	2200      	movs	r2, #0
 80083ee:	4640      	mov	r0, r8
 80083f0:	4649      	mov	r1, r9
 80083f2:	f7f7 ff69 	bl	80002c8 <__aeabi_dsub>
 80083f6:	4652      	mov	r2, sl
 80083f8:	465b      	mov	r3, fp
 80083fa:	4680      	mov	r8, r0
 80083fc:	4689      	mov	r9, r1
 80083fe:	f7f8 fbab 	bl	8000b58 <__aeabi_dcmpgt>
 8008402:	2800      	cmp	r0, #0
 8008404:	f040 8295 	bne.w	8008932 <_dtoa_r+0x97a>
 8008408:	4652      	mov	r2, sl
 800840a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800840e:	4640      	mov	r0, r8
 8008410:	4649      	mov	r1, r9
 8008412:	f7f8 fb83 	bl	8000b1c <__aeabi_dcmplt>
 8008416:	2800      	cmp	r0, #0
 8008418:	f040 8289 	bne.w	800892e <_dtoa_r+0x976>
 800841c:	ec5b ab19 	vmov	sl, fp, d9
 8008420:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008422:	2b00      	cmp	r3, #0
 8008424:	f2c0 8148 	blt.w	80086b8 <_dtoa_r+0x700>
 8008428:	9a00      	ldr	r2, [sp, #0]
 800842a:	2a0e      	cmp	r2, #14
 800842c:	f300 8144 	bgt.w	80086b8 <_dtoa_r+0x700>
 8008430:	4b67      	ldr	r3, [pc, #412]	; (80085d0 <_dtoa_r+0x618>)
 8008432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008436:	e9d3 8900 	ldrd	r8, r9, [r3]
 800843a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800843c:	2b00      	cmp	r3, #0
 800843e:	f280 80d5 	bge.w	80085ec <_dtoa_r+0x634>
 8008442:	9b03      	ldr	r3, [sp, #12]
 8008444:	2b00      	cmp	r3, #0
 8008446:	f300 80d1 	bgt.w	80085ec <_dtoa_r+0x634>
 800844a:	f040 826f 	bne.w	800892c <_dtoa_r+0x974>
 800844e:	4b65      	ldr	r3, [pc, #404]	; (80085e4 <_dtoa_r+0x62c>)
 8008450:	2200      	movs	r2, #0
 8008452:	4640      	mov	r0, r8
 8008454:	4649      	mov	r1, r9
 8008456:	f7f8 f8ef 	bl	8000638 <__aeabi_dmul>
 800845a:	4652      	mov	r2, sl
 800845c:	465b      	mov	r3, fp
 800845e:	f7f8 fb71 	bl	8000b44 <__aeabi_dcmpge>
 8008462:	9e03      	ldr	r6, [sp, #12]
 8008464:	4637      	mov	r7, r6
 8008466:	2800      	cmp	r0, #0
 8008468:	f040 8245 	bne.w	80088f6 <_dtoa_r+0x93e>
 800846c:	9d01      	ldr	r5, [sp, #4]
 800846e:	2331      	movs	r3, #49	; 0x31
 8008470:	f805 3b01 	strb.w	r3, [r5], #1
 8008474:	9b00      	ldr	r3, [sp, #0]
 8008476:	3301      	adds	r3, #1
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	e240      	b.n	80088fe <_dtoa_r+0x946>
 800847c:	07f2      	lsls	r2, r6, #31
 800847e:	d505      	bpl.n	800848c <_dtoa_r+0x4d4>
 8008480:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008484:	f7f8 f8d8 	bl	8000638 <__aeabi_dmul>
 8008488:	3501      	adds	r5, #1
 800848a:	2301      	movs	r3, #1
 800848c:	1076      	asrs	r6, r6, #1
 800848e:	3708      	adds	r7, #8
 8008490:	e777      	b.n	8008382 <_dtoa_r+0x3ca>
 8008492:	2502      	movs	r5, #2
 8008494:	e779      	b.n	800838a <_dtoa_r+0x3d2>
 8008496:	9f00      	ldr	r7, [sp, #0]
 8008498:	9e03      	ldr	r6, [sp, #12]
 800849a:	e794      	b.n	80083c6 <_dtoa_r+0x40e>
 800849c:	9901      	ldr	r1, [sp, #4]
 800849e:	4b4c      	ldr	r3, [pc, #304]	; (80085d0 <_dtoa_r+0x618>)
 80084a0:	4431      	add	r1, r6
 80084a2:	910d      	str	r1, [sp, #52]	; 0x34
 80084a4:	9908      	ldr	r1, [sp, #32]
 80084a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80084aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80084ae:	2900      	cmp	r1, #0
 80084b0:	d043      	beq.n	800853a <_dtoa_r+0x582>
 80084b2:	494d      	ldr	r1, [pc, #308]	; (80085e8 <_dtoa_r+0x630>)
 80084b4:	2000      	movs	r0, #0
 80084b6:	f7f8 f9e9 	bl	800088c <__aeabi_ddiv>
 80084ba:	4652      	mov	r2, sl
 80084bc:	465b      	mov	r3, fp
 80084be:	f7f7 ff03 	bl	80002c8 <__aeabi_dsub>
 80084c2:	9d01      	ldr	r5, [sp, #4]
 80084c4:	4682      	mov	sl, r0
 80084c6:	468b      	mov	fp, r1
 80084c8:	4649      	mov	r1, r9
 80084ca:	4640      	mov	r0, r8
 80084cc:	f7f8 fb64 	bl	8000b98 <__aeabi_d2iz>
 80084d0:	4606      	mov	r6, r0
 80084d2:	f7f8 f847 	bl	8000564 <__aeabi_i2d>
 80084d6:	4602      	mov	r2, r0
 80084d8:	460b      	mov	r3, r1
 80084da:	4640      	mov	r0, r8
 80084dc:	4649      	mov	r1, r9
 80084de:	f7f7 fef3 	bl	80002c8 <__aeabi_dsub>
 80084e2:	3630      	adds	r6, #48	; 0x30
 80084e4:	f805 6b01 	strb.w	r6, [r5], #1
 80084e8:	4652      	mov	r2, sl
 80084ea:	465b      	mov	r3, fp
 80084ec:	4680      	mov	r8, r0
 80084ee:	4689      	mov	r9, r1
 80084f0:	f7f8 fb14 	bl	8000b1c <__aeabi_dcmplt>
 80084f4:	2800      	cmp	r0, #0
 80084f6:	d163      	bne.n	80085c0 <_dtoa_r+0x608>
 80084f8:	4642      	mov	r2, r8
 80084fa:	464b      	mov	r3, r9
 80084fc:	4936      	ldr	r1, [pc, #216]	; (80085d8 <_dtoa_r+0x620>)
 80084fe:	2000      	movs	r0, #0
 8008500:	f7f7 fee2 	bl	80002c8 <__aeabi_dsub>
 8008504:	4652      	mov	r2, sl
 8008506:	465b      	mov	r3, fp
 8008508:	f7f8 fb08 	bl	8000b1c <__aeabi_dcmplt>
 800850c:	2800      	cmp	r0, #0
 800850e:	f040 80b5 	bne.w	800867c <_dtoa_r+0x6c4>
 8008512:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008514:	429d      	cmp	r5, r3
 8008516:	d081      	beq.n	800841c <_dtoa_r+0x464>
 8008518:	4b30      	ldr	r3, [pc, #192]	; (80085dc <_dtoa_r+0x624>)
 800851a:	2200      	movs	r2, #0
 800851c:	4650      	mov	r0, sl
 800851e:	4659      	mov	r1, fp
 8008520:	f7f8 f88a 	bl	8000638 <__aeabi_dmul>
 8008524:	4b2d      	ldr	r3, [pc, #180]	; (80085dc <_dtoa_r+0x624>)
 8008526:	4682      	mov	sl, r0
 8008528:	468b      	mov	fp, r1
 800852a:	4640      	mov	r0, r8
 800852c:	4649      	mov	r1, r9
 800852e:	2200      	movs	r2, #0
 8008530:	f7f8 f882 	bl	8000638 <__aeabi_dmul>
 8008534:	4680      	mov	r8, r0
 8008536:	4689      	mov	r9, r1
 8008538:	e7c6      	b.n	80084c8 <_dtoa_r+0x510>
 800853a:	4650      	mov	r0, sl
 800853c:	4659      	mov	r1, fp
 800853e:	f7f8 f87b 	bl	8000638 <__aeabi_dmul>
 8008542:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008544:	9d01      	ldr	r5, [sp, #4]
 8008546:	930f      	str	r3, [sp, #60]	; 0x3c
 8008548:	4682      	mov	sl, r0
 800854a:	468b      	mov	fp, r1
 800854c:	4649      	mov	r1, r9
 800854e:	4640      	mov	r0, r8
 8008550:	f7f8 fb22 	bl	8000b98 <__aeabi_d2iz>
 8008554:	4606      	mov	r6, r0
 8008556:	f7f8 f805 	bl	8000564 <__aeabi_i2d>
 800855a:	3630      	adds	r6, #48	; 0x30
 800855c:	4602      	mov	r2, r0
 800855e:	460b      	mov	r3, r1
 8008560:	4640      	mov	r0, r8
 8008562:	4649      	mov	r1, r9
 8008564:	f7f7 feb0 	bl	80002c8 <__aeabi_dsub>
 8008568:	f805 6b01 	strb.w	r6, [r5], #1
 800856c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800856e:	429d      	cmp	r5, r3
 8008570:	4680      	mov	r8, r0
 8008572:	4689      	mov	r9, r1
 8008574:	f04f 0200 	mov.w	r2, #0
 8008578:	d124      	bne.n	80085c4 <_dtoa_r+0x60c>
 800857a:	4b1b      	ldr	r3, [pc, #108]	; (80085e8 <_dtoa_r+0x630>)
 800857c:	4650      	mov	r0, sl
 800857e:	4659      	mov	r1, fp
 8008580:	f7f7 fea4 	bl	80002cc <__adddf3>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	4640      	mov	r0, r8
 800858a:	4649      	mov	r1, r9
 800858c:	f7f8 fae4 	bl	8000b58 <__aeabi_dcmpgt>
 8008590:	2800      	cmp	r0, #0
 8008592:	d173      	bne.n	800867c <_dtoa_r+0x6c4>
 8008594:	4652      	mov	r2, sl
 8008596:	465b      	mov	r3, fp
 8008598:	4913      	ldr	r1, [pc, #76]	; (80085e8 <_dtoa_r+0x630>)
 800859a:	2000      	movs	r0, #0
 800859c:	f7f7 fe94 	bl	80002c8 <__aeabi_dsub>
 80085a0:	4602      	mov	r2, r0
 80085a2:	460b      	mov	r3, r1
 80085a4:	4640      	mov	r0, r8
 80085a6:	4649      	mov	r1, r9
 80085a8:	f7f8 fab8 	bl	8000b1c <__aeabi_dcmplt>
 80085ac:	2800      	cmp	r0, #0
 80085ae:	f43f af35 	beq.w	800841c <_dtoa_r+0x464>
 80085b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80085b4:	1e6b      	subs	r3, r5, #1
 80085b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80085b8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80085bc:	2b30      	cmp	r3, #48	; 0x30
 80085be:	d0f8      	beq.n	80085b2 <_dtoa_r+0x5fa>
 80085c0:	9700      	str	r7, [sp, #0]
 80085c2:	e049      	b.n	8008658 <_dtoa_r+0x6a0>
 80085c4:	4b05      	ldr	r3, [pc, #20]	; (80085dc <_dtoa_r+0x624>)
 80085c6:	f7f8 f837 	bl	8000638 <__aeabi_dmul>
 80085ca:	4680      	mov	r8, r0
 80085cc:	4689      	mov	r9, r1
 80085ce:	e7bd      	b.n	800854c <_dtoa_r+0x594>
 80085d0:	0800b6b8 	.word	0x0800b6b8
 80085d4:	0800b690 	.word	0x0800b690
 80085d8:	3ff00000 	.word	0x3ff00000
 80085dc:	40240000 	.word	0x40240000
 80085e0:	401c0000 	.word	0x401c0000
 80085e4:	40140000 	.word	0x40140000
 80085e8:	3fe00000 	.word	0x3fe00000
 80085ec:	9d01      	ldr	r5, [sp, #4]
 80085ee:	4656      	mov	r6, sl
 80085f0:	465f      	mov	r7, fp
 80085f2:	4642      	mov	r2, r8
 80085f4:	464b      	mov	r3, r9
 80085f6:	4630      	mov	r0, r6
 80085f8:	4639      	mov	r1, r7
 80085fa:	f7f8 f947 	bl	800088c <__aeabi_ddiv>
 80085fe:	f7f8 facb 	bl	8000b98 <__aeabi_d2iz>
 8008602:	4682      	mov	sl, r0
 8008604:	f7f7 ffae 	bl	8000564 <__aeabi_i2d>
 8008608:	4642      	mov	r2, r8
 800860a:	464b      	mov	r3, r9
 800860c:	f7f8 f814 	bl	8000638 <__aeabi_dmul>
 8008610:	4602      	mov	r2, r0
 8008612:	460b      	mov	r3, r1
 8008614:	4630      	mov	r0, r6
 8008616:	4639      	mov	r1, r7
 8008618:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800861c:	f7f7 fe54 	bl	80002c8 <__aeabi_dsub>
 8008620:	f805 6b01 	strb.w	r6, [r5], #1
 8008624:	9e01      	ldr	r6, [sp, #4]
 8008626:	9f03      	ldr	r7, [sp, #12]
 8008628:	1bae      	subs	r6, r5, r6
 800862a:	42b7      	cmp	r7, r6
 800862c:	4602      	mov	r2, r0
 800862e:	460b      	mov	r3, r1
 8008630:	d135      	bne.n	800869e <_dtoa_r+0x6e6>
 8008632:	f7f7 fe4b 	bl	80002cc <__adddf3>
 8008636:	4642      	mov	r2, r8
 8008638:	464b      	mov	r3, r9
 800863a:	4606      	mov	r6, r0
 800863c:	460f      	mov	r7, r1
 800863e:	f7f8 fa8b 	bl	8000b58 <__aeabi_dcmpgt>
 8008642:	b9d0      	cbnz	r0, 800867a <_dtoa_r+0x6c2>
 8008644:	4642      	mov	r2, r8
 8008646:	464b      	mov	r3, r9
 8008648:	4630      	mov	r0, r6
 800864a:	4639      	mov	r1, r7
 800864c:	f7f8 fa5c 	bl	8000b08 <__aeabi_dcmpeq>
 8008650:	b110      	cbz	r0, 8008658 <_dtoa_r+0x6a0>
 8008652:	f01a 0f01 	tst.w	sl, #1
 8008656:	d110      	bne.n	800867a <_dtoa_r+0x6c2>
 8008658:	4620      	mov	r0, r4
 800865a:	ee18 1a10 	vmov	r1, s16
 800865e:	f000 fae5 	bl	8008c2c <_Bfree>
 8008662:	2300      	movs	r3, #0
 8008664:	9800      	ldr	r0, [sp, #0]
 8008666:	702b      	strb	r3, [r5, #0]
 8008668:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800866a:	3001      	adds	r0, #1
 800866c:	6018      	str	r0, [r3, #0]
 800866e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008670:	2b00      	cmp	r3, #0
 8008672:	f43f acf1 	beq.w	8008058 <_dtoa_r+0xa0>
 8008676:	601d      	str	r5, [r3, #0]
 8008678:	e4ee      	b.n	8008058 <_dtoa_r+0xa0>
 800867a:	9f00      	ldr	r7, [sp, #0]
 800867c:	462b      	mov	r3, r5
 800867e:	461d      	mov	r5, r3
 8008680:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008684:	2a39      	cmp	r2, #57	; 0x39
 8008686:	d106      	bne.n	8008696 <_dtoa_r+0x6de>
 8008688:	9a01      	ldr	r2, [sp, #4]
 800868a:	429a      	cmp	r2, r3
 800868c:	d1f7      	bne.n	800867e <_dtoa_r+0x6c6>
 800868e:	9901      	ldr	r1, [sp, #4]
 8008690:	2230      	movs	r2, #48	; 0x30
 8008692:	3701      	adds	r7, #1
 8008694:	700a      	strb	r2, [r1, #0]
 8008696:	781a      	ldrb	r2, [r3, #0]
 8008698:	3201      	adds	r2, #1
 800869a:	701a      	strb	r2, [r3, #0]
 800869c:	e790      	b.n	80085c0 <_dtoa_r+0x608>
 800869e:	4ba6      	ldr	r3, [pc, #664]	; (8008938 <_dtoa_r+0x980>)
 80086a0:	2200      	movs	r2, #0
 80086a2:	f7f7 ffc9 	bl	8000638 <__aeabi_dmul>
 80086a6:	2200      	movs	r2, #0
 80086a8:	2300      	movs	r3, #0
 80086aa:	4606      	mov	r6, r0
 80086ac:	460f      	mov	r7, r1
 80086ae:	f7f8 fa2b 	bl	8000b08 <__aeabi_dcmpeq>
 80086b2:	2800      	cmp	r0, #0
 80086b4:	d09d      	beq.n	80085f2 <_dtoa_r+0x63a>
 80086b6:	e7cf      	b.n	8008658 <_dtoa_r+0x6a0>
 80086b8:	9a08      	ldr	r2, [sp, #32]
 80086ba:	2a00      	cmp	r2, #0
 80086bc:	f000 80d7 	beq.w	800886e <_dtoa_r+0x8b6>
 80086c0:	9a06      	ldr	r2, [sp, #24]
 80086c2:	2a01      	cmp	r2, #1
 80086c4:	f300 80ba 	bgt.w	800883c <_dtoa_r+0x884>
 80086c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80086ca:	2a00      	cmp	r2, #0
 80086cc:	f000 80b2 	beq.w	8008834 <_dtoa_r+0x87c>
 80086d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80086d4:	9e07      	ldr	r6, [sp, #28]
 80086d6:	9d04      	ldr	r5, [sp, #16]
 80086d8:	9a04      	ldr	r2, [sp, #16]
 80086da:	441a      	add	r2, r3
 80086dc:	9204      	str	r2, [sp, #16]
 80086de:	9a05      	ldr	r2, [sp, #20]
 80086e0:	2101      	movs	r1, #1
 80086e2:	441a      	add	r2, r3
 80086e4:	4620      	mov	r0, r4
 80086e6:	9205      	str	r2, [sp, #20]
 80086e8:	f000 fb58 	bl	8008d9c <__i2b>
 80086ec:	4607      	mov	r7, r0
 80086ee:	2d00      	cmp	r5, #0
 80086f0:	dd0c      	ble.n	800870c <_dtoa_r+0x754>
 80086f2:	9b05      	ldr	r3, [sp, #20]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	dd09      	ble.n	800870c <_dtoa_r+0x754>
 80086f8:	42ab      	cmp	r3, r5
 80086fa:	9a04      	ldr	r2, [sp, #16]
 80086fc:	bfa8      	it	ge
 80086fe:	462b      	movge	r3, r5
 8008700:	1ad2      	subs	r2, r2, r3
 8008702:	9204      	str	r2, [sp, #16]
 8008704:	9a05      	ldr	r2, [sp, #20]
 8008706:	1aed      	subs	r5, r5, r3
 8008708:	1ad3      	subs	r3, r2, r3
 800870a:	9305      	str	r3, [sp, #20]
 800870c:	9b07      	ldr	r3, [sp, #28]
 800870e:	b31b      	cbz	r3, 8008758 <_dtoa_r+0x7a0>
 8008710:	9b08      	ldr	r3, [sp, #32]
 8008712:	2b00      	cmp	r3, #0
 8008714:	f000 80af 	beq.w	8008876 <_dtoa_r+0x8be>
 8008718:	2e00      	cmp	r6, #0
 800871a:	dd13      	ble.n	8008744 <_dtoa_r+0x78c>
 800871c:	4639      	mov	r1, r7
 800871e:	4632      	mov	r2, r6
 8008720:	4620      	mov	r0, r4
 8008722:	f000 fbfb 	bl	8008f1c <__pow5mult>
 8008726:	ee18 2a10 	vmov	r2, s16
 800872a:	4601      	mov	r1, r0
 800872c:	4607      	mov	r7, r0
 800872e:	4620      	mov	r0, r4
 8008730:	f000 fb4a 	bl	8008dc8 <__multiply>
 8008734:	ee18 1a10 	vmov	r1, s16
 8008738:	4680      	mov	r8, r0
 800873a:	4620      	mov	r0, r4
 800873c:	f000 fa76 	bl	8008c2c <_Bfree>
 8008740:	ee08 8a10 	vmov	s16, r8
 8008744:	9b07      	ldr	r3, [sp, #28]
 8008746:	1b9a      	subs	r2, r3, r6
 8008748:	d006      	beq.n	8008758 <_dtoa_r+0x7a0>
 800874a:	ee18 1a10 	vmov	r1, s16
 800874e:	4620      	mov	r0, r4
 8008750:	f000 fbe4 	bl	8008f1c <__pow5mult>
 8008754:	ee08 0a10 	vmov	s16, r0
 8008758:	2101      	movs	r1, #1
 800875a:	4620      	mov	r0, r4
 800875c:	f000 fb1e 	bl	8008d9c <__i2b>
 8008760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008762:	2b00      	cmp	r3, #0
 8008764:	4606      	mov	r6, r0
 8008766:	f340 8088 	ble.w	800887a <_dtoa_r+0x8c2>
 800876a:	461a      	mov	r2, r3
 800876c:	4601      	mov	r1, r0
 800876e:	4620      	mov	r0, r4
 8008770:	f000 fbd4 	bl	8008f1c <__pow5mult>
 8008774:	9b06      	ldr	r3, [sp, #24]
 8008776:	2b01      	cmp	r3, #1
 8008778:	4606      	mov	r6, r0
 800877a:	f340 8081 	ble.w	8008880 <_dtoa_r+0x8c8>
 800877e:	f04f 0800 	mov.w	r8, #0
 8008782:	6933      	ldr	r3, [r6, #16]
 8008784:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008788:	6918      	ldr	r0, [r3, #16]
 800878a:	f000 fab7 	bl	8008cfc <__hi0bits>
 800878e:	f1c0 0020 	rsb	r0, r0, #32
 8008792:	9b05      	ldr	r3, [sp, #20]
 8008794:	4418      	add	r0, r3
 8008796:	f010 001f 	ands.w	r0, r0, #31
 800879a:	f000 8092 	beq.w	80088c2 <_dtoa_r+0x90a>
 800879e:	f1c0 0320 	rsb	r3, r0, #32
 80087a2:	2b04      	cmp	r3, #4
 80087a4:	f340 808a 	ble.w	80088bc <_dtoa_r+0x904>
 80087a8:	f1c0 001c 	rsb	r0, r0, #28
 80087ac:	9b04      	ldr	r3, [sp, #16]
 80087ae:	4403      	add	r3, r0
 80087b0:	9304      	str	r3, [sp, #16]
 80087b2:	9b05      	ldr	r3, [sp, #20]
 80087b4:	4403      	add	r3, r0
 80087b6:	4405      	add	r5, r0
 80087b8:	9305      	str	r3, [sp, #20]
 80087ba:	9b04      	ldr	r3, [sp, #16]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	dd07      	ble.n	80087d0 <_dtoa_r+0x818>
 80087c0:	ee18 1a10 	vmov	r1, s16
 80087c4:	461a      	mov	r2, r3
 80087c6:	4620      	mov	r0, r4
 80087c8:	f000 fc02 	bl	8008fd0 <__lshift>
 80087cc:	ee08 0a10 	vmov	s16, r0
 80087d0:	9b05      	ldr	r3, [sp, #20]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	dd05      	ble.n	80087e2 <_dtoa_r+0x82a>
 80087d6:	4631      	mov	r1, r6
 80087d8:	461a      	mov	r2, r3
 80087da:	4620      	mov	r0, r4
 80087dc:	f000 fbf8 	bl	8008fd0 <__lshift>
 80087e0:	4606      	mov	r6, r0
 80087e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d06e      	beq.n	80088c6 <_dtoa_r+0x90e>
 80087e8:	ee18 0a10 	vmov	r0, s16
 80087ec:	4631      	mov	r1, r6
 80087ee:	f000 fc5f 	bl	80090b0 <__mcmp>
 80087f2:	2800      	cmp	r0, #0
 80087f4:	da67      	bge.n	80088c6 <_dtoa_r+0x90e>
 80087f6:	9b00      	ldr	r3, [sp, #0]
 80087f8:	3b01      	subs	r3, #1
 80087fa:	ee18 1a10 	vmov	r1, s16
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	220a      	movs	r2, #10
 8008802:	2300      	movs	r3, #0
 8008804:	4620      	mov	r0, r4
 8008806:	f000 fa33 	bl	8008c70 <__multadd>
 800880a:	9b08      	ldr	r3, [sp, #32]
 800880c:	ee08 0a10 	vmov	s16, r0
 8008810:	2b00      	cmp	r3, #0
 8008812:	f000 81b1 	beq.w	8008b78 <_dtoa_r+0xbc0>
 8008816:	2300      	movs	r3, #0
 8008818:	4639      	mov	r1, r7
 800881a:	220a      	movs	r2, #10
 800881c:	4620      	mov	r0, r4
 800881e:	f000 fa27 	bl	8008c70 <__multadd>
 8008822:	9b02      	ldr	r3, [sp, #8]
 8008824:	2b00      	cmp	r3, #0
 8008826:	4607      	mov	r7, r0
 8008828:	f300 808e 	bgt.w	8008948 <_dtoa_r+0x990>
 800882c:	9b06      	ldr	r3, [sp, #24]
 800882e:	2b02      	cmp	r3, #2
 8008830:	dc51      	bgt.n	80088d6 <_dtoa_r+0x91e>
 8008832:	e089      	b.n	8008948 <_dtoa_r+0x990>
 8008834:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008836:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800883a:	e74b      	b.n	80086d4 <_dtoa_r+0x71c>
 800883c:	9b03      	ldr	r3, [sp, #12]
 800883e:	1e5e      	subs	r6, r3, #1
 8008840:	9b07      	ldr	r3, [sp, #28]
 8008842:	42b3      	cmp	r3, r6
 8008844:	bfbf      	itttt	lt
 8008846:	9b07      	ldrlt	r3, [sp, #28]
 8008848:	9607      	strlt	r6, [sp, #28]
 800884a:	1af2      	sublt	r2, r6, r3
 800884c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800884e:	bfb6      	itet	lt
 8008850:	189b      	addlt	r3, r3, r2
 8008852:	1b9e      	subge	r6, r3, r6
 8008854:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008856:	9b03      	ldr	r3, [sp, #12]
 8008858:	bfb8      	it	lt
 800885a:	2600      	movlt	r6, #0
 800885c:	2b00      	cmp	r3, #0
 800885e:	bfb7      	itett	lt
 8008860:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008864:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008868:	1a9d      	sublt	r5, r3, r2
 800886a:	2300      	movlt	r3, #0
 800886c:	e734      	b.n	80086d8 <_dtoa_r+0x720>
 800886e:	9e07      	ldr	r6, [sp, #28]
 8008870:	9d04      	ldr	r5, [sp, #16]
 8008872:	9f08      	ldr	r7, [sp, #32]
 8008874:	e73b      	b.n	80086ee <_dtoa_r+0x736>
 8008876:	9a07      	ldr	r2, [sp, #28]
 8008878:	e767      	b.n	800874a <_dtoa_r+0x792>
 800887a:	9b06      	ldr	r3, [sp, #24]
 800887c:	2b01      	cmp	r3, #1
 800887e:	dc18      	bgt.n	80088b2 <_dtoa_r+0x8fa>
 8008880:	f1ba 0f00 	cmp.w	sl, #0
 8008884:	d115      	bne.n	80088b2 <_dtoa_r+0x8fa>
 8008886:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800888a:	b993      	cbnz	r3, 80088b2 <_dtoa_r+0x8fa>
 800888c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008890:	0d1b      	lsrs	r3, r3, #20
 8008892:	051b      	lsls	r3, r3, #20
 8008894:	b183      	cbz	r3, 80088b8 <_dtoa_r+0x900>
 8008896:	9b04      	ldr	r3, [sp, #16]
 8008898:	3301      	adds	r3, #1
 800889a:	9304      	str	r3, [sp, #16]
 800889c:	9b05      	ldr	r3, [sp, #20]
 800889e:	3301      	adds	r3, #1
 80088a0:	9305      	str	r3, [sp, #20]
 80088a2:	f04f 0801 	mov.w	r8, #1
 80088a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f47f af6a 	bne.w	8008782 <_dtoa_r+0x7ca>
 80088ae:	2001      	movs	r0, #1
 80088b0:	e76f      	b.n	8008792 <_dtoa_r+0x7da>
 80088b2:	f04f 0800 	mov.w	r8, #0
 80088b6:	e7f6      	b.n	80088a6 <_dtoa_r+0x8ee>
 80088b8:	4698      	mov	r8, r3
 80088ba:	e7f4      	b.n	80088a6 <_dtoa_r+0x8ee>
 80088bc:	f43f af7d 	beq.w	80087ba <_dtoa_r+0x802>
 80088c0:	4618      	mov	r0, r3
 80088c2:	301c      	adds	r0, #28
 80088c4:	e772      	b.n	80087ac <_dtoa_r+0x7f4>
 80088c6:	9b03      	ldr	r3, [sp, #12]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	dc37      	bgt.n	800893c <_dtoa_r+0x984>
 80088cc:	9b06      	ldr	r3, [sp, #24]
 80088ce:	2b02      	cmp	r3, #2
 80088d0:	dd34      	ble.n	800893c <_dtoa_r+0x984>
 80088d2:	9b03      	ldr	r3, [sp, #12]
 80088d4:	9302      	str	r3, [sp, #8]
 80088d6:	9b02      	ldr	r3, [sp, #8]
 80088d8:	b96b      	cbnz	r3, 80088f6 <_dtoa_r+0x93e>
 80088da:	4631      	mov	r1, r6
 80088dc:	2205      	movs	r2, #5
 80088de:	4620      	mov	r0, r4
 80088e0:	f000 f9c6 	bl	8008c70 <__multadd>
 80088e4:	4601      	mov	r1, r0
 80088e6:	4606      	mov	r6, r0
 80088e8:	ee18 0a10 	vmov	r0, s16
 80088ec:	f000 fbe0 	bl	80090b0 <__mcmp>
 80088f0:	2800      	cmp	r0, #0
 80088f2:	f73f adbb 	bgt.w	800846c <_dtoa_r+0x4b4>
 80088f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f8:	9d01      	ldr	r5, [sp, #4]
 80088fa:	43db      	mvns	r3, r3
 80088fc:	9300      	str	r3, [sp, #0]
 80088fe:	f04f 0800 	mov.w	r8, #0
 8008902:	4631      	mov	r1, r6
 8008904:	4620      	mov	r0, r4
 8008906:	f000 f991 	bl	8008c2c <_Bfree>
 800890a:	2f00      	cmp	r7, #0
 800890c:	f43f aea4 	beq.w	8008658 <_dtoa_r+0x6a0>
 8008910:	f1b8 0f00 	cmp.w	r8, #0
 8008914:	d005      	beq.n	8008922 <_dtoa_r+0x96a>
 8008916:	45b8      	cmp	r8, r7
 8008918:	d003      	beq.n	8008922 <_dtoa_r+0x96a>
 800891a:	4641      	mov	r1, r8
 800891c:	4620      	mov	r0, r4
 800891e:	f000 f985 	bl	8008c2c <_Bfree>
 8008922:	4639      	mov	r1, r7
 8008924:	4620      	mov	r0, r4
 8008926:	f000 f981 	bl	8008c2c <_Bfree>
 800892a:	e695      	b.n	8008658 <_dtoa_r+0x6a0>
 800892c:	2600      	movs	r6, #0
 800892e:	4637      	mov	r7, r6
 8008930:	e7e1      	b.n	80088f6 <_dtoa_r+0x93e>
 8008932:	9700      	str	r7, [sp, #0]
 8008934:	4637      	mov	r7, r6
 8008936:	e599      	b.n	800846c <_dtoa_r+0x4b4>
 8008938:	40240000 	.word	0x40240000
 800893c:	9b08      	ldr	r3, [sp, #32]
 800893e:	2b00      	cmp	r3, #0
 8008940:	f000 80ca 	beq.w	8008ad8 <_dtoa_r+0xb20>
 8008944:	9b03      	ldr	r3, [sp, #12]
 8008946:	9302      	str	r3, [sp, #8]
 8008948:	2d00      	cmp	r5, #0
 800894a:	dd05      	ble.n	8008958 <_dtoa_r+0x9a0>
 800894c:	4639      	mov	r1, r7
 800894e:	462a      	mov	r2, r5
 8008950:	4620      	mov	r0, r4
 8008952:	f000 fb3d 	bl	8008fd0 <__lshift>
 8008956:	4607      	mov	r7, r0
 8008958:	f1b8 0f00 	cmp.w	r8, #0
 800895c:	d05b      	beq.n	8008a16 <_dtoa_r+0xa5e>
 800895e:	6879      	ldr	r1, [r7, #4]
 8008960:	4620      	mov	r0, r4
 8008962:	f000 f923 	bl	8008bac <_Balloc>
 8008966:	4605      	mov	r5, r0
 8008968:	b928      	cbnz	r0, 8008976 <_dtoa_r+0x9be>
 800896a:	4b87      	ldr	r3, [pc, #540]	; (8008b88 <_dtoa_r+0xbd0>)
 800896c:	4602      	mov	r2, r0
 800896e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008972:	f7ff bb3b 	b.w	8007fec <_dtoa_r+0x34>
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	3202      	adds	r2, #2
 800897a:	0092      	lsls	r2, r2, #2
 800897c:	f107 010c 	add.w	r1, r7, #12
 8008980:	300c      	adds	r0, #12
 8008982:	f7fe fe0b 	bl	800759c <memcpy>
 8008986:	2201      	movs	r2, #1
 8008988:	4629      	mov	r1, r5
 800898a:	4620      	mov	r0, r4
 800898c:	f000 fb20 	bl	8008fd0 <__lshift>
 8008990:	9b01      	ldr	r3, [sp, #4]
 8008992:	f103 0901 	add.w	r9, r3, #1
 8008996:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800899a:	4413      	add	r3, r2
 800899c:	9305      	str	r3, [sp, #20]
 800899e:	f00a 0301 	and.w	r3, sl, #1
 80089a2:	46b8      	mov	r8, r7
 80089a4:	9304      	str	r3, [sp, #16]
 80089a6:	4607      	mov	r7, r0
 80089a8:	4631      	mov	r1, r6
 80089aa:	ee18 0a10 	vmov	r0, s16
 80089ae:	f7ff fa75 	bl	8007e9c <quorem>
 80089b2:	4641      	mov	r1, r8
 80089b4:	9002      	str	r0, [sp, #8]
 80089b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80089ba:	ee18 0a10 	vmov	r0, s16
 80089be:	f000 fb77 	bl	80090b0 <__mcmp>
 80089c2:	463a      	mov	r2, r7
 80089c4:	9003      	str	r0, [sp, #12]
 80089c6:	4631      	mov	r1, r6
 80089c8:	4620      	mov	r0, r4
 80089ca:	f000 fb8d 	bl	80090e8 <__mdiff>
 80089ce:	68c2      	ldr	r2, [r0, #12]
 80089d0:	f109 3bff 	add.w	fp, r9, #4294967295
 80089d4:	4605      	mov	r5, r0
 80089d6:	bb02      	cbnz	r2, 8008a1a <_dtoa_r+0xa62>
 80089d8:	4601      	mov	r1, r0
 80089da:	ee18 0a10 	vmov	r0, s16
 80089de:	f000 fb67 	bl	80090b0 <__mcmp>
 80089e2:	4602      	mov	r2, r0
 80089e4:	4629      	mov	r1, r5
 80089e6:	4620      	mov	r0, r4
 80089e8:	9207      	str	r2, [sp, #28]
 80089ea:	f000 f91f 	bl	8008c2c <_Bfree>
 80089ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80089f2:	ea43 0102 	orr.w	r1, r3, r2
 80089f6:	9b04      	ldr	r3, [sp, #16]
 80089f8:	430b      	orrs	r3, r1
 80089fa:	464d      	mov	r5, r9
 80089fc:	d10f      	bne.n	8008a1e <_dtoa_r+0xa66>
 80089fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a02:	d02a      	beq.n	8008a5a <_dtoa_r+0xaa2>
 8008a04:	9b03      	ldr	r3, [sp, #12]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	dd02      	ble.n	8008a10 <_dtoa_r+0xa58>
 8008a0a:	9b02      	ldr	r3, [sp, #8]
 8008a0c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008a10:	f88b a000 	strb.w	sl, [fp]
 8008a14:	e775      	b.n	8008902 <_dtoa_r+0x94a>
 8008a16:	4638      	mov	r0, r7
 8008a18:	e7ba      	b.n	8008990 <_dtoa_r+0x9d8>
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	e7e2      	b.n	80089e4 <_dtoa_r+0xa2c>
 8008a1e:	9b03      	ldr	r3, [sp, #12]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	db04      	blt.n	8008a2e <_dtoa_r+0xa76>
 8008a24:	9906      	ldr	r1, [sp, #24]
 8008a26:	430b      	orrs	r3, r1
 8008a28:	9904      	ldr	r1, [sp, #16]
 8008a2a:	430b      	orrs	r3, r1
 8008a2c:	d122      	bne.n	8008a74 <_dtoa_r+0xabc>
 8008a2e:	2a00      	cmp	r2, #0
 8008a30:	ddee      	ble.n	8008a10 <_dtoa_r+0xa58>
 8008a32:	ee18 1a10 	vmov	r1, s16
 8008a36:	2201      	movs	r2, #1
 8008a38:	4620      	mov	r0, r4
 8008a3a:	f000 fac9 	bl	8008fd0 <__lshift>
 8008a3e:	4631      	mov	r1, r6
 8008a40:	ee08 0a10 	vmov	s16, r0
 8008a44:	f000 fb34 	bl	80090b0 <__mcmp>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	dc03      	bgt.n	8008a54 <_dtoa_r+0xa9c>
 8008a4c:	d1e0      	bne.n	8008a10 <_dtoa_r+0xa58>
 8008a4e:	f01a 0f01 	tst.w	sl, #1
 8008a52:	d0dd      	beq.n	8008a10 <_dtoa_r+0xa58>
 8008a54:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a58:	d1d7      	bne.n	8008a0a <_dtoa_r+0xa52>
 8008a5a:	2339      	movs	r3, #57	; 0x39
 8008a5c:	f88b 3000 	strb.w	r3, [fp]
 8008a60:	462b      	mov	r3, r5
 8008a62:	461d      	mov	r5, r3
 8008a64:	3b01      	subs	r3, #1
 8008a66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a6a:	2a39      	cmp	r2, #57	; 0x39
 8008a6c:	d071      	beq.n	8008b52 <_dtoa_r+0xb9a>
 8008a6e:	3201      	adds	r2, #1
 8008a70:	701a      	strb	r2, [r3, #0]
 8008a72:	e746      	b.n	8008902 <_dtoa_r+0x94a>
 8008a74:	2a00      	cmp	r2, #0
 8008a76:	dd07      	ble.n	8008a88 <_dtoa_r+0xad0>
 8008a78:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a7c:	d0ed      	beq.n	8008a5a <_dtoa_r+0xaa2>
 8008a7e:	f10a 0301 	add.w	r3, sl, #1
 8008a82:	f88b 3000 	strb.w	r3, [fp]
 8008a86:	e73c      	b.n	8008902 <_dtoa_r+0x94a>
 8008a88:	9b05      	ldr	r3, [sp, #20]
 8008a8a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008a8e:	4599      	cmp	r9, r3
 8008a90:	d047      	beq.n	8008b22 <_dtoa_r+0xb6a>
 8008a92:	ee18 1a10 	vmov	r1, s16
 8008a96:	2300      	movs	r3, #0
 8008a98:	220a      	movs	r2, #10
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	f000 f8e8 	bl	8008c70 <__multadd>
 8008aa0:	45b8      	cmp	r8, r7
 8008aa2:	ee08 0a10 	vmov	s16, r0
 8008aa6:	f04f 0300 	mov.w	r3, #0
 8008aaa:	f04f 020a 	mov.w	r2, #10
 8008aae:	4641      	mov	r1, r8
 8008ab0:	4620      	mov	r0, r4
 8008ab2:	d106      	bne.n	8008ac2 <_dtoa_r+0xb0a>
 8008ab4:	f000 f8dc 	bl	8008c70 <__multadd>
 8008ab8:	4680      	mov	r8, r0
 8008aba:	4607      	mov	r7, r0
 8008abc:	f109 0901 	add.w	r9, r9, #1
 8008ac0:	e772      	b.n	80089a8 <_dtoa_r+0x9f0>
 8008ac2:	f000 f8d5 	bl	8008c70 <__multadd>
 8008ac6:	4639      	mov	r1, r7
 8008ac8:	4680      	mov	r8, r0
 8008aca:	2300      	movs	r3, #0
 8008acc:	220a      	movs	r2, #10
 8008ace:	4620      	mov	r0, r4
 8008ad0:	f000 f8ce 	bl	8008c70 <__multadd>
 8008ad4:	4607      	mov	r7, r0
 8008ad6:	e7f1      	b.n	8008abc <_dtoa_r+0xb04>
 8008ad8:	9b03      	ldr	r3, [sp, #12]
 8008ada:	9302      	str	r3, [sp, #8]
 8008adc:	9d01      	ldr	r5, [sp, #4]
 8008ade:	ee18 0a10 	vmov	r0, s16
 8008ae2:	4631      	mov	r1, r6
 8008ae4:	f7ff f9da 	bl	8007e9c <quorem>
 8008ae8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008aec:	9b01      	ldr	r3, [sp, #4]
 8008aee:	f805 ab01 	strb.w	sl, [r5], #1
 8008af2:	1aea      	subs	r2, r5, r3
 8008af4:	9b02      	ldr	r3, [sp, #8]
 8008af6:	4293      	cmp	r3, r2
 8008af8:	dd09      	ble.n	8008b0e <_dtoa_r+0xb56>
 8008afa:	ee18 1a10 	vmov	r1, s16
 8008afe:	2300      	movs	r3, #0
 8008b00:	220a      	movs	r2, #10
 8008b02:	4620      	mov	r0, r4
 8008b04:	f000 f8b4 	bl	8008c70 <__multadd>
 8008b08:	ee08 0a10 	vmov	s16, r0
 8008b0c:	e7e7      	b.n	8008ade <_dtoa_r+0xb26>
 8008b0e:	9b02      	ldr	r3, [sp, #8]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	bfc8      	it	gt
 8008b14:	461d      	movgt	r5, r3
 8008b16:	9b01      	ldr	r3, [sp, #4]
 8008b18:	bfd8      	it	le
 8008b1a:	2501      	movle	r5, #1
 8008b1c:	441d      	add	r5, r3
 8008b1e:	f04f 0800 	mov.w	r8, #0
 8008b22:	ee18 1a10 	vmov	r1, s16
 8008b26:	2201      	movs	r2, #1
 8008b28:	4620      	mov	r0, r4
 8008b2a:	f000 fa51 	bl	8008fd0 <__lshift>
 8008b2e:	4631      	mov	r1, r6
 8008b30:	ee08 0a10 	vmov	s16, r0
 8008b34:	f000 fabc 	bl	80090b0 <__mcmp>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	dc91      	bgt.n	8008a60 <_dtoa_r+0xaa8>
 8008b3c:	d102      	bne.n	8008b44 <_dtoa_r+0xb8c>
 8008b3e:	f01a 0f01 	tst.w	sl, #1
 8008b42:	d18d      	bne.n	8008a60 <_dtoa_r+0xaa8>
 8008b44:	462b      	mov	r3, r5
 8008b46:	461d      	mov	r5, r3
 8008b48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b4c:	2a30      	cmp	r2, #48	; 0x30
 8008b4e:	d0fa      	beq.n	8008b46 <_dtoa_r+0xb8e>
 8008b50:	e6d7      	b.n	8008902 <_dtoa_r+0x94a>
 8008b52:	9a01      	ldr	r2, [sp, #4]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d184      	bne.n	8008a62 <_dtoa_r+0xaaa>
 8008b58:	9b00      	ldr	r3, [sp, #0]
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	9300      	str	r3, [sp, #0]
 8008b5e:	2331      	movs	r3, #49	; 0x31
 8008b60:	7013      	strb	r3, [r2, #0]
 8008b62:	e6ce      	b.n	8008902 <_dtoa_r+0x94a>
 8008b64:	4b09      	ldr	r3, [pc, #36]	; (8008b8c <_dtoa_r+0xbd4>)
 8008b66:	f7ff ba95 	b.w	8008094 <_dtoa_r+0xdc>
 8008b6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f47f aa6e 	bne.w	800804e <_dtoa_r+0x96>
 8008b72:	4b07      	ldr	r3, [pc, #28]	; (8008b90 <_dtoa_r+0xbd8>)
 8008b74:	f7ff ba8e 	b.w	8008094 <_dtoa_r+0xdc>
 8008b78:	9b02      	ldr	r3, [sp, #8]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	dcae      	bgt.n	8008adc <_dtoa_r+0xb24>
 8008b7e:	9b06      	ldr	r3, [sp, #24]
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	f73f aea8 	bgt.w	80088d6 <_dtoa_r+0x91e>
 8008b86:	e7a9      	b.n	8008adc <_dtoa_r+0xb24>
 8008b88:	0800b61f 	.word	0x0800b61f
 8008b8c:	0800b57c 	.word	0x0800b57c
 8008b90:	0800b5a0 	.word	0x0800b5a0

08008b94 <_localeconv_r>:
 8008b94:	4800      	ldr	r0, [pc, #0]	; (8008b98 <_localeconv_r+0x4>)
 8008b96:	4770      	bx	lr
 8008b98:	20000168 	.word	0x20000168

08008b9c <malloc>:
 8008b9c:	4b02      	ldr	r3, [pc, #8]	; (8008ba8 <malloc+0xc>)
 8008b9e:	4601      	mov	r1, r0
 8008ba0:	6818      	ldr	r0, [r3, #0]
 8008ba2:	f000 bc09 	b.w	80093b8 <_malloc_r>
 8008ba6:	bf00      	nop
 8008ba8:	20000014 	.word	0x20000014

08008bac <_Balloc>:
 8008bac:	b570      	push	{r4, r5, r6, lr}
 8008bae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bb0:	4604      	mov	r4, r0
 8008bb2:	460d      	mov	r5, r1
 8008bb4:	b976      	cbnz	r6, 8008bd4 <_Balloc+0x28>
 8008bb6:	2010      	movs	r0, #16
 8008bb8:	f7ff fff0 	bl	8008b9c <malloc>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	6260      	str	r0, [r4, #36]	; 0x24
 8008bc0:	b920      	cbnz	r0, 8008bcc <_Balloc+0x20>
 8008bc2:	4b18      	ldr	r3, [pc, #96]	; (8008c24 <_Balloc+0x78>)
 8008bc4:	4818      	ldr	r0, [pc, #96]	; (8008c28 <_Balloc+0x7c>)
 8008bc6:	2166      	movs	r1, #102	; 0x66
 8008bc8:	f000 fc7a 	bl	80094c0 <__assert_func>
 8008bcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bd0:	6006      	str	r6, [r0, #0]
 8008bd2:	60c6      	str	r6, [r0, #12]
 8008bd4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bd6:	68f3      	ldr	r3, [r6, #12]
 8008bd8:	b183      	cbz	r3, 8008bfc <_Balloc+0x50>
 8008bda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008be2:	b9b8      	cbnz	r0, 8008c14 <_Balloc+0x68>
 8008be4:	2101      	movs	r1, #1
 8008be6:	fa01 f605 	lsl.w	r6, r1, r5
 8008bea:	1d72      	adds	r2, r6, #5
 8008bec:	0092      	lsls	r2, r2, #2
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f000 fb60 	bl	80092b4 <_calloc_r>
 8008bf4:	b160      	cbz	r0, 8008c10 <_Balloc+0x64>
 8008bf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bfa:	e00e      	b.n	8008c1a <_Balloc+0x6e>
 8008bfc:	2221      	movs	r2, #33	; 0x21
 8008bfe:	2104      	movs	r1, #4
 8008c00:	4620      	mov	r0, r4
 8008c02:	f000 fb57 	bl	80092b4 <_calloc_r>
 8008c06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c08:	60f0      	str	r0, [r6, #12]
 8008c0a:	68db      	ldr	r3, [r3, #12]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1e4      	bne.n	8008bda <_Balloc+0x2e>
 8008c10:	2000      	movs	r0, #0
 8008c12:	bd70      	pop	{r4, r5, r6, pc}
 8008c14:	6802      	ldr	r2, [r0, #0]
 8008c16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c20:	e7f7      	b.n	8008c12 <_Balloc+0x66>
 8008c22:	bf00      	nop
 8008c24:	0800b5ad 	.word	0x0800b5ad
 8008c28:	0800b630 	.word	0x0800b630

08008c2c <_Bfree>:
 8008c2c:	b570      	push	{r4, r5, r6, lr}
 8008c2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c30:	4605      	mov	r5, r0
 8008c32:	460c      	mov	r4, r1
 8008c34:	b976      	cbnz	r6, 8008c54 <_Bfree+0x28>
 8008c36:	2010      	movs	r0, #16
 8008c38:	f7ff ffb0 	bl	8008b9c <malloc>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	6268      	str	r0, [r5, #36]	; 0x24
 8008c40:	b920      	cbnz	r0, 8008c4c <_Bfree+0x20>
 8008c42:	4b09      	ldr	r3, [pc, #36]	; (8008c68 <_Bfree+0x3c>)
 8008c44:	4809      	ldr	r0, [pc, #36]	; (8008c6c <_Bfree+0x40>)
 8008c46:	218a      	movs	r1, #138	; 0x8a
 8008c48:	f000 fc3a 	bl	80094c0 <__assert_func>
 8008c4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c50:	6006      	str	r6, [r0, #0]
 8008c52:	60c6      	str	r6, [r0, #12]
 8008c54:	b13c      	cbz	r4, 8008c66 <_Bfree+0x3a>
 8008c56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c58:	6862      	ldr	r2, [r4, #4]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c60:	6021      	str	r1, [r4, #0]
 8008c62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c66:	bd70      	pop	{r4, r5, r6, pc}
 8008c68:	0800b5ad 	.word	0x0800b5ad
 8008c6c:	0800b630 	.word	0x0800b630

08008c70 <__multadd>:
 8008c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c74:	690d      	ldr	r5, [r1, #16]
 8008c76:	4607      	mov	r7, r0
 8008c78:	460c      	mov	r4, r1
 8008c7a:	461e      	mov	r6, r3
 8008c7c:	f101 0c14 	add.w	ip, r1, #20
 8008c80:	2000      	movs	r0, #0
 8008c82:	f8dc 3000 	ldr.w	r3, [ip]
 8008c86:	b299      	uxth	r1, r3
 8008c88:	fb02 6101 	mla	r1, r2, r1, r6
 8008c8c:	0c1e      	lsrs	r6, r3, #16
 8008c8e:	0c0b      	lsrs	r3, r1, #16
 8008c90:	fb02 3306 	mla	r3, r2, r6, r3
 8008c94:	b289      	uxth	r1, r1
 8008c96:	3001      	adds	r0, #1
 8008c98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c9c:	4285      	cmp	r5, r0
 8008c9e:	f84c 1b04 	str.w	r1, [ip], #4
 8008ca2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ca6:	dcec      	bgt.n	8008c82 <__multadd+0x12>
 8008ca8:	b30e      	cbz	r6, 8008cee <__multadd+0x7e>
 8008caa:	68a3      	ldr	r3, [r4, #8]
 8008cac:	42ab      	cmp	r3, r5
 8008cae:	dc19      	bgt.n	8008ce4 <__multadd+0x74>
 8008cb0:	6861      	ldr	r1, [r4, #4]
 8008cb2:	4638      	mov	r0, r7
 8008cb4:	3101      	adds	r1, #1
 8008cb6:	f7ff ff79 	bl	8008bac <_Balloc>
 8008cba:	4680      	mov	r8, r0
 8008cbc:	b928      	cbnz	r0, 8008cca <__multadd+0x5a>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	4b0c      	ldr	r3, [pc, #48]	; (8008cf4 <__multadd+0x84>)
 8008cc2:	480d      	ldr	r0, [pc, #52]	; (8008cf8 <__multadd+0x88>)
 8008cc4:	21b5      	movs	r1, #181	; 0xb5
 8008cc6:	f000 fbfb 	bl	80094c0 <__assert_func>
 8008cca:	6922      	ldr	r2, [r4, #16]
 8008ccc:	3202      	adds	r2, #2
 8008cce:	f104 010c 	add.w	r1, r4, #12
 8008cd2:	0092      	lsls	r2, r2, #2
 8008cd4:	300c      	adds	r0, #12
 8008cd6:	f7fe fc61 	bl	800759c <memcpy>
 8008cda:	4621      	mov	r1, r4
 8008cdc:	4638      	mov	r0, r7
 8008cde:	f7ff ffa5 	bl	8008c2c <_Bfree>
 8008ce2:	4644      	mov	r4, r8
 8008ce4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008ce8:	3501      	adds	r5, #1
 8008cea:	615e      	str	r6, [r3, #20]
 8008cec:	6125      	str	r5, [r4, #16]
 8008cee:	4620      	mov	r0, r4
 8008cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cf4:	0800b61f 	.word	0x0800b61f
 8008cf8:	0800b630 	.word	0x0800b630

08008cfc <__hi0bits>:
 8008cfc:	0c03      	lsrs	r3, r0, #16
 8008cfe:	041b      	lsls	r3, r3, #16
 8008d00:	b9d3      	cbnz	r3, 8008d38 <__hi0bits+0x3c>
 8008d02:	0400      	lsls	r0, r0, #16
 8008d04:	2310      	movs	r3, #16
 8008d06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d0a:	bf04      	itt	eq
 8008d0c:	0200      	lsleq	r0, r0, #8
 8008d0e:	3308      	addeq	r3, #8
 8008d10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d14:	bf04      	itt	eq
 8008d16:	0100      	lsleq	r0, r0, #4
 8008d18:	3304      	addeq	r3, #4
 8008d1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d1e:	bf04      	itt	eq
 8008d20:	0080      	lsleq	r0, r0, #2
 8008d22:	3302      	addeq	r3, #2
 8008d24:	2800      	cmp	r0, #0
 8008d26:	db05      	blt.n	8008d34 <__hi0bits+0x38>
 8008d28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d2c:	f103 0301 	add.w	r3, r3, #1
 8008d30:	bf08      	it	eq
 8008d32:	2320      	moveq	r3, #32
 8008d34:	4618      	mov	r0, r3
 8008d36:	4770      	bx	lr
 8008d38:	2300      	movs	r3, #0
 8008d3a:	e7e4      	b.n	8008d06 <__hi0bits+0xa>

08008d3c <__lo0bits>:
 8008d3c:	6803      	ldr	r3, [r0, #0]
 8008d3e:	f013 0207 	ands.w	r2, r3, #7
 8008d42:	4601      	mov	r1, r0
 8008d44:	d00b      	beq.n	8008d5e <__lo0bits+0x22>
 8008d46:	07da      	lsls	r2, r3, #31
 8008d48:	d423      	bmi.n	8008d92 <__lo0bits+0x56>
 8008d4a:	0798      	lsls	r0, r3, #30
 8008d4c:	bf49      	itett	mi
 8008d4e:	085b      	lsrmi	r3, r3, #1
 8008d50:	089b      	lsrpl	r3, r3, #2
 8008d52:	2001      	movmi	r0, #1
 8008d54:	600b      	strmi	r3, [r1, #0]
 8008d56:	bf5c      	itt	pl
 8008d58:	600b      	strpl	r3, [r1, #0]
 8008d5a:	2002      	movpl	r0, #2
 8008d5c:	4770      	bx	lr
 8008d5e:	b298      	uxth	r0, r3
 8008d60:	b9a8      	cbnz	r0, 8008d8e <__lo0bits+0x52>
 8008d62:	0c1b      	lsrs	r3, r3, #16
 8008d64:	2010      	movs	r0, #16
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	b90a      	cbnz	r2, 8008d6e <__lo0bits+0x32>
 8008d6a:	3008      	adds	r0, #8
 8008d6c:	0a1b      	lsrs	r3, r3, #8
 8008d6e:	071a      	lsls	r2, r3, #28
 8008d70:	bf04      	itt	eq
 8008d72:	091b      	lsreq	r3, r3, #4
 8008d74:	3004      	addeq	r0, #4
 8008d76:	079a      	lsls	r2, r3, #30
 8008d78:	bf04      	itt	eq
 8008d7a:	089b      	lsreq	r3, r3, #2
 8008d7c:	3002      	addeq	r0, #2
 8008d7e:	07da      	lsls	r2, r3, #31
 8008d80:	d403      	bmi.n	8008d8a <__lo0bits+0x4e>
 8008d82:	085b      	lsrs	r3, r3, #1
 8008d84:	f100 0001 	add.w	r0, r0, #1
 8008d88:	d005      	beq.n	8008d96 <__lo0bits+0x5a>
 8008d8a:	600b      	str	r3, [r1, #0]
 8008d8c:	4770      	bx	lr
 8008d8e:	4610      	mov	r0, r2
 8008d90:	e7e9      	b.n	8008d66 <__lo0bits+0x2a>
 8008d92:	2000      	movs	r0, #0
 8008d94:	4770      	bx	lr
 8008d96:	2020      	movs	r0, #32
 8008d98:	4770      	bx	lr
	...

08008d9c <__i2b>:
 8008d9c:	b510      	push	{r4, lr}
 8008d9e:	460c      	mov	r4, r1
 8008da0:	2101      	movs	r1, #1
 8008da2:	f7ff ff03 	bl	8008bac <_Balloc>
 8008da6:	4602      	mov	r2, r0
 8008da8:	b928      	cbnz	r0, 8008db6 <__i2b+0x1a>
 8008daa:	4b05      	ldr	r3, [pc, #20]	; (8008dc0 <__i2b+0x24>)
 8008dac:	4805      	ldr	r0, [pc, #20]	; (8008dc4 <__i2b+0x28>)
 8008dae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008db2:	f000 fb85 	bl	80094c0 <__assert_func>
 8008db6:	2301      	movs	r3, #1
 8008db8:	6144      	str	r4, [r0, #20]
 8008dba:	6103      	str	r3, [r0, #16]
 8008dbc:	bd10      	pop	{r4, pc}
 8008dbe:	bf00      	nop
 8008dc0:	0800b61f 	.word	0x0800b61f
 8008dc4:	0800b630 	.word	0x0800b630

08008dc8 <__multiply>:
 8008dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	4691      	mov	r9, r2
 8008dce:	690a      	ldr	r2, [r1, #16]
 8008dd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	bfb8      	it	lt
 8008dd8:	460b      	movlt	r3, r1
 8008dda:	460c      	mov	r4, r1
 8008ddc:	bfbc      	itt	lt
 8008dde:	464c      	movlt	r4, r9
 8008de0:	4699      	movlt	r9, r3
 8008de2:	6927      	ldr	r7, [r4, #16]
 8008de4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008de8:	68a3      	ldr	r3, [r4, #8]
 8008dea:	6861      	ldr	r1, [r4, #4]
 8008dec:	eb07 060a 	add.w	r6, r7, sl
 8008df0:	42b3      	cmp	r3, r6
 8008df2:	b085      	sub	sp, #20
 8008df4:	bfb8      	it	lt
 8008df6:	3101      	addlt	r1, #1
 8008df8:	f7ff fed8 	bl	8008bac <_Balloc>
 8008dfc:	b930      	cbnz	r0, 8008e0c <__multiply+0x44>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	4b44      	ldr	r3, [pc, #272]	; (8008f14 <__multiply+0x14c>)
 8008e02:	4845      	ldr	r0, [pc, #276]	; (8008f18 <__multiply+0x150>)
 8008e04:	f240 115d 	movw	r1, #349	; 0x15d
 8008e08:	f000 fb5a 	bl	80094c0 <__assert_func>
 8008e0c:	f100 0514 	add.w	r5, r0, #20
 8008e10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e14:	462b      	mov	r3, r5
 8008e16:	2200      	movs	r2, #0
 8008e18:	4543      	cmp	r3, r8
 8008e1a:	d321      	bcc.n	8008e60 <__multiply+0x98>
 8008e1c:	f104 0314 	add.w	r3, r4, #20
 8008e20:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e24:	f109 0314 	add.w	r3, r9, #20
 8008e28:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e2c:	9202      	str	r2, [sp, #8]
 8008e2e:	1b3a      	subs	r2, r7, r4
 8008e30:	3a15      	subs	r2, #21
 8008e32:	f022 0203 	bic.w	r2, r2, #3
 8008e36:	3204      	adds	r2, #4
 8008e38:	f104 0115 	add.w	r1, r4, #21
 8008e3c:	428f      	cmp	r7, r1
 8008e3e:	bf38      	it	cc
 8008e40:	2204      	movcc	r2, #4
 8008e42:	9201      	str	r2, [sp, #4]
 8008e44:	9a02      	ldr	r2, [sp, #8]
 8008e46:	9303      	str	r3, [sp, #12]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d80c      	bhi.n	8008e66 <__multiply+0x9e>
 8008e4c:	2e00      	cmp	r6, #0
 8008e4e:	dd03      	ble.n	8008e58 <__multiply+0x90>
 8008e50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d05a      	beq.n	8008f0e <__multiply+0x146>
 8008e58:	6106      	str	r6, [r0, #16]
 8008e5a:	b005      	add	sp, #20
 8008e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e60:	f843 2b04 	str.w	r2, [r3], #4
 8008e64:	e7d8      	b.n	8008e18 <__multiply+0x50>
 8008e66:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e6a:	f1ba 0f00 	cmp.w	sl, #0
 8008e6e:	d024      	beq.n	8008eba <__multiply+0xf2>
 8008e70:	f104 0e14 	add.w	lr, r4, #20
 8008e74:	46a9      	mov	r9, r5
 8008e76:	f04f 0c00 	mov.w	ip, #0
 8008e7a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e7e:	f8d9 1000 	ldr.w	r1, [r9]
 8008e82:	fa1f fb82 	uxth.w	fp, r2
 8008e86:	b289      	uxth	r1, r1
 8008e88:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e8c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e90:	f8d9 2000 	ldr.w	r2, [r9]
 8008e94:	4461      	add	r1, ip
 8008e96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e9a:	fb0a c20b 	mla	r2, sl, fp, ip
 8008e9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008ea2:	b289      	uxth	r1, r1
 8008ea4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ea8:	4577      	cmp	r7, lr
 8008eaa:	f849 1b04 	str.w	r1, [r9], #4
 8008eae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008eb2:	d8e2      	bhi.n	8008e7a <__multiply+0xb2>
 8008eb4:	9a01      	ldr	r2, [sp, #4]
 8008eb6:	f845 c002 	str.w	ip, [r5, r2]
 8008eba:	9a03      	ldr	r2, [sp, #12]
 8008ebc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ec0:	3304      	adds	r3, #4
 8008ec2:	f1b9 0f00 	cmp.w	r9, #0
 8008ec6:	d020      	beq.n	8008f0a <__multiply+0x142>
 8008ec8:	6829      	ldr	r1, [r5, #0]
 8008eca:	f104 0c14 	add.w	ip, r4, #20
 8008ece:	46ae      	mov	lr, r5
 8008ed0:	f04f 0a00 	mov.w	sl, #0
 8008ed4:	f8bc b000 	ldrh.w	fp, [ip]
 8008ed8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008edc:	fb09 220b 	mla	r2, r9, fp, r2
 8008ee0:	4492      	add	sl, r2
 8008ee2:	b289      	uxth	r1, r1
 8008ee4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008ee8:	f84e 1b04 	str.w	r1, [lr], #4
 8008eec:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ef0:	f8be 1000 	ldrh.w	r1, [lr]
 8008ef4:	0c12      	lsrs	r2, r2, #16
 8008ef6:	fb09 1102 	mla	r1, r9, r2, r1
 8008efa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008efe:	4567      	cmp	r7, ip
 8008f00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008f04:	d8e6      	bhi.n	8008ed4 <__multiply+0x10c>
 8008f06:	9a01      	ldr	r2, [sp, #4]
 8008f08:	50a9      	str	r1, [r5, r2]
 8008f0a:	3504      	adds	r5, #4
 8008f0c:	e79a      	b.n	8008e44 <__multiply+0x7c>
 8008f0e:	3e01      	subs	r6, #1
 8008f10:	e79c      	b.n	8008e4c <__multiply+0x84>
 8008f12:	bf00      	nop
 8008f14:	0800b61f 	.word	0x0800b61f
 8008f18:	0800b630 	.word	0x0800b630

08008f1c <__pow5mult>:
 8008f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f20:	4615      	mov	r5, r2
 8008f22:	f012 0203 	ands.w	r2, r2, #3
 8008f26:	4606      	mov	r6, r0
 8008f28:	460f      	mov	r7, r1
 8008f2a:	d007      	beq.n	8008f3c <__pow5mult+0x20>
 8008f2c:	4c25      	ldr	r4, [pc, #148]	; (8008fc4 <__pow5mult+0xa8>)
 8008f2e:	3a01      	subs	r2, #1
 8008f30:	2300      	movs	r3, #0
 8008f32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f36:	f7ff fe9b 	bl	8008c70 <__multadd>
 8008f3a:	4607      	mov	r7, r0
 8008f3c:	10ad      	asrs	r5, r5, #2
 8008f3e:	d03d      	beq.n	8008fbc <__pow5mult+0xa0>
 8008f40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f42:	b97c      	cbnz	r4, 8008f64 <__pow5mult+0x48>
 8008f44:	2010      	movs	r0, #16
 8008f46:	f7ff fe29 	bl	8008b9c <malloc>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	6270      	str	r0, [r6, #36]	; 0x24
 8008f4e:	b928      	cbnz	r0, 8008f5c <__pow5mult+0x40>
 8008f50:	4b1d      	ldr	r3, [pc, #116]	; (8008fc8 <__pow5mult+0xac>)
 8008f52:	481e      	ldr	r0, [pc, #120]	; (8008fcc <__pow5mult+0xb0>)
 8008f54:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f58:	f000 fab2 	bl	80094c0 <__assert_func>
 8008f5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f60:	6004      	str	r4, [r0, #0]
 8008f62:	60c4      	str	r4, [r0, #12]
 8008f64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f6c:	b94c      	cbnz	r4, 8008f82 <__pow5mult+0x66>
 8008f6e:	f240 2171 	movw	r1, #625	; 0x271
 8008f72:	4630      	mov	r0, r6
 8008f74:	f7ff ff12 	bl	8008d9c <__i2b>
 8008f78:	2300      	movs	r3, #0
 8008f7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f7e:	4604      	mov	r4, r0
 8008f80:	6003      	str	r3, [r0, #0]
 8008f82:	f04f 0900 	mov.w	r9, #0
 8008f86:	07eb      	lsls	r3, r5, #31
 8008f88:	d50a      	bpl.n	8008fa0 <__pow5mult+0x84>
 8008f8a:	4639      	mov	r1, r7
 8008f8c:	4622      	mov	r2, r4
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f7ff ff1a 	bl	8008dc8 <__multiply>
 8008f94:	4639      	mov	r1, r7
 8008f96:	4680      	mov	r8, r0
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f7ff fe47 	bl	8008c2c <_Bfree>
 8008f9e:	4647      	mov	r7, r8
 8008fa0:	106d      	asrs	r5, r5, #1
 8008fa2:	d00b      	beq.n	8008fbc <__pow5mult+0xa0>
 8008fa4:	6820      	ldr	r0, [r4, #0]
 8008fa6:	b938      	cbnz	r0, 8008fb8 <__pow5mult+0x9c>
 8008fa8:	4622      	mov	r2, r4
 8008faa:	4621      	mov	r1, r4
 8008fac:	4630      	mov	r0, r6
 8008fae:	f7ff ff0b 	bl	8008dc8 <__multiply>
 8008fb2:	6020      	str	r0, [r4, #0]
 8008fb4:	f8c0 9000 	str.w	r9, [r0]
 8008fb8:	4604      	mov	r4, r0
 8008fba:	e7e4      	b.n	8008f86 <__pow5mult+0x6a>
 8008fbc:	4638      	mov	r0, r7
 8008fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fc2:	bf00      	nop
 8008fc4:	0800b780 	.word	0x0800b780
 8008fc8:	0800b5ad 	.word	0x0800b5ad
 8008fcc:	0800b630 	.word	0x0800b630

08008fd0 <__lshift>:
 8008fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fd4:	460c      	mov	r4, r1
 8008fd6:	6849      	ldr	r1, [r1, #4]
 8008fd8:	6923      	ldr	r3, [r4, #16]
 8008fda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fde:	68a3      	ldr	r3, [r4, #8]
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	4691      	mov	r9, r2
 8008fe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fe8:	f108 0601 	add.w	r6, r8, #1
 8008fec:	42b3      	cmp	r3, r6
 8008fee:	db0b      	blt.n	8009008 <__lshift+0x38>
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f7ff fddb 	bl	8008bac <_Balloc>
 8008ff6:	4605      	mov	r5, r0
 8008ff8:	b948      	cbnz	r0, 800900e <__lshift+0x3e>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	4b2a      	ldr	r3, [pc, #168]	; (80090a8 <__lshift+0xd8>)
 8008ffe:	482b      	ldr	r0, [pc, #172]	; (80090ac <__lshift+0xdc>)
 8009000:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009004:	f000 fa5c 	bl	80094c0 <__assert_func>
 8009008:	3101      	adds	r1, #1
 800900a:	005b      	lsls	r3, r3, #1
 800900c:	e7ee      	b.n	8008fec <__lshift+0x1c>
 800900e:	2300      	movs	r3, #0
 8009010:	f100 0114 	add.w	r1, r0, #20
 8009014:	f100 0210 	add.w	r2, r0, #16
 8009018:	4618      	mov	r0, r3
 800901a:	4553      	cmp	r3, sl
 800901c:	db37      	blt.n	800908e <__lshift+0xbe>
 800901e:	6920      	ldr	r0, [r4, #16]
 8009020:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009024:	f104 0314 	add.w	r3, r4, #20
 8009028:	f019 091f 	ands.w	r9, r9, #31
 800902c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009030:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009034:	d02f      	beq.n	8009096 <__lshift+0xc6>
 8009036:	f1c9 0e20 	rsb	lr, r9, #32
 800903a:	468a      	mov	sl, r1
 800903c:	f04f 0c00 	mov.w	ip, #0
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	fa02 f209 	lsl.w	r2, r2, r9
 8009046:	ea42 020c 	orr.w	r2, r2, ip
 800904a:	f84a 2b04 	str.w	r2, [sl], #4
 800904e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009052:	4298      	cmp	r0, r3
 8009054:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009058:	d8f2      	bhi.n	8009040 <__lshift+0x70>
 800905a:	1b03      	subs	r3, r0, r4
 800905c:	3b15      	subs	r3, #21
 800905e:	f023 0303 	bic.w	r3, r3, #3
 8009062:	3304      	adds	r3, #4
 8009064:	f104 0215 	add.w	r2, r4, #21
 8009068:	4290      	cmp	r0, r2
 800906a:	bf38      	it	cc
 800906c:	2304      	movcc	r3, #4
 800906e:	f841 c003 	str.w	ip, [r1, r3]
 8009072:	f1bc 0f00 	cmp.w	ip, #0
 8009076:	d001      	beq.n	800907c <__lshift+0xac>
 8009078:	f108 0602 	add.w	r6, r8, #2
 800907c:	3e01      	subs	r6, #1
 800907e:	4638      	mov	r0, r7
 8009080:	612e      	str	r6, [r5, #16]
 8009082:	4621      	mov	r1, r4
 8009084:	f7ff fdd2 	bl	8008c2c <_Bfree>
 8009088:	4628      	mov	r0, r5
 800908a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009092:	3301      	adds	r3, #1
 8009094:	e7c1      	b.n	800901a <__lshift+0x4a>
 8009096:	3904      	subs	r1, #4
 8009098:	f853 2b04 	ldr.w	r2, [r3], #4
 800909c:	f841 2f04 	str.w	r2, [r1, #4]!
 80090a0:	4298      	cmp	r0, r3
 80090a2:	d8f9      	bhi.n	8009098 <__lshift+0xc8>
 80090a4:	e7ea      	b.n	800907c <__lshift+0xac>
 80090a6:	bf00      	nop
 80090a8:	0800b61f 	.word	0x0800b61f
 80090ac:	0800b630 	.word	0x0800b630

080090b0 <__mcmp>:
 80090b0:	b530      	push	{r4, r5, lr}
 80090b2:	6902      	ldr	r2, [r0, #16]
 80090b4:	690c      	ldr	r4, [r1, #16]
 80090b6:	1b12      	subs	r2, r2, r4
 80090b8:	d10e      	bne.n	80090d8 <__mcmp+0x28>
 80090ba:	f100 0314 	add.w	r3, r0, #20
 80090be:	3114      	adds	r1, #20
 80090c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80090cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80090d0:	42a5      	cmp	r5, r4
 80090d2:	d003      	beq.n	80090dc <__mcmp+0x2c>
 80090d4:	d305      	bcc.n	80090e2 <__mcmp+0x32>
 80090d6:	2201      	movs	r2, #1
 80090d8:	4610      	mov	r0, r2
 80090da:	bd30      	pop	{r4, r5, pc}
 80090dc:	4283      	cmp	r3, r0
 80090de:	d3f3      	bcc.n	80090c8 <__mcmp+0x18>
 80090e0:	e7fa      	b.n	80090d8 <__mcmp+0x28>
 80090e2:	f04f 32ff 	mov.w	r2, #4294967295
 80090e6:	e7f7      	b.n	80090d8 <__mcmp+0x28>

080090e8 <__mdiff>:
 80090e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ec:	460c      	mov	r4, r1
 80090ee:	4606      	mov	r6, r0
 80090f0:	4611      	mov	r1, r2
 80090f2:	4620      	mov	r0, r4
 80090f4:	4690      	mov	r8, r2
 80090f6:	f7ff ffdb 	bl	80090b0 <__mcmp>
 80090fa:	1e05      	subs	r5, r0, #0
 80090fc:	d110      	bne.n	8009120 <__mdiff+0x38>
 80090fe:	4629      	mov	r1, r5
 8009100:	4630      	mov	r0, r6
 8009102:	f7ff fd53 	bl	8008bac <_Balloc>
 8009106:	b930      	cbnz	r0, 8009116 <__mdiff+0x2e>
 8009108:	4b3a      	ldr	r3, [pc, #232]	; (80091f4 <__mdiff+0x10c>)
 800910a:	4602      	mov	r2, r0
 800910c:	f240 2132 	movw	r1, #562	; 0x232
 8009110:	4839      	ldr	r0, [pc, #228]	; (80091f8 <__mdiff+0x110>)
 8009112:	f000 f9d5 	bl	80094c0 <__assert_func>
 8009116:	2301      	movs	r3, #1
 8009118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800911c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009120:	bfa4      	itt	ge
 8009122:	4643      	movge	r3, r8
 8009124:	46a0      	movge	r8, r4
 8009126:	4630      	mov	r0, r6
 8009128:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800912c:	bfa6      	itte	ge
 800912e:	461c      	movge	r4, r3
 8009130:	2500      	movge	r5, #0
 8009132:	2501      	movlt	r5, #1
 8009134:	f7ff fd3a 	bl	8008bac <_Balloc>
 8009138:	b920      	cbnz	r0, 8009144 <__mdiff+0x5c>
 800913a:	4b2e      	ldr	r3, [pc, #184]	; (80091f4 <__mdiff+0x10c>)
 800913c:	4602      	mov	r2, r0
 800913e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009142:	e7e5      	b.n	8009110 <__mdiff+0x28>
 8009144:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009148:	6926      	ldr	r6, [r4, #16]
 800914a:	60c5      	str	r5, [r0, #12]
 800914c:	f104 0914 	add.w	r9, r4, #20
 8009150:	f108 0514 	add.w	r5, r8, #20
 8009154:	f100 0e14 	add.w	lr, r0, #20
 8009158:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800915c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009160:	f108 0210 	add.w	r2, r8, #16
 8009164:	46f2      	mov	sl, lr
 8009166:	2100      	movs	r1, #0
 8009168:	f859 3b04 	ldr.w	r3, [r9], #4
 800916c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009170:	fa1f f883 	uxth.w	r8, r3
 8009174:	fa11 f18b 	uxtah	r1, r1, fp
 8009178:	0c1b      	lsrs	r3, r3, #16
 800917a:	eba1 0808 	sub.w	r8, r1, r8
 800917e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009182:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009186:	fa1f f888 	uxth.w	r8, r8
 800918a:	1419      	asrs	r1, r3, #16
 800918c:	454e      	cmp	r6, r9
 800918e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009192:	f84a 3b04 	str.w	r3, [sl], #4
 8009196:	d8e7      	bhi.n	8009168 <__mdiff+0x80>
 8009198:	1b33      	subs	r3, r6, r4
 800919a:	3b15      	subs	r3, #21
 800919c:	f023 0303 	bic.w	r3, r3, #3
 80091a0:	3304      	adds	r3, #4
 80091a2:	3415      	adds	r4, #21
 80091a4:	42a6      	cmp	r6, r4
 80091a6:	bf38      	it	cc
 80091a8:	2304      	movcc	r3, #4
 80091aa:	441d      	add	r5, r3
 80091ac:	4473      	add	r3, lr
 80091ae:	469e      	mov	lr, r3
 80091b0:	462e      	mov	r6, r5
 80091b2:	4566      	cmp	r6, ip
 80091b4:	d30e      	bcc.n	80091d4 <__mdiff+0xec>
 80091b6:	f10c 0203 	add.w	r2, ip, #3
 80091ba:	1b52      	subs	r2, r2, r5
 80091bc:	f022 0203 	bic.w	r2, r2, #3
 80091c0:	3d03      	subs	r5, #3
 80091c2:	45ac      	cmp	ip, r5
 80091c4:	bf38      	it	cc
 80091c6:	2200      	movcc	r2, #0
 80091c8:	441a      	add	r2, r3
 80091ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80091ce:	b17b      	cbz	r3, 80091f0 <__mdiff+0x108>
 80091d0:	6107      	str	r7, [r0, #16]
 80091d2:	e7a3      	b.n	800911c <__mdiff+0x34>
 80091d4:	f856 8b04 	ldr.w	r8, [r6], #4
 80091d8:	fa11 f288 	uxtah	r2, r1, r8
 80091dc:	1414      	asrs	r4, r2, #16
 80091de:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091e2:	b292      	uxth	r2, r2
 80091e4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80091e8:	f84e 2b04 	str.w	r2, [lr], #4
 80091ec:	1421      	asrs	r1, r4, #16
 80091ee:	e7e0      	b.n	80091b2 <__mdiff+0xca>
 80091f0:	3f01      	subs	r7, #1
 80091f2:	e7ea      	b.n	80091ca <__mdiff+0xe2>
 80091f4:	0800b61f 	.word	0x0800b61f
 80091f8:	0800b630 	.word	0x0800b630

080091fc <__d2b>:
 80091fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009200:	4689      	mov	r9, r1
 8009202:	2101      	movs	r1, #1
 8009204:	ec57 6b10 	vmov	r6, r7, d0
 8009208:	4690      	mov	r8, r2
 800920a:	f7ff fccf 	bl	8008bac <_Balloc>
 800920e:	4604      	mov	r4, r0
 8009210:	b930      	cbnz	r0, 8009220 <__d2b+0x24>
 8009212:	4602      	mov	r2, r0
 8009214:	4b25      	ldr	r3, [pc, #148]	; (80092ac <__d2b+0xb0>)
 8009216:	4826      	ldr	r0, [pc, #152]	; (80092b0 <__d2b+0xb4>)
 8009218:	f240 310a 	movw	r1, #778	; 0x30a
 800921c:	f000 f950 	bl	80094c0 <__assert_func>
 8009220:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009224:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009228:	bb35      	cbnz	r5, 8009278 <__d2b+0x7c>
 800922a:	2e00      	cmp	r6, #0
 800922c:	9301      	str	r3, [sp, #4]
 800922e:	d028      	beq.n	8009282 <__d2b+0x86>
 8009230:	4668      	mov	r0, sp
 8009232:	9600      	str	r6, [sp, #0]
 8009234:	f7ff fd82 	bl	8008d3c <__lo0bits>
 8009238:	9900      	ldr	r1, [sp, #0]
 800923a:	b300      	cbz	r0, 800927e <__d2b+0x82>
 800923c:	9a01      	ldr	r2, [sp, #4]
 800923e:	f1c0 0320 	rsb	r3, r0, #32
 8009242:	fa02 f303 	lsl.w	r3, r2, r3
 8009246:	430b      	orrs	r3, r1
 8009248:	40c2      	lsrs	r2, r0
 800924a:	6163      	str	r3, [r4, #20]
 800924c:	9201      	str	r2, [sp, #4]
 800924e:	9b01      	ldr	r3, [sp, #4]
 8009250:	61a3      	str	r3, [r4, #24]
 8009252:	2b00      	cmp	r3, #0
 8009254:	bf14      	ite	ne
 8009256:	2202      	movne	r2, #2
 8009258:	2201      	moveq	r2, #1
 800925a:	6122      	str	r2, [r4, #16]
 800925c:	b1d5      	cbz	r5, 8009294 <__d2b+0x98>
 800925e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009262:	4405      	add	r5, r0
 8009264:	f8c9 5000 	str.w	r5, [r9]
 8009268:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800926c:	f8c8 0000 	str.w	r0, [r8]
 8009270:	4620      	mov	r0, r4
 8009272:	b003      	add	sp, #12
 8009274:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009278:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800927c:	e7d5      	b.n	800922a <__d2b+0x2e>
 800927e:	6161      	str	r1, [r4, #20]
 8009280:	e7e5      	b.n	800924e <__d2b+0x52>
 8009282:	a801      	add	r0, sp, #4
 8009284:	f7ff fd5a 	bl	8008d3c <__lo0bits>
 8009288:	9b01      	ldr	r3, [sp, #4]
 800928a:	6163      	str	r3, [r4, #20]
 800928c:	2201      	movs	r2, #1
 800928e:	6122      	str	r2, [r4, #16]
 8009290:	3020      	adds	r0, #32
 8009292:	e7e3      	b.n	800925c <__d2b+0x60>
 8009294:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009298:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800929c:	f8c9 0000 	str.w	r0, [r9]
 80092a0:	6918      	ldr	r0, [r3, #16]
 80092a2:	f7ff fd2b 	bl	8008cfc <__hi0bits>
 80092a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092aa:	e7df      	b.n	800926c <__d2b+0x70>
 80092ac:	0800b61f 	.word	0x0800b61f
 80092b0:	0800b630 	.word	0x0800b630

080092b4 <_calloc_r>:
 80092b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092b6:	fba1 2402 	umull	r2, r4, r1, r2
 80092ba:	b94c      	cbnz	r4, 80092d0 <_calloc_r+0x1c>
 80092bc:	4611      	mov	r1, r2
 80092be:	9201      	str	r2, [sp, #4]
 80092c0:	f000 f87a 	bl	80093b8 <_malloc_r>
 80092c4:	9a01      	ldr	r2, [sp, #4]
 80092c6:	4605      	mov	r5, r0
 80092c8:	b930      	cbnz	r0, 80092d8 <_calloc_r+0x24>
 80092ca:	4628      	mov	r0, r5
 80092cc:	b003      	add	sp, #12
 80092ce:	bd30      	pop	{r4, r5, pc}
 80092d0:	220c      	movs	r2, #12
 80092d2:	6002      	str	r2, [r0, #0]
 80092d4:	2500      	movs	r5, #0
 80092d6:	e7f8      	b.n	80092ca <_calloc_r+0x16>
 80092d8:	4621      	mov	r1, r4
 80092da:	f7fe f96d 	bl	80075b8 <memset>
 80092de:	e7f4      	b.n	80092ca <_calloc_r+0x16>

080092e0 <_free_r>:
 80092e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092e2:	2900      	cmp	r1, #0
 80092e4:	d044      	beq.n	8009370 <_free_r+0x90>
 80092e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092ea:	9001      	str	r0, [sp, #4]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	f1a1 0404 	sub.w	r4, r1, #4
 80092f2:	bfb8      	it	lt
 80092f4:	18e4      	addlt	r4, r4, r3
 80092f6:	f000 f925 	bl	8009544 <__malloc_lock>
 80092fa:	4a1e      	ldr	r2, [pc, #120]	; (8009374 <_free_r+0x94>)
 80092fc:	9801      	ldr	r0, [sp, #4]
 80092fe:	6813      	ldr	r3, [r2, #0]
 8009300:	b933      	cbnz	r3, 8009310 <_free_r+0x30>
 8009302:	6063      	str	r3, [r4, #4]
 8009304:	6014      	str	r4, [r2, #0]
 8009306:	b003      	add	sp, #12
 8009308:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800930c:	f000 b920 	b.w	8009550 <__malloc_unlock>
 8009310:	42a3      	cmp	r3, r4
 8009312:	d908      	bls.n	8009326 <_free_r+0x46>
 8009314:	6825      	ldr	r5, [r4, #0]
 8009316:	1961      	adds	r1, r4, r5
 8009318:	428b      	cmp	r3, r1
 800931a:	bf01      	itttt	eq
 800931c:	6819      	ldreq	r1, [r3, #0]
 800931e:	685b      	ldreq	r3, [r3, #4]
 8009320:	1949      	addeq	r1, r1, r5
 8009322:	6021      	streq	r1, [r4, #0]
 8009324:	e7ed      	b.n	8009302 <_free_r+0x22>
 8009326:	461a      	mov	r2, r3
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	b10b      	cbz	r3, 8009330 <_free_r+0x50>
 800932c:	42a3      	cmp	r3, r4
 800932e:	d9fa      	bls.n	8009326 <_free_r+0x46>
 8009330:	6811      	ldr	r1, [r2, #0]
 8009332:	1855      	adds	r5, r2, r1
 8009334:	42a5      	cmp	r5, r4
 8009336:	d10b      	bne.n	8009350 <_free_r+0x70>
 8009338:	6824      	ldr	r4, [r4, #0]
 800933a:	4421      	add	r1, r4
 800933c:	1854      	adds	r4, r2, r1
 800933e:	42a3      	cmp	r3, r4
 8009340:	6011      	str	r1, [r2, #0]
 8009342:	d1e0      	bne.n	8009306 <_free_r+0x26>
 8009344:	681c      	ldr	r4, [r3, #0]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	6053      	str	r3, [r2, #4]
 800934a:	4421      	add	r1, r4
 800934c:	6011      	str	r1, [r2, #0]
 800934e:	e7da      	b.n	8009306 <_free_r+0x26>
 8009350:	d902      	bls.n	8009358 <_free_r+0x78>
 8009352:	230c      	movs	r3, #12
 8009354:	6003      	str	r3, [r0, #0]
 8009356:	e7d6      	b.n	8009306 <_free_r+0x26>
 8009358:	6825      	ldr	r5, [r4, #0]
 800935a:	1961      	adds	r1, r4, r5
 800935c:	428b      	cmp	r3, r1
 800935e:	bf04      	itt	eq
 8009360:	6819      	ldreq	r1, [r3, #0]
 8009362:	685b      	ldreq	r3, [r3, #4]
 8009364:	6063      	str	r3, [r4, #4]
 8009366:	bf04      	itt	eq
 8009368:	1949      	addeq	r1, r1, r5
 800936a:	6021      	streq	r1, [r4, #0]
 800936c:	6054      	str	r4, [r2, #4]
 800936e:	e7ca      	b.n	8009306 <_free_r+0x26>
 8009370:	b003      	add	sp, #12
 8009372:	bd30      	pop	{r4, r5, pc}
 8009374:	20000a58 	.word	0x20000a58

08009378 <sbrk_aligned>:
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	4e0e      	ldr	r6, [pc, #56]	; (80093b4 <sbrk_aligned+0x3c>)
 800937c:	460c      	mov	r4, r1
 800937e:	6831      	ldr	r1, [r6, #0]
 8009380:	4605      	mov	r5, r0
 8009382:	b911      	cbnz	r1, 800938a <sbrk_aligned+0x12>
 8009384:	f000 f88c 	bl	80094a0 <_sbrk_r>
 8009388:	6030      	str	r0, [r6, #0]
 800938a:	4621      	mov	r1, r4
 800938c:	4628      	mov	r0, r5
 800938e:	f000 f887 	bl	80094a0 <_sbrk_r>
 8009392:	1c43      	adds	r3, r0, #1
 8009394:	d00a      	beq.n	80093ac <sbrk_aligned+0x34>
 8009396:	1cc4      	adds	r4, r0, #3
 8009398:	f024 0403 	bic.w	r4, r4, #3
 800939c:	42a0      	cmp	r0, r4
 800939e:	d007      	beq.n	80093b0 <sbrk_aligned+0x38>
 80093a0:	1a21      	subs	r1, r4, r0
 80093a2:	4628      	mov	r0, r5
 80093a4:	f000 f87c 	bl	80094a0 <_sbrk_r>
 80093a8:	3001      	adds	r0, #1
 80093aa:	d101      	bne.n	80093b0 <sbrk_aligned+0x38>
 80093ac:	f04f 34ff 	mov.w	r4, #4294967295
 80093b0:	4620      	mov	r0, r4
 80093b2:	bd70      	pop	{r4, r5, r6, pc}
 80093b4:	20000a5c 	.word	0x20000a5c

080093b8 <_malloc_r>:
 80093b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093bc:	1ccd      	adds	r5, r1, #3
 80093be:	f025 0503 	bic.w	r5, r5, #3
 80093c2:	3508      	adds	r5, #8
 80093c4:	2d0c      	cmp	r5, #12
 80093c6:	bf38      	it	cc
 80093c8:	250c      	movcc	r5, #12
 80093ca:	2d00      	cmp	r5, #0
 80093cc:	4607      	mov	r7, r0
 80093ce:	db01      	blt.n	80093d4 <_malloc_r+0x1c>
 80093d0:	42a9      	cmp	r1, r5
 80093d2:	d905      	bls.n	80093e0 <_malloc_r+0x28>
 80093d4:	230c      	movs	r3, #12
 80093d6:	603b      	str	r3, [r7, #0]
 80093d8:	2600      	movs	r6, #0
 80093da:	4630      	mov	r0, r6
 80093dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e0:	4e2e      	ldr	r6, [pc, #184]	; (800949c <_malloc_r+0xe4>)
 80093e2:	f000 f8af 	bl	8009544 <__malloc_lock>
 80093e6:	6833      	ldr	r3, [r6, #0]
 80093e8:	461c      	mov	r4, r3
 80093ea:	bb34      	cbnz	r4, 800943a <_malloc_r+0x82>
 80093ec:	4629      	mov	r1, r5
 80093ee:	4638      	mov	r0, r7
 80093f0:	f7ff ffc2 	bl	8009378 <sbrk_aligned>
 80093f4:	1c43      	adds	r3, r0, #1
 80093f6:	4604      	mov	r4, r0
 80093f8:	d14d      	bne.n	8009496 <_malloc_r+0xde>
 80093fa:	6834      	ldr	r4, [r6, #0]
 80093fc:	4626      	mov	r6, r4
 80093fe:	2e00      	cmp	r6, #0
 8009400:	d140      	bne.n	8009484 <_malloc_r+0xcc>
 8009402:	6823      	ldr	r3, [r4, #0]
 8009404:	4631      	mov	r1, r6
 8009406:	4638      	mov	r0, r7
 8009408:	eb04 0803 	add.w	r8, r4, r3
 800940c:	f000 f848 	bl	80094a0 <_sbrk_r>
 8009410:	4580      	cmp	r8, r0
 8009412:	d13a      	bne.n	800948a <_malloc_r+0xd2>
 8009414:	6821      	ldr	r1, [r4, #0]
 8009416:	3503      	adds	r5, #3
 8009418:	1a6d      	subs	r5, r5, r1
 800941a:	f025 0503 	bic.w	r5, r5, #3
 800941e:	3508      	adds	r5, #8
 8009420:	2d0c      	cmp	r5, #12
 8009422:	bf38      	it	cc
 8009424:	250c      	movcc	r5, #12
 8009426:	4629      	mov	r1, r5
 8009428:	4638      	mov	r0, r7
 800942a:	f7ff ffa5 	bl	8009378 <sbrk_aligned>
 800942e:	3001      	adds	r0, #1
 8009430:	d02b      	beq.n	800948a <_malloc_r+0xd2>
 8009432:	6823      	ldr	r3, [r4, #0]
 8009434:	442b      	add	r3, r5
 8009436:	6023      	str	r3, [r4, #0]
 8009438:	e00e      	b.n	8009458 <_malloc_r+0xa0>
 800943a:	6822      	ldr	r2, [r4, #0]
 800943c:	1b52      	subs	r2, r2, r5
 800943e:	d41e      	bmi.n	800947e <_malloc_r+0xc6>
 8009440:	2a0b      	cmp	r2, #11
 8009442:	d916      	bls.n	8009472 <_malloc_r+0xba>
 8009444:	1961      	adds	r1, r4, r5
 8009446:	42a3      	cmp	r3, r4
 8009448:	6025      	str	r5, [r4, #0]
 800944a:	bf18      	it	ne
 800944c:	6059      	strne	r1, [r3, #4]
 800944e:	6863      	ldr	r3, [r4, #4]
 8009450:	bf08      	it	eq
 8009452:	6031      	streq	r1, [r6, #0]
 8009454:	5162      	str	r2, [r4, r5]
 8009456:	604b      	str	r3, [r1, #4]
 8009458:	4638      	mov	r0, r7
 800945a:	f104 060b 	add.w	r6, r4, #11
 800945e:	f000 f877 	bl	8009550 <__malloc_unlock>
 8009462:	f026 0607 	bic.w	r6, r6, #7
 8009466:	1d23      	adds	r3, r4, #4
 8009468:	1af2      	subs	r2, r6, r3
 800946a:	d0b6      	beq.n	80093da <_malloc_r+0x22>
 800946c:	1b9b      	subs	r3, r3, r6
 800946e:	50a3      	str	r3, [r4, r2]
 8009470:	e7b3      	b.n	80093da <_malloc_r+0x22>
 8009472:	6862      	ldr	r2, [r4, #4]
 8009474:	42a3      	cmp	r3, r4
 8009476:	bf0c      	ite	eq
 8009478:	6032      	streq	r2, [r6, #0]
 800947a:	605a      	strne	r2, [r3, #4]
 800947c:	e7ec      	b.n	8009458 <_malloc_r+0xa0>
 800947e:	4623      	mov	r3, r4
 8009480:	6864      	ldr	r4, [r4, #4]
 8009482:	e7b2      	b.n	80093ea <_malloc_r+0x32>
 8009484:	4634      	mov	r4, r6
 8009486:	6876      	ldr	r6, [r6, #4]
 8009488:	e7b9      	b.n	80093fe <_malloc_r+0x46>
 800948a:	230c      	movs	r3, #12
 800948c:	603b      	str	r3, [r7, #0]
 800948e:	4638      	mov	r0, r7
 8009490:	f000 f85e 	bl	8009550 <__malloc_unlock>
 8009494:	e7a1      	b.n	80093da <_malloc_r+0x22>
 8009496:	6025      	str	r5, [r4, #0]
 8009498:	e7de      	b.n	8009458 <_malloc_r+0xa0>
 800949a:	bf00      	nop
 800949c:	20000a58 	.word	0x20000a58

080094a0 <_sbrk_r>:
 80094a0:	b538      	push	{r3, r4, r5, lr}
 80094a2:	4d06      	ldr	r5, [pc, #24]	; (80094bc <_sbrk_r+0x1c>)
 80094a4:	2300      	movs	r3, #0
 80094a6:	4604      	mov	r4, r0
 80094a8:	4608      	mov	r0, r1
 80094aa:	602b      	str	r3, [r5, #0]
 80094ac:	f002 f81e 	bl	800b4ec <_sbrk>
 80094b0:	1c43      	adds	r3, r0, #1
 80094b2:	d102      	bne.n	80094ba <_sbrk_r+0x1a>
 80094b4:	682b      	ldr	r3, [r5, #0]
 80094b6:	b103      	cbz	r3, 80094ba <_sbrk_r+0x1a>
 80094b8:	6023      	str	r3, [r4, #0]
 80094ba:	bd38      	pop	{r3, r4, r5, pc}
 80094bc:	20000a60 	.word	0x20000a60

080094c0 <__assert_func>:
 80094c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80094c2:	4614      	mov	r4, r2
 80094c4:	461a      	mov	r2, r3
 80094c6:	4b09      	ldr	r3, [pc, #36]	; (80094ec <__assert_func+0x2c>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4605      	mov	r5, r0
 80094cc:	68d8      	ldr	r0, [r3, #12]
 80094ce:	b14c      	cbz	r4, 80094e4 <__assert_func+0x24>
 80094d0:	4b07      	ldr	r3, [pc, #28]	; (80094f0 <__assert_func+0x30>)
 80094d2:	9100      	str	r1, [sp, #0]
 80094d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80094d8:	4906      	ldr	r1, [pc, #24]	; (80094f4 <__assert_func+0x34>)
 80094da:	462b      	mov	r3, r5
 80094dc:	f000 f80e 	bl	80094fc <fiprintf>
 80094e0:	f000 fa64 	bl	80099ac <abort>
 80094e4:	4b04      	ldr	r3, [pc, #16]	; (80094f8 <__assert_func+0x38>)
 80094e6:	461c      	mov	r4, r3
 80094e8:	e7f3      	b.n	80094d2 <__assert_func+0x12>
 80094ea:	bf00      	nop
 80094ec:	20000014 	.word	0x20000014
 80094f0:	0800b78c 	.word	0x0800b78c
 80094f4:	0800b799 	.word	0x0800b799
 80094f8:	0800b7c7 	.word	0x0800b7c7

080094fc <fiprintf>:
 80094fc:	b40e      	push	{r1, r2, r3}
 80094fe:	b503      	push	{r0, r1, lr}
 8009500:	4601      	mov	r1, r0
 8009502:	ab03      	add	r3, sp, #12
 8009504:	4805      	ldr	r0, [pc, #20]	; (800951c <fiprintf+0x20>)
 8009506:	f853 2b04 	ldr.w	r2, [r3], #4
 800950a:	6800      	ldr	r0, [r0, #0]
 800950c:	9301      	str	r3, [sp, #4]
 800950e:	f000 f84f 	bl	80095b0 <_vfiprintf_r>
 8009512:	b002      	add	sp, #8
 8009514:	f85d eb04 	ldr.w	lr, [sp], #4
 8009518:	b003      	add	sp, #12
 800951a:	4770      	bx	lr
 800951c:	20000014 	.word	0x20000014

08009520 <__ascii_mbtowc>:
 8009520:	b082      	sub	sp, #8
 8009522:	b901      	cbnz	r1, 8009526 <__ascii_mbtowc+0x6>
 8009524:	a901      	add	r1, sp, #4
 8009526:	b142      	cbz	r2, 800953a <__ascii_mbtowc+0x1a>
 8009528:	b14b      	cbz	r3, 800953e <__ascii_mbtowc+0x1e>
 800952a:	7813      	ldrb	r3, [r2, #0]
 800952c:	600b      	str	r3, [r1, #0]
 800952e:	7812      	ldrb	r2, [r2, #0]
 8009530:	1e10      	subs	r0, r2, #0
 8009532:	bf18      	it	ne
 8009534:	2001      	movne	r0, #1
 8009536:	b002      	add	sp, #8
 8009538:	4770      	bx	lr
 800953a:	4610      	mov	r0, r2
 800953c:	e7fb      	b.n	8009536 <__ascii_mbtowc+0x16>
 800953e:	f06f 0001 	mvn.w	r0, #1
 8009542:	e7f8      	b.n	8009536 <__ascii_mbtowc+0x16>

08009544 <__malloc_lock>:
 8009544:	4801      	ldr	r0, [pc, #4]	; (800954c <__malloc_lock+0x8>)
 8009546:	f000 bbf1 	b.w	8009d2c <__retarget_lock_acquire_recursive>
 800954a:	bf00      	nop
 800954c:	20000a64 	.word	0x20000a64

08009550 <__malloc_unlock>:
 8009550:	4801      	ldr	r0, [pc, #4]	; (8009558 <__malloc_unlock+0x8>)
 8009552:	f000 bbec 	b.w	8009d2e <__retarget_lock_release_recursive>
 8009556:	bf00      	nop
 8009558:	20000a64 	.word	0x20000a64

0800955c <__sfputc_r>:
 800955c:	6893      	ldr	r3, [r2, #8]
 800955e:	3b01      	subs	r3, #1
 8009560:	2b00      	cmp	r3, #0
 8009562:	b410      	push	{r4}
 8009564:	6093      	str	r3, [r2, #8]
 8009566:	da08      	bge.n	800957a <__sfputc_r+0x1e>
 8009568:	6994      	ldr	r4, [r2, #24]
 800956a:	42a3      	cmp	r3, r4
 800956c:	db01      	blt.n	8009572 <__sfputc_r+0x16>
 800956e:	290a      	cmp	r1, #10
 8009570:	d103      	bne.n	800957a <__sfputc_r+0x1e>
 8009572:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009576:	f000 b94b 	b.w	8009810 <__swbuf_r>
 800957a:	6813      	ldr	r3, [r2, #0]
 800957c:	1c58      	adds	r0, r3, #1
 800957e:	6010      	str	r0, [r2, #0]
 8009580:	7019      	strb	r1, [r3, #0]
 8009582:	4608      	mov	r0, r1
 8009584:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009588:	4770      	bx	lr

0800958a <__sfputs_r>:
 800958a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800958c:	4606      	mov	r6, r0
 800958e:	460f      	mov	r7, r1
 8009590:	4614      	mov	r4, r2
 8009592:	18d5      	adds	r5, r2, r3
 8009594:	42ac      	cmp	r4, r5
 8009596:	d101      	bne.n	800959c <__sfputs_r+0x12>
 8009598:	2000      	movs	r0, #0
 800959a:	e007      	b.n	80095ac <__sfputs_r+0x22>
 800959c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095a0:	463a      	mov	r2, r7
 80095a2:	4630      	mov	r0, r6
 80095a4:	f7ff ffda 	bl	800955c <__sfputc_r>
 80095a8:	1c43      	adds	r3, r0, #1
 80095aa:	d1f3      	bne.n	8009594 <__sfputs_r+0xa>
 80095ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095b0 <_vfiprintf_r>:
 80095b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b4:	460d      	mov	r5, r1
 80095b6:	b09d      	sub	sp, #116	; 0x74
 80095b8:	4614      	mov	r4, r2
 80095ba:	4698      	mov	r8, r3
 80095bc:	4606      	mov	r6, r0
 80095be:	b118      	cbz	r0, 80095c8 <_vfiprintf_r+0x18>
 80095c0:	6983      	ldr	r3, [r0, #24]
 80095c2:	b90b      	cbnz	r3, 80095c8 <_vfiprintf_r+0x18>
 80095c4:	f000 fb14 	bl	8009bf0 <__sinit>
 80095c8:	4b89      	ldr	r3, [pc, #548]	; (80097f0 <_vfiprintf_r+0x240>)
 80095ca:	429d      	cmp	r5, r3
 80095cc:	d11b      	bne.n	8009606 <_vfiprintf_r+0x56>
 80095ce:	6875      	ldr	r5, [r6, #4]
 80095d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095d2:	07d9      	lsls	r1, r3, #31
 80095d4:	d405      	bmi.n	80095e2 <_vfiprintf_r+0x32>
 80095d6:	89ab      	ldrh	r3, [r5, #12]
 80095d8:	059a      	lsls	r2, r3, #22
 80095da:	d402      	bmi.n	80095e2 <_vfiprintf_r+0x32>
 80095dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095de:	f000 fba5 	bl	8009d2c <__retarget_lock_acquire_recursive>
 80095e2:	89ab      	ldrh	r3, [r5, #12]
 80095e4:	071b      	lsls	r3, r3, #28
 80095e6:	d501      	bpl.n	80095ec <_vfiprintf_r+0x3c>
 80095e8:	692b      	ldr	r3, [r5, #16]
 80095ea:	b9eb      	cbnz	r3, 8009628 <_vfiprintf_r+0x78>
 80095ec:	4629      	mov	r1, r5
 80095ee:	4630      	mov	r0, r6
 80095f0:	f000 f96e 	bl	80098d0 <__swsetup_r>
 80095f4:	b1c0      	cbz	r0, 8009628 <_vfiprintf_r+0x78>
 80095f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095f8:	07dc      	lsls	r4, r3, #31
 80095fa:	d50e      	bpl.n	800961a <_vfiprintf_r+0x6a>
 80095fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009600:	b01d      	add	sp, #116	; 0x74
 8009602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009606:	4b7b      	ldr	r3, [pc, #492]	; (80097f4 <_vfiprintf_r+0x244>)
 8009608:	429d      	cmp	r5, r3
 800960a:	d101      	bne.n	8009610 <_vfiprintf_r+0x60>
 800960c:	68b5      	ldr	r5, [r6, #8]
 800960e:	e7df      	b.n	80095d0 <_vfiprintf_r+0x20>
 8009610:	4b79      	ldr	r3, [pc, #484]	; (80097f8 <_vfiprintf_r+0x248>)
 8009612:	429d      	cmp	r5, r3
 8009614:	bf08      	it	eq
 8009616:	68f5      	ldreq	r5, [r6, #12]
 8009618:	e7da      	b.n	80095d0 <_vfiprintf_r+0x20>
 800961a:	89ab      	ldrh	r3, [r5, #12]
 800961c:	0598      	lsls	r0, r3, #22
 800961e:	d4ed      	bmi.n	80095fc <_vfiprintf_r+0x4c>
 8009620:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009622:	f000 fb84 	bl	8009d2e <__retarget_lock_release_recursive>
 8009626:	e7e9      	b.n	80095fc <_vfiprintf_r+0x4c>
 8009628:	2300      	movs	r3, #0
 800962a:	9309      	str	r3, [sp, #36]	; 0x24
 800962c:	2320      	movs	r3, #32
 800962e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009632:	f8cd 800c 	str.w	r8, [sp, #12]
 8009636:	2330      	movs	r3, #48	; 0x30
 8009638:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80097fc <_vfiprintf_r+0x24c>
 800963c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009640:	f04f 0901 	mov.w	r9, #1
 8009644:	4623      	mov	r3, r4
 8009646:	469a      	mov	sl, r3
 8009648:	f813 2b01 	ldrb.w	r2, [r3], #1
 800964c:	b10a      	cbz	r2, 8009652 <_vfiprintf_r+0xa2>
 800964e:	2a25      	cmp	r2, #37	; 0x25
 8009650:	d1f9      	bne.n	8009646 <_vfiprintf_r+0x96>
 8009652:	ebba 0b04 	subs.w	fp, sl, r4
 8009656:	d00b      	beq.n	8009670 <_vfiprintf_r+0xc0>
 8009658:	465b      	mov	r3, fp
 800965a:	4622      	mov	r2, r4
 800965c:	4629      	mov	r1, r5
 800965e:	4630      	mov	r0, r6
 8009660:	f7ff ff93 	bl	800958a <__sfputs_r>
 8009664:	3001      	adds	r0, #1
 8009666:	f000 80aa 	beq.w	80097be <_vfiprintf_r+0x20e>
 800966a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800966c:	445a      	add	r2, fp
 800966e:	9209      	str	r2, [sp, #36]	; 0x24
 8009670:	f89a 3000 	ldrb.w	r3, [sl]
 8009674:	2b00      	cmp	r3, #0
 8009676:	f000 80a2 	beq.w	80097be <_vfiprintf_r+0x20e>
 800967a:	2300      	movs	r3, #0
 800967c:	f04f 32ff 	mov.w	r2, #4294967295
 8009680:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009684:	f10a 0a01 	add.w	sl, sl, #1
 8009688:	9304      	str	r3, [sp, #16]
 800968a:	9307      	str	r3, [sp, #28]
 800968c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009690:	931a      	str	r3, [sp, #104]	; 0x68
 8009692:	4654      	mov	r4, sl
 8009694:	2205      	movs	r2, #5
 8009696:	f814 1b01 	ldrb.w	r1, [r4], #1
 800969a:	4858      	ldr	r0, [pc, #352]	; (80097fc <_vfiprintf_r+0x24c>)
 800969c:	f7f6 fdc0 	bl	8000220 <memchr>
 80096a0:	9a04      	ldr	r2, [sp, #16]
 80096a2:	b9d8      	cbnz	r0, 80096dc <_vfiprintf_r+0x12c>
 80096a4:	06d1      	lsls	r1, r2, #27
 80096a6:	bf44      	itt	mi
 80096a8:	2320      	movmi	r3, #32
 80096aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096ae:	0713      	lsls	r3, r2, #28
 80096b0:	bf44      	itt	mi
 80096b2:	232b      	movmi	r3, #43	; 0x2b
 80096b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096b8:	f89a 3000 	ldrb.w	r3, [sl]
 80096bc:	2b2a      	cmp	r3, #42	; 0x2a
 80096be:	d015      	beq.n	80096ec <_vfiprintf_r+0x13c>
 80096c0:	9a07      	ldr	r2, [sp, #28]
 80096c2:	4654      	mov	r4, sl
 80096c4:	2000      	movs	r0, #0
 80096c6:	f04f 0c0a 	mov.w	ip, #10
 80096ca:	4621      	mov	r1, r4
 80096cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096d0:	3b30      	subs	r3, #48	; 0x30
 80096d2:	2b09      	cmp	r3, #9
 80096d4:	d94e      	bls.n	8009774 <_vfiprintf_r+0x1c4>
 80096d6:	b1b0      	cbz	r0, 8009706 <_vfiprintf_r+0x156>
 80096d8:	9207      	str	r2, [sp, #28]
 80096da:	e014      	b.n	8009706 <_vfiprintf_r+0x156>
 80096dc:	eba0 0308 	sub.w	r3, r0, r8
 80096e0:	fa09 f303 	lsl.w	r3, r9, r3
 80096e4:	4313      	orrs	r3, r2
 80096e6:	9304      	str	r3, [sp, #16]
 80096e8:	46a2      	mov	sl, r4
 80096ea:	e7d2      	b.n	8009692 <_vfiprintf_r+0xe2>
 80096ec:	9b03      	ldr	r3, [sp, #12]
 80096ee:	1d19      	adds	r1, r3, #4
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	9103      	str	r1, [sp, #12]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	bfbb      	ittet	lt
 80096f8:	425b      	neglt	r3, r3
 80096fa:	f042 0202 	orrlt.w	r2, r2, #2
 80096fe:	9307      	strge	r3, [sp, #28]
 8009700:	9307      	strlt	r3, [sp, #28]
 8009702:	bfb8      	it	lt
 8009704:	9204      	strlt	r2, [sp, #16]
 8009706:	7823      	ldrb	r3, [r4, #0]
 8009708:	2b2e      	cmp	r3, #46	; 0x2e
 800970a:	d10c      	bne.n	8009726 <_vfiprintf_r+0x176>
 800970c:	7863      	ldrb	r3, [r4, #1]
 800970e:	2b2a      	cmp	r3, #42	; 0x2a
 8009710:	d135      	bne.n	800977e <_vfiprintf_r+0x1ce>
 8009712:	9b03      	ldr	r3, [sp, #12]
 8009714:	1d1a      	adds	r2, r3, #4
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	9203      	str	r2, [sp, #12]
 800971a:	2b00      	cmp	r3, #0
 800971c:	bfb8      	it	lt
 800971e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009722:	3402      	adds	r4, #2
 8009724:	9305      	str	r3, [sp, #20]
 8009726:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800980c <_vfiprintf_r+0x25c>
 800972a:	7821      	ldrb	r1, [r4, #0]
 800972c:	2203      	movs	r2, #3
 800972e:	4650      	mov	r0, sl
 8009730:	f7f6 fd76 	bl	8000220 <memchr>
 8009734:	b140      	cbz	r0, 8009748 <_vfiprintf_r+0x198>
 8009736:	2340      	movs	r3, #64	; 0x40
 8009738:	eba0 000a 	sub.w	r0, r0, sl
 800973c:	fa03 f000 	lsl.w	r0, r3, r0
 8009740:	9b04      	ldr	r3, [sp, #16]
 8009742:	4303      	orrs	r3, r0
 8009744:	3401      	adds	r4, #1
 8009746:	9304      	str	r3, [sp, #16]
 8009748:	f814 1b01 	ldrb.w	r1, [r4], #1
 800974c:	482c      	ldr	r0, [pc, #176]	; (8009800 <_vfiprintf_r+0x250>)
 800974e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009752:	2206      	movs	r2, #6
 8009754:	f7f6 fd64 	bl	8000220 <memchr>
 8009758:	2800      	cmp	r0, #0
 800975a:	d03f      	beq.n	80097dc <_vfiprintf_r+0x22c>
 800975c:	4b29      	ldr	r3, [pc, #164]	; (8009804 <_vfiprintf_r+0x254>)
 800975e:	bb1b      	cbnz	r3, 80097a8 <_vfiprintf_r+0x1f8>
 8009760:	9b03      	ldr	r3, [sp, #12]
 8009762:	3307      	adds	r3, #7
 8009764:	f023 0307 	bic.w	r3, r3, #7
 8009768:	3308      	adds	r3, #8
 800976a:	9303      	str	r3, [sp, #12]
 800976c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800976e:	443b      	add	r3, r7
 8009770:	9309      	str	r3, [sp, #36]	; 0x24
 8009772:	e767      	b.n	8009644 <_vfiprintf_r+0x94>
 8009774:	fb0c 3202 	mla	r2, ip, r2, r3
 8009778:	460c      	mov	r4, r1
 800977a:	2001      	movs	r0, #1
 800977c:	e7a5      	b.n	80096ca <_vfiprintf_r+0x11a>
 800977e:	2300      	movs	r3, #0
 8009780:	3401      	adds	r4, #1
 8009782:	9305      	str	r3, [sp, #20]
 8009784:	4619      	mov	r1, r3
 8009786:	f04f 0c0a 	mov.w	ip, #10
 800978a:	4620      	mov	r0, r4
 800978c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009790:	3a30      	subs	r2, #48	; 0x30
 8009792:	2a09      	cmp	r2, #9
 8009794:	d903      	bls.n	800979e <_vfiprintf_r+0x1ee>
 8009796:	2b00      	cmp	r3, #0
 8009798:	d0c5      	beq.n	8009726 <_vfiprintf_r+0x176>
 800979a:	9105      	str	r1, [sp, #20]
 800979c:	e7c3      	b.n	8009726 <_vfiprintf_r+0x176>
 800979e:	fb0c 2101 	mla	r1, ip, r1, r2
 80097a2:	4604      	mov	r4, r0
 80097a4:	2301      	movs	r3, #1
 80097a6:	e7f0      	b.n	800978a <_vfiprintf_r+0x1da>
 80097a8:	ab03      	add	r3, sp, #12
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	462a      	mov	r2, r5
 80097ae:	4b16      	ldr	r3, [pc, #88]	; (8009808 <_vfiprintf_r+0x258>)
 80097b0:	a904      	add	r1, sp, #16
 80097b2:	4630      	mov	r0, r6
 80097b4:	f7fd ffa8 	bl	8007708 <_printf_float>
 80097b8:	4607      	mov	r7, r0
 80097ba:	1c78      	adds	r0, r7, #1
 80097bc:	d1d6      	bne.n	800976c <_vfiprintf_r+0x1bc>
 80097be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097c0:	07d9      	lsls	r1, r3, #31
 80097c2:	d405      	bmi.n	80097d0 <_vfiprintf_r+0x220>
 80097c4:	89ab      	ldrh	r3, [r5, #12]
 80097c6:	059a      	lsls	r2, r3, #22
 80097c8:	d402      	bmi.n	80097d0 <_vfiprintf_r+0x220>
 80097ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097cc:	f000 faaf 	bl	8009d2e <__retarget_lock_release_recursive>
 80097d0:	89ab      	ldrh	r3, [r5, #12]
 80097d2:	065b      	lsls	r3, r3, #25
 80097d4:	f53f af12 	bmi.w	80095fc <_vfiprintf_r+0x4c>
 80097d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097da:	e711      	b.n	8009600 <_vfiprintf_r+0x50>
 80097dc:	ab03      	add	r3, sp, #12
 80097de:	9300      	str	r3, [sp, #0]
 80097e0:	462a      	mov	r2, r5
 80097e2:	4b09      	ldr	r3, [pc, #36]	; (8009808 <_vfiprintf_r+0x258>)
 80097e4:	a904      	add	r1, sp, #16
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7fe fa32 	bl	8007c50 <_printf_i>
 80097ec:	e7e4      	b.n	80097b8 <_vfiprintf_r+0x208>
 80097ee:	bf00      	nop
 80097f0:	0800b904 	.word	0x0800b904
 80097f4:	0800b924 	.word	0x0800b924
 80097f8:	0800b8e4 	.word	0x0800b8e4
 80097fc:	0800b7d2 	.word	0x0800b7d2
 8009800:	0800b7dc 	.word	0x0800b7dc
 8009804:	08007709 	.word	0x08007709
 8009808:	0800958b 	.word	0x0800958b
 800980c:	0800b7d8 	.word	0x0800b7d8

08009810 <__swbuf_r>:
 8009810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009812:	460e      	mov	r6, r1
 8009814:	4614      	mov	r4, r2
 8009816:	4605      	mov	r5, r0
 8009818:	b118      	cbz	r0, 8009822 <__swbuf_r+0x12>
 800981a:	6983      	ldr	r3, [r0, #24]
 800981c:	b90b      	cbnz	r3, 8009822 <__swbuf_r+0x12>
 800981e:	f000 f9e7 	bl	8009bf0 <__sinit>
 8009822:	4b21      	ldr	r3, [pc, #132]	; (80098a8 <__swbuf_r+0x98>)
 8009824:	429c      	cmp	r4, r3
 8009826:	d12b      	bne.n	8009880 <__swbuf_r+0x70>
 8009828:	686c      	ldr	r4, [r5, #4]
 800982a:	69a3      	ldr	r3, [r4, #24]
 800982c:	60a3      	str	r3, [r4, #8]
 800982e:	89a3      	ldrh	r3, [r4, #12]
 8009830:	071a      	lsls	r2, r3, #28
 8009832:	d52f      	bpl.n	8009894 <__swbuf_r+0x84>
 8009834:	6923      	ldr	r3, [r4, #16]
 8009836:	b36b      	cbz	r3, 8009894 <__swbuf_r+0x84>
 8009838:	6923      	ldr	r3, [r4, #16]
 800983a:	6820      	ldr	r0, [r4, #0]
 800983c:	1ac0      	subs	r0, r0, r3
 800983e:	6963      	ldr	r3, [r4, #20]
 8009840:	b2f6      	uxtb	r6, r6
 8009842:	4283      	cmp	r3, r0
 8009844:	4637      	mov	r7, r6
 8009846:	dc04      	bgt.n	8009852 <__swbuf_r+0x42>
 8009848:	4621      	mov	r1, r4
 800984a:	4628      	mov	r0, r5
 800984c:	f000 f93c 	bl	8009ac8 <_fflush_r>
 8009850:	bb30      	cbnz	r0, 80098a0 <__swbuf_r+0x90>
 8009852:	68a3      	ldr	r3, [r4, #8]
 8009854:	3b01      	subs	r3, #1
 8009856:	60a3      	str	r3, [r4, #8]
 8009858:	6823      	ldr	r3, [r4, #0]
 800985a:	1c5a      	adds	r2, r3, #1
 800985c:	6022      	str	r2, [r4, #0]
 800985e:	701e      	strb	r6, [r3, #0]
 8009860:	6963      	ldr	r3, [r4, #20]
 8009862:	3001      	adds	r0, #1
 8009864:	4283      	cmp	r3, r0
 8009866:	d004      	beq.n	8009872 <__swbuf_r+0x62>
 8009868:	89a3      	ldrh	r3, [r4, #12]
 800986a:	07db      	lsls	r3, r3, #31
 800986c:	d506      	bpl.n	800987c <__swbuf_r+0x6c>
 800986e:	2e0a      	cmp	r6, #10
 8009870:	d104      	bne.n	800987c <__swbuf_r+0x6c>
 8009872:	4621      	mov	r1, r4
 8009874:	4628      	mov	r0, r5
 8009876:	f000 f927 	bl	8009ac8 <_fflush_r>
 800987a:	b988      	cbnz	r0, 80098a0 <__swbuf_r+0x90>
 800987c:	4638      	mov	r0, r7
 800987e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009880:	4b0a      	ldr	r3, [pc, #40]	; (80098ac <__swbuf_r+0x9c>)
 8009882:	429c      	cmp	r4, r3
 8009884:	d101      	bne.n	800988a <__swbuf_r+0x7a>
 8009886:	68ac      	ldr	r4, [r5, #8]
 8009888:	e7cf      	b.n	800982a <__swbuf_r+0x1a>
 800988a:	4b09      	ldr	r3, [pc, #36]	; (80098b0 <__swbuf_r+0xa0>)
 800988c:	429c      	cmp	r4, r3
 800988e:	bf08      	it	eq
 8009890:	68ec      	ldreq	r4, [r5, #12]
 8009892:	e7ca      	b.n	800982a <__swbuf_r+0x1a>
 8009894:	4621      	mov	r1, r4
 8009896:	4628      	mov	r0, r5
 8009898:	f000 f81a 	bl	80098d0 <__swsetup_r>
 800989c:	2800      	cmp	r0, #0
 800989e:	d0cb      	beq.n	8009838 <__swbuf_r+0x28>
 80098a0:	f04f 37ff 	mov.w	r7, #4294967295
 80098a4:	e7ea      	b.n	800987c <__swbuf_r+0x6c>
 80098a6:	bf00      	nop
 80098a8:	0800b904 	.word	0x0800b904
 80098ac:	0800b924 	.word	0x0800b924
 80098b0:	0800b8e4 	.word	0x0800b8e4

080098b4 <__ascii_wctomb>:
 80098b4:	b149      	cbz	r1, 80098ca <__ascii_wctomb+0x16>
 80098b6:	2aff      	cmp	r2, #255	; 0xff
 80098b8:	bf85      	ittet	hi
 80098ba:	238a      	movhi	r3, #138	; 0x8a
 80098bc:	6003      	strhi	r3, [r0, #0]
 80098be:	700a      	strbls	r2, [r1, #0]
 80098c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80098c4:	bf98      	it	ls
 80098c6:	2001      	movls	r0, #1
 80098c8:	4770      	bx	lr
 80098ca:	4608      	mov	r0, r1
 80098cc:	4770      	bx	lr
	...

080098d0 <__swsetup_r>:
 80098d0:	4b32      	ldr	r3, [pc, #200]	; (800999c <__swsetup_r+0xcc>)
 80098d2:	b570      	push	{r4, r5, r6, lr}
 80098d4:	681d      	ldr	r5, [r3, #0]
 80098d6:	4606      	mov	r6, r0
 80098d8:	460c      	mov	r4, r1
 80098da:	b125      	cbz	r5, 80098e6 <__swsetup_r+0x16>
 80098dc:	69ab      	ldr	r3, [r5, #24]
 80098de:	b913      	cbnz	r3, 80098e6 <__swsetup_r+0x16>
 80098e0:	4628      	mov	r0, r5
 80098e2:	f000 f985 	bl	8009bf0 <__sinit>
 80098e6:	4b2e      	ldr	r3, [pc, #184]	; (80099a0 <__swsetup_r+0xd0>)
 80098e8:	429c      	cmp	r4, r3
 80098ea:	d10f      	bne.n	800990c <__swsetup_r+0x3c>
 80098ec:	686c      	ldr	r4, [r5, #4]
 80098ee:	89a3      	ldrh	r3, [r4, #12]
 80098f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80098f4:	0719      	lsls	r1, r3, #28
 80098f6:	d42c      	bmi.n	8009952 <__swsetup_r+0x82>
 80098f8:	06dd      	lsls	r5, r3, #27
 80098fa:	d411      	bmi.n	8009920 <__swsetup_r+0x50>
 80098fc:	2309      	movs	r3, #9
 80098fe:	6033      	str	r3, [r6, #0]
 8009900:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009904:	81a3      	strh	r3, [r4, #12]
 8009906:	f04f 30ff 	mov.w	r0, #4294967295
 800990a:	e03e      	b.n	800998a <__swsetup_r+0xba>
 800990c:	4b25      	ldr	r3, [pc, #148]	; (80099a4 <__swsetup_r+0xd4>)
 800990e:	429c      	cmp	r4, r3
 8009910:	d101      	bne.n	8009916 <__swsetup_r+0x46>
 8009912:	68ac      	ldr	r4, [r5, #8]
 8009914:	e7eb      	b.n	80098ee <__swsetup_r+0x1e>
 8009916:	4b24      	ldr	r3, [pc, #144]	; (80099a8 <__swsetup_r+0xd8>)
 8009918:	429c      	cmp	r4, r3
 800991a:	bf08      	it	eq
 800991c:	68ec      	ldreq	r4, [r5, #12]
 800991e:	e7e6      	b.n	80098ee <__swsetup_r+0x1e>
 8009920:	0758      	lsls	r0, r3, #29
 8009922:	d512      	bpl.n	800994a <__swsetup_r+0x7a>
 8009924:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009926:	b141      	cbz	r1, 800993a <__swsetup_r+0x6a>
 8009928:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800992c:	4299      	cmp	r1, r3
 800992e:	d002      	beq.n	8009936 <__swsetup_r+0x66>
 8009930:	4630      	mov	r0, r6
 8009932:	f7ff fcd5 	bl	80092e0 <_free_r>
 8009936:	2300      	movs	r3, #0
 8009938:	6363      	str	r3, [r4, #52]	; 0x34
 800993a:	89a3      	ldrh	r3, [r4, #12]
 800993c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009940:	81a3      	strh	r3, [r4, #12]
 8009942:	2300      	movs	r3, #0
 8009944:	6063      	str	r3, [r4, #4]
 8009946:	6923      	ldr	r3, [r4, #16]
 8009948:	6023      	str	r3, [r4, #0]
 800994a:	89a3      	ldrh	r3, [r4, #12]
 800994c:	f043 0308 	orr.w	r3, r3, #8
 8009950:	81a3      	strh	r3, [r4, #12]
 8009952:	6923      	ldr	r3, [r4, #16]
 8009954:	b94b      	cbnz	r3, 800996a <__swsetup_r+0x9a>
 8009956:	89a3      	ldrh	r3, [r4, #12]
 8009958:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800995c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009960:	d003      	beq.n	800996a <__swsetup_r+0x9a>
 8009962:	4621      	mov	r1, r4
 8009964:	4630      	mov	r0, r6
 8009966:	f000 fa09 	bl	8009d7c <__smakebuf_r>
 800996a:	89a0      	ldrh	r0, [r4, #12]
 800996c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009970:	f010 0301 	ands.w	r3, r0, #1
 8009974:	d00a      	beq.n	800998c <__swsetup_r+0xbc>
 8009976:	2300      	movs	r3, #0
 8009978:	60a3      	str	r3, [r4, #8]
 800997a:	6963      	ldr	r3, [r4, #20]
 800997c:	425b      	negs	r3, r3
 800997e:	61a3      	str	r3, [r4, #24]
 8009980:	6923      	ldr	r3, [r4, #16]
 8009982:	b943      	cbnz	r3, 8009996 <__swsetup_r+0xc6>
 8009984:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009988:	d1ba      	bne.n	8009900 <__swsetup_r+0x30>
 800998a:	bd70      	pop	{r4, r5, r6, pc}
 800998c:	0781      	lsls	r1, r0, #30
 800998e:	bf58      	it	pl
 8009990:	6963      	ldrpl	r3, [r4, #20]
 8009992:	60a3      	str	r3, [r4, #8]
 8009994:	e7f4      	b.n	8009980 <__swsetup_r+0xb0>
 8009996:	2000      	movs	r0, #0
 8009998:	e7f7      	b.n	800998a <__swsetup_r+0xba>
 800999a:	bf00      	nop
 800999c:	20000014 	.word	0x20000014
 80099a0:	0800b904 	.word	0x0800b904
 80099a4:	0800b924 	.word	0x0800b924
 80099a8:	0800b8e4 	.word	0x0800b8e4

080099ac <abort>:
 80099ac:	b508      	push	{r3, lr}
 80099ae:	2006      	movs	r0, #6
 80099b0:	f000 fa4c 	bl	8009e4c <raise>
 80099b4:	2001      	movs	r0, #1
 80099b6:	f001 fdaf 	bl	800b518 <_exit>
	...

080099bc <__sflush_r>:
 80099bc:	898a      	ldrh	r2, [r1, #12]
 80099be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099c2:	4605      	mov	r5, r0
 80099c4:	0710      	lsls	r0, r2, #28
 80099c6:	460c      	mov	r4, r1
 80099c8:	d458      	bmi.n	8009a7c <__sflush_r+0xc0>
 80099ca:	684b      	ldr	r3, [r1, #4]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	dc05      	bgt.n	80099dc <__sflush_r+0x20>
 80099d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	dc02      	bgt.n	80099dc <__sflush_r+0x20>
 80099d6:	2000      	movs	r0, #0
 80099d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099de:	2e00      	cmp	r6, #0
 80099e0:	d0f9      	beq.n	80099d6 <__sflush_r+0x1a>
 80099e2:	2300      	movs	r3, #0
 80099e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80099e8:	682f      	ldr	r7, [r5, #0]
 80099ea:	602b      	str	r3, [r5, #0]
 80099ec:	d032      	beq.n	8009a54 <__sflush_r+0x98>
 80099ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80099f0:	89a3      	ldrh	r3, [r4, #12]
 80099f2:	075a      	lsls	r2, r3, #29
 80099f4:	d505      	bpl.n	8009a02 <__sflush_r+0x46>
 80099f6:	6863      	ldr	r3, [r4, #4]
 80099f8:	1ac0      	subs	r0, r0, r3
 80099fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80099fc:	b10b      	cbz	r3, 8009a02 <__sflush_r+0x46>
 80099fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a00:	1ac0      	subs	r0, r0, r3
 8009a02:	2300      	movs	r3, #0
 8009a04:	4602      	mov	r2, r0
 8009a06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009a08:	6a21      	ldr	r1, [r4, #32]
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	47b0      	blx	r6
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	89a3      	ldrh	r3, [r4, #12]
 8009a12:	d106      	bne.n	8009a22 <__sflush_r+0x66>
 8009a14:	6829      	ldr	r1, [r5, #0]
 8009a16:	291d      	cmp	r1, #29
 8009a18:	d82c      	bhi.n	8009a74 <__sflush_r+0xb8>
 8009a1a:	4a2a      	ldr	r2, [pc, #168]	; (8009ac4 <__sflush_r+0x108>)
 8009a1c:	40ca      	lsrs	r2, r1
 8009a1e:	07d6      	lsls	r6, r2, #31
 8009a20:	d528      	bpl.n	8009a74 <__sflush_r+0xb8>
 8009a22:	2200      	movs	r2, #0
 8009a24:	6062      	str	r2, [r4, #4]
 8009a26:	04d9      	lsls	r1, r3, #19
 8009a28:	6922      	ldr	r2, [r4, #16]
 8009a2a:	6022      	str	r2, [r4, #0]
 8009a2c:	d504      	bpl.n	8009a38 <__sflush_r+0x7c>
 8009a2e:	1c42      	adds	r2, r0, #1
 8009a30:	d101      	bne.n	8009a36 <__sflush_r+0x7a>
 8009a32:	682b      	ldr	r3, [r5, #0]
 8009a34:	b903      	cbnz	r3, 8009a38 <__sflush_r+0x7c>
 8009a36:	6560      	str	r0, [r4, #84]	; 0x54
 8009a38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a3a:	602f      	str	r7, [r5, #0]
 8009a3c:	2900      	cmp	r1, #0
 8009a3e:	d0ca      	beq.n	80099d6 <__sflush_r+0x1a>
 8009a40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a44:	4299      	cmp	r1, r3
 8009a46:	d002      	beq.n	8009a4e <__sflush_r+0x92>
 8009a48:	4628      	mov	r0, r5
 8009a4a:	f7ff fc49 	bl	80092e0 <_free_r>
 8009a4e:	2000      	movs	r0, #0
 8009a50:	6360      	str	r0, [r4, #52]	; 0x34
 8009a52:	e7c1      	b.n	80099d8 <__sflush_r+0x1c>
 8009a54:	6a21      	ldr	r1, [r4, #32]
 8009a56:	2301      	movs	r3, #1
 8009a58:	4628      	mov	r0, r5
 8009a5a:	47b0      	blx	r6
 8009a5c:	1c41      	adds	r1, r0, #1
 8009a5e:	d1c7      	bne.n	80099f0 <__sflush_r+0x34>
 8009a60:	682b      	ldr	r3, [r5, #0]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d0c4      	beq.n	80099f0 <__sflush_r+0x34>
 8009a66:	2b1d      	cmp	r3, #29
 8009a68:	d001      	beq.n	8009a6e <__sflush_r+0xb2>
 8009a6a:	2b16      	cmp	r3, #22
 8009a6c:	d101      	bne.n	8009a72 <__sflush_r+0xb6>
 8009a6e:	602f      	str	r7, [r5, #0]
 8009a70:	e7b1      	b.n	80099d6 <__sflush_r+0x1a>
 8009a72:	89a3      	ldrh	r3, [r4, #12]
 8009a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a78:	81a3      	strh	r3, [r4, #12]
 8009a7a:	e7ad      	b.n	80099d8 <__sflush_r+0x1c>
 8009a7c:	690f      	ldr	r7, [r1, #16]
 8009a7e:	2f00      	cmp	r7, #0
 8009a80:	d0a9      	beq.n	80099d6 <__sflush_r+0x1a>
 8009a82:	0793      	lsls	r3, r2, #30
 8009a84:	680e      	ldr	r6, [r1, #0]
 8009a86:	bf08      	it	eq
 8009a88:	694b      	ldreq	r3, [r1, #20]
 8009a8a:	600f      	str	r7, [r1, #0]
 8009a8c:	bf18      	it	ne
 8009a8e:	2300      	movne	r3, #0
 8009a90:	eba6 0807 	sub.w	r8, r6, r7
 8009a94:	608b      	str	r3, [r1, #8]
 8009a96:	f1b8 0f00 	cmp.w	r8, #0
 8009a9a:	dd9c      	ble.n	80099d6 <__sflush_r+0x1a>
 8009a9c:	6a21      	ldr	r1, [r4, #32]
 8009a9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009aa0:	4643      	mov	r3, r8
 8009aa2:	463a      	mov	r2, r7
 8009aa4:	4628      	mov	r0, r5
 8009aa6:	47b0      	blx	r6
 8009aa8:	2800      	cmp	r0, #0
 8009aaa:	dc06      	bgt.n	8009aba <__sflush_r+0xfe>
 8009aac:	89a3      	ldrh	r3, [r4, #12]
 8009aae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ab2:	81a3      	strh	r3, [r4, #12]
 8009ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab8:	e78e      	b.n	80099d8 <__sflush_r+0x1c>
 8009aba:	4407      	add	r7, r0
 8009abc:	eba8 0800 	sub.w	r8, r8, r0
 8009ac0:	e7e9      	b.n	8009a96 <__sflush_r+0xda>
 8009ac2:	bf00      	nop
 8009ac4:	20400001 	.word	0x20400001

08009ac8 <_fflush_r>:
 8009ac8:	b538      	push	{r3, r4, r5, lr}
 8009aca:	690b      	ldr	r3, [r1, #16]
 8009acc:	4605      	mov	r5, r0
 8009ace:	460c      	mov	r4, r1
 8009ad0:	b913      	cbnz	r3, 8009ad8 <_fflush_r+0x10>
 8009ad2:	2500      	movs	r5, #0
 8009ad4:	4628      	mov	r0, r5
 8009ad6:	bd38      	pop	{r3, r4, r5, pc}
 8009ad8:	b118      	cbz	r0, 8009ae2 <_fflush_r+0x1a>
 8009ada:	6983      	ldr	r3, [r0, #24]
 8009adc:	b90b      	cbnz	r3, 8009ae2 <_fflush_r+0x1a>
 8009ade:	f000 f887 	bl	8009bf0 <__sinit>
 8009ae2:	4b14      	ldr	r3, [pc, #80]	; (8009b34 <_fflush_r+0x6c>)
 8009ae4:	429c      	cmp	r4, r3
 8009ae6:	d11b      	bne.n	8009b20 <_fflush_r+0x58>
 8009ae8:	686c      	ldr	r4, [r5, #4]
 8009aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d0ef      	beq.n	8009ad2 <_fflush_r+0xa>
 8009af2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009af4:	07d0      	lsls	r0, r2, #31
 8009af6:	d404      	bmi.n	8009b02 <_fflush_r+0x3a>
 8009af8:	0599      	lsls	r1, r3, #22
 8009afa:	d402      	bmi.n	8009b02 <_fflush_r+0x3a>
 8009afc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009afe:	f000 f915 	bl	8009d2c <__retarget_lock_acquire_recursive>
 8009b02:	4628      	mov	r0, r5
 8009b04:	4621      	mov	r1, r4
 8009b06:	f7ff ff59 	bl	80099bc <__sflush_r>
 8009b0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009b0c:	07da      	lsls	r2, r3, #31
 8009b0e:	4605      	mov	r5, r0
 8009b10:	d4e0      	bmi.n	8009ad4 <_fflush_r+0xc>
 8009b12:	89a3      	ldrh	r3, [r4, #12]
 8009b14:	059b      	lsls	r3, r3, #22
 8009b16:	d4dd      	bmi.n	8009ad4 <_fflush_r+0xc>
 8009b18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b1a:	f000 f908 	bl	8009d2e <__retarget_lock_release_recursive>
 8009b1e:	e7d9      	b.n	8009ad4 <_fflush_r+0xc>
 8009b20:	4b05      	ldr	r3, [pc, #20]	; (8009b38 <_fflush_r+0x70>)
 8009b22:	429c      	cmp	r4, r3
 8009b24:	d101      	bne.n	8009b2a <_fflush_r+0x62>
 8009b26:	68ac      	ldr	r4, [r5, #8]
 8009b28:	e7df      	b.n	8009aea <_fflush_r+0x22>
 8009b2a:	4b04      	ldr	r3, [pc, #16]	; (8009b3c <_fflush_r+0x74>)
 8009b2c:	429c      	cmp	r4, r3
 8009b2e:	bf08      	it	eq
 8009b30:	68ec      	ldreq	r4, [r5, #12]
 8009b32:	e7da      	b.n	8009aea <_fflush_r+0x22>
 8009b34:	0800b904 	.word	0x0800b904
 8009b38:	0800b924 	.word	0x0800b924
 8009b3c:	0800b8e4 	.word	0x0800b8e4

08009b40 <std>:
 8009b40:	2300      	movs	r3, #0
 8009b42:	b510      	push	{r4, lr}
 8009b44:	4604      	mov	r4, r0
 8009b46:	e9c0 3300 	strd	r3, r3, [r0]
 8009b4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009b4e:	6083      	str	r3, [r0, #8]
 8009b50:	8181      	strh	r1, [r0, #12]
 8009b52:	6643      	str	r3, [r0, #100]	; 0x64
 8009b54:	81c2      	strh	r2, [r0, #14]
 8009b56:	6183      	str	r3, [r0, #24]
 8009b58:	4619      	mov	r1, r3
 8009b5a:	2208      	movs	r2, #8
 8009b5c:	305c      	adds	r0, #92	; 0x5c
 8009b5e:	f7fd fd2b 	bl	80075b8 <memset>
 8009b62:	4b05      	ldr	r3, [pc, #20]	; (8009b78 <std+0x38>)
 8009b64:	6263      	str	r3, [r4, #36]	; 0x24
 8009b66:	4b05      	ldr	r3, [pc, #20]	; (8009b7c <std+0x3c>)
 8009b68:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b6a:	4b05      	ldr	r3, [pc, #20]	; (8009b80 <std+0x40>)
 8009b6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b6e:	4b05      	ldr	r3, [pc, #20]	; (8009b84 <std+0x44>)
 8009b70:	6224      	str	r4, [r4, #32]
 8009b72:	6323      	str	r3, [r4, #48]	; 0x30
 8009b74:	bd10      	pop	{r4, pc}
 8009b76:	bf00      	nop
 8009b78:	08009e85 	.word	0x08009e85
 8009b7c:	08009ea7 	.word	0x08009ea7
 8009b80:	08009edf 	.word	0x08009edf
 8009b84:	08009f03 	.word	0x08009f03

08009b88 <_cleanup_r>:
 8009b88:	4901      	ldr	r1, [pc, #4]	; (8009b90 <_cleanup_r+0x8>)
 8009b8a:	f000 b8af 	b.w	8009cec <_fwalk_reent>
 8009b8e:	bf00      	nop
 8009b90:	08009ac9 	.word	0x08009ac9

08009b94 <__sfmoreglue>:
 8009b94:	b570      	push	{r4, r5, r6, lr}
 8009b96:	2268      	movs	r2, #104	; 0x68
 8009b98:	1e4d      	subs	r5, r1, #1
 8009b9a:	4355      	muls	r5, r2
 8009b9c:	460e      	mov	r6, r1
 8009b9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ba2:	f7ff fc09 	bl	80093b8 <_malloc_r>
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	b140      	cbz	r0, 8009bbc <__sfmoreglue+0x28>
 8009baa:	2100      	movs	r1, #0
 8009bac:	e9c0 1600 	strd	r1, r6, [r0]
 8009bb0:	300c      	adds	r0, #12
 8009bb2:	60a0      	str	r0, [r4, #8]
 8009bb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009bb8:	f7fd fcfe 	bl	80075b8 <memset>
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	bd70      	pop	{r4, r5, r6, pc}

08009bc0 <__sfp_lock_acquire>:
 8009bc0:	4801      	ldr	r0, [pc, #4]	; (8009bc8 <__sfp_lock_acquire+0x8>)
 8009bc2:	f000 b8b3 	b.w	8009d2c <__retarget_lock_acquire_recursive>
 8009bc6:	bf00      	nop
 8009bc8:	20000a65 	.word	0x20000a65

08009bcc <__sfp_lock_release>:
 8009bcc:	4801      	ldr	r0, [pc, #4]	; (8009bd4 <__sfp_lock_release+0x8>)
 8009bce:	f000 b8ae 	b.w	8009d2e <__retarget_lock_release_recursive>
 8009bd2:	bf00      	nop
 8009bd4:	20000a65 	.word	0x20000a65

08009bd8 <__sinit_lock_acquire>:
 8009bd8:	4801      	ldr	r0, [pc, #4]	; (8009be0 <__sinit_lock_acquire+0x8>)
 8009bda:	f000 b8a7 	b.w	8009d2c <__retarget_lock_acquire_recursive>
 8009bde:	bf00      	nop
 8009be0:	20000a66 	.word	0x20000a66

08009be4 <__sinit_lock_release>:
 8009be4:	4801      	ldr	r0, [pc, #4]	; (8009bec <__sinit_lock_release+0x8>)
 8009be6:	f000 b8a2 	b.w	8009d2e <__retarget_lock_release_recursive>
 8009bea:	bf00      	nop
 8009bec:	20000a66 	.word	0x20000a66

08009bf0 <__sinit>:
 8009bf0:	b510      	push	{r4, lr}
 8009bf2:	4604      	mov	r4, r0
 8009bf4:	f7ff fff0 	bl	8009bd8 <__sinit_lock_acquire>
 8009bf8:	69a3      	ldr	r3, [r4, #24]
 8009bfa:	b11b      	cbz	r3, 8009c04 <__sinit+0x14>
 8009bfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c00:	f7ff bff0 	b.w	8009be4 <__sinit_lock_release>
 8009c04:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009c08:	6523      	str	r3, [r4, #80]	; 0x50
 8009c0a:	4b13      	ldr	r3, [pc, #76]	; (8009c58 <__sinit+0x68>)
 8009c0c:	4a13      	ldr	r2, [pc, #76]	; (8009c5c <__sinit+0x6c>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	62a2      	str	r2, [r4, #40]	; 0x28
 8009c12:	42a3      	cmp	r3, r4
 8009c14:	bf04      	itt	eq
 8009c16:	2301      	moveq	r3, #1
 8009c18:	61a3      	streq	r3, [r4, #24]
 8009c1a:	4620      	mov	r0, r4
 8009c1c:	f000 f820 	bl	8009c60 <__sfp>
 8009c20:	6060      	str	r0, [r4, #4]
 8009c22:	4620      	mov	r0, r4
 8009c24:	f000 f81c 	bl	8009c60 <__sfp>
 8009c28:	60a0      	str	r0, [r4, #8]
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f000 f818 	bl	8009c60 <__sfp>
 8009c30:	2200      	movs	r2, #0
 8009c32:	60e0      	str	r0, [r4, #12]
 8009c34:	2104      	movs	r1, #4
 8009c36:	6860      	ldr	r0, [r4, #4]
 8009c38:	f7ff ff82 	bl	8009b40 <std>
 8009c3c:	68a0      	ldr	r0, [r4, #8]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	2109      	movs	r1, #9
 8009c42:	f7ff ff7d 	bl	8009b40 <std>
 8009c46:	68e0      	ldr	r0, [r4, #12]
 8009c48:	2202      	movs	r2, #2
 8009c4a:	2112      	movs	r1, #18
 8009c4c:	f7ff ff78 	bl	8009b40 <std>
 8009c50:	2301      	movs	r3, #1
 8009c52:	61a3      	str	r3, [r4, #24]
 8009c54:	e7d2      	b.n	8009bfc <__sinit+0xc>
 8009c56:	bf00      	nop
 8009c58:	0800b568 	.word	0x0800b568
 8009c5c:	08009b89 	.word	0x08009b89

08009c60 <__sfp>:
 8009c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c62:	4607      	mov	r7, r0
 8009c64:	f7ff ffac 	bl	8009bc0 <__sfp_lock_acquire>
 8009c68:	4b1e      	ldr	r3, [pc, #120]	; (8009ce4 <__sfp+0x84>)
 8009c6a:	681e      	ldr	r6, [r3, #0]
 8009c6c:	69b3      	ldr	r3, [r6, #24]
 8009c6e:	b913      	cbnz	r3, 8009c76 <__sfp+0x16>
 8009c70:	4630      	mov	r0, r6
 8009c72:	f7ff ffbd 	bl	8009bf0 <__sinit>
 8009c76:	3648      	adds	r6, #72	; 0x48
 8009c78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	d503      	bpl.n	8009c88 <__sfp+0x28>
 8009c80:	6833      	ldr	r3, [r6, #0]
 8009c82:	b30b      	cbz	r3, 8009cc8 <__sfp+0x68>
 8009c84:	6836      	ldr	r6, [r6, #0]
 8009c86:	e7f7      	b.n	8009c78 <__sfp+0x18>
 8009c88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009c8c:	b9d5      	cbnz	r5, 8009cc4 <__sfp+0x64>
 8009c8e:	4b16      	ldr	r3, [pc, #88]	; (8009ce8 <__sfp+0x88>)
 8009c90:	60e3      	str	r3, [r4, #12]
 8009c92:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009c96:	6665      	str	r5, [r4, #100]	; 0x64
 8009c98:	f000 f847 	bl	8009d2a <__retarget_lock_init_recursive>
 8009c9c:	f7ff ff96 	bl	8009bcc <__sfp_lock_release>
 8009ca0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009ca4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009ca8:	6025      	str	r5, [r4, #0]
 8009caa:	61a5      	str	r5, [r4, #24]
 8009cac:	2208      	movs	r2, #8
 8009cae:	4629      	mov	r1, r5
 8009cb0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009cb4:	f7fd fc80 	bl	80075b8 <memset>
 8009cb8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009cbc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cc4:	3468      	adds	r4, #104	; 0x68
 8009cc6:	e7d9      	b.n	8009c7c <__sfp+0x1c>
 8009cc8:	2104      	movs	r1, #4
 8009cca:	4638      	mov	r0, r7
 8009ccc:	f7ff ff62 	bl	8009b94 <__sfmoreglue>
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	6030      	str	r0, [r6, #0]
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	d1d5      	bne.n	8009c84 <__sfp+0x24>
 8009cd8:	f7ff ff78 	bl	8009bcc <__sfp_lock_release>
 8009cdc:	230c      	movs	r3, #12
 8009cde:	603b      	str	r3, [r7, #0]
 8009ce0:	e7ee      	b.n	8009cc0 <__sfp+0x60>
 8009ce2:	bf00      	nop
 8009ce4:	0800b568 	.word	0x0800b568
 8009ce8:	ffff0001 	.word	0xffff0001

08009cec <_fwalk_reent>:
 8009cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cf0:	4606      	mov	r6, r0
 8009cf2:	4688      	mov	r8, r1
 8009cf4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009cf8:	2700      	movs	r7, #0
 8009cfa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009cfe:	f1b9 0901 	subs.w	r9, r9, #1
 8009d02:	d505      	bpl.n	8009d10 <_fwalk_reent+0x24>
 8009d04:	6824      	ldr	r4, [r4, #0]
 8009d06:	2c00      	cmp	r4, #0
 8009d08:	d1f7      	bne.n	8009cfa <_fwalk_reent+0xe>
 8009d0a:	4638      	mov	r0, r7
 8009d0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d10:	89ab      	ldrh	r3, [r5, #12]
 8009d12:	2b01      	cmp	r3, #1
 8009d14:	d907      	bls.n	8009d26 <_fwalk_reent+0x3a>
 8009d16:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	d003      	beq.n	8009d26 <_fwalk_reent+0x3a>
 8009d1e:	4629      	mov	r1, r5
 8009d20:	4630      	mov	r0, r6
 8009d22:	47c0      	blx	r8
 8009d24:	4307      	orrs	r7, r0
 8009d26:	3568      	adds	r5, #104	; 0x68
 8009d28:	e7e9      	b.n	8009cfe <_fwalk_reent+0x12>

08009d2a <__retarget_lock_init_recursive>:
 8009d2a:	4770      	bx	lr

08009d2c <__retarget_lock_acquire_recursive>:
 8009d2c:	4770      	bx	lr

08009d2e <__retarget_lock_release_recursive>:
 8009d2e:	4770      	bx	lr

08009d30 <__swhatbuf_r>:
 8009d30:	b570      	push	{r4, r5, r6, lr}
 8009d32:	460e      	mov	r6, r1
 8009d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d38:	2900      	cmp	r1, #0
 8009d3a:	b096      	sub	sp, #88	; 0x58
 8009d3c:	4614      	mov	r4, r2
 8009d3e:	461d      	mov	r5, r3
 8009d40:	da08      	bge.n	8009d54 <__swhatbuf_r+0x24>
 8009d42:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009d46:	2200      	movs	r2, #0
 8009d48:	602a      	str	r2, [r5, #0]
 8009d4a:	061a      	lsls	r2, r3, #24
 8009d4c:	d410      	bmi.n	8009d70 <__swhatbuf_r+0x40>
 8009d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d52:	e00e      	b.n	8009d72 <__swhatbuf_r+0x42>
 8009d54:	466a      	mov	r2, sp
 8009d56:	f000 f8fb 	bl	8009f50 <_fstat_r>
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	dbf1      	blt.n	8009d42 <__swhatbuf_r+0x12>
 8009d5e:	9a01      	ldr	r2, [sp, #4]
 8009d60:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d64:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d68:	425a      	negs	r2, r3
 8009d6a:	415a      	adcs	r2, r3
 8009d6c:	602a      	str	r2, [r5, #0]
 8009d6e:	e7ee      	b.n	8009d4e <__swhatbuf_r+0x1e>
 8009d70:	2340      	movs	r3, #64	; 0x40
 8009d72:	2000      	movs	r0, #0
 8009d74:	6023      	str	r3, [r4, #0]
 8009d76:	b016      	add	sp, #88	; 0x58
 8009d78:	bd70      	pop	{r4, r5, r6, pc}
	...

08009d7c <__smakebuf_r>:
 8009d7c:	898b      	ldrh	r3, [r1, #12]
 8009d7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d80:	079d      	lsls	r5, r3, #30
 8009d82:	4606      	mov	r6, r0
 8009d84:	460c      	mov	r4, r1
 8009d86:	d507      	bpl.n	8009d98 <__smakebuf_r+0x1c>
 8009d88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	6123      	str	r3, [r4, #16]
 8009d90:	2301      	movs	r3, #1
 8009d92:	6163      	str	r3, [r4, #20]
 8009d94:	b002      	add	sp, #8
 8009d96:	bd70      	pop	{r4, r5, r6, pc}
 8009d98:	ab01      	add	r3, sp, #4
 8009d9a:	466a      	mov	r2, sp
 8009d9c:	f7ff ffc8 	bl	8009d30 <__swhatbuf_r>
 8009da0:	9900      	ldr	r1, [sp, #0]
 8009da2:	4605      	mov	r5, r0
 8009da4:	4630      	mov	r0, r6
 8009da6:	f7ff fb07 	bl	80093b8 <_malloc_r>
 8009daa:	b948      	cbnz	r0, 8009dc0 <__smakebuf_r+0x44>
 8009dac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009db0:	059a      	lsls	r2, r3, #22
 8009db2:	d4ef      	bmi.n	8009d94 <__smakebuf_r+0x18>
 8009db4:	f023 0303 	bic.w	r3, r3, #3
 8009db8:	f043 0302 	orr.w	r3, r3, #2
 8009dbc:	81a3      	strh	r3, [r4, #12]
 8009dbe:	e7e3      	b.n	8009d88 <__smakebuf_r+0xc>
 8009dc0:	4b0d      	ldr	r3, [pc, #52]	; (8009df8 <__smakebuf_r+0x7c>)
 8009dc2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009dc4:	89a3      	ldrh	r3, [r4, #12]
 8009dc6:	6020      	str	r0, [r4, #0]
 8009dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dcc:	81a3      	strh	r3, [r4, #12]
 8009dce:	9b00      	ldr	r3, [sp, #0]
 8009dd0:	6163      	str	r3, [r4, #20]
 8009dd2:	9b01      	ldr	r3, [sp, #4]
 8009dd4:	6120      	str	r0, [r4, #16]
 8009dd6:	b15b      	cbz	r3, 8009df0 <__smakebuf_r+0x74>
 8009dd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ddc:	4630      	mov	r0, r6
 8009dde:	f000 f8c9 	bl	8009f74 <_isatty_r>
 8009de2:	b128      	cbz	r0, 8009df0 <__smakebuf_r+0x74>
 8009de4:	89a3      	ldrh	r3, [r4, #12]
 8009de6:	f023 0303 	bic.w	r3, r3, #3
 8009dea:	f043 0301 	orr.w	r3, r3, #1
 8009dee:	81a3      	strh	r3, [r4, #12]
 8009df0:	89a0      	ldrh	r0, [r4, #12]
 8009df2:	4305      	orrs	r5, r0
 8009df4:	81a5      	strh	r5, [r4, #12]
 8009df6:	e7cd      	b.n	8009d94 <__smakebuf_r+0x18>
 8009df8:	08009b89 	.word	0x08009b89

08009dfc <_raise_r>:
 8009dfc:	291f      	cmp	r1, #31
 8009dfe:	b538      	push	{r3, r4, r5, lr}
 8009e00:	4604      	mov	r4, r0
 8009e02:	460d      	mov	r5, r1
 8009e04:	d904      	bls.n	8009e10 <_raise_r+0x14>
 8009e06:	2316      	movs	r3, #22
 8009e08:	6003      	str	r3, [r0, #0]
 8009e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e0e:	bd38      	pop	{r3, r4, r5, pc}
 8009e10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009e12:	b112      	cbz	r2, 8009e1a <_raise_r+0x1e>
 8009e14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e18:	b94b      	cbnz	r3, 8009e2e <_raise_r+0x32>
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	f000 f830 	bl	8009e80 <_getpid_r>
 8009e20:	462a      	mov	r2, r5
 8009e22:	4601      	mov	r1, r0
 8009e24:	4620      	mov	r0, r4
 8009e26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e2a:	f000 b817 	b.w	8009e5c <_kill_r>
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d00a      	beq.n	8009e48 <_raise_r+0x4c>
 8009e32:	1c59      	adds	r1, r3, #1
 8009e34:	d103      	bne.n	8009e3e <_raise_r+0x42>
 8009e36:	2316      	movs	r3, #22
 8009e38:	6003      	str	r3, [r0, #0]
 8009e3a:	2001      	movs	r0, #1
 8009e3c:	e7e7      	b.n	8009e0e <_raise_r+0x12>
 8009e3e:	2400      	movs	r4, #0
 8009e40:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009e44:	4628      	mov	r0, r5
 8009e46:	4798      	blx	r3
 8009e48:	2000      	movs	r0, #0
 8009e4a:	e7e0      	b.n	8009e0e <_raise_r+0x12>

08009e4c <raise>:
 8009e4c:	4b02      	ldr	r3, [pc, #8]	; (8009e58 <raise+0xc>)
 8009e4e:	4601      	mov	r1, r0
 8009e50:	6818      	ldr	r0, [r3, #0]
 8009e52:	f7ff bfd3 	b.w	8009dfc <_raise_r>
 8009e56:	bf00      	nop
 8009e58:	20000014 	.word	0x20000014

08009e5c <_kill_r>:
 8009e5c:	b538      	push	{r3, r4, r5, lr}
 8009e5e:	4d07      	ldr	r5, [pc, #28]	; (8009e7c <_kill_r+0x20>)
 8009e60:	2300      	movs	r3, #0
 8009e62:	4604      	mov	r4, r0
 8009e64:	4608      	mov	r0, r1
 8009e66:	4611      	mov	r1, r2
 8009e68:	602b      	str	r3, [r5, #0]
 8009e6a:	f001 fb27 	bl	800b4bc <_kill>
 8009e6e:	1c43      	adds	r3, r0, #1
 8009e70:	d102      	bne.n	8009e78 <_kill_r+0x1c>
 8009e72:	682b      	ldr	r3, [r5, #0]
 8009e74:	b103      	cbz	r3, 8009e78 <_kill_r+0x1c>
 8009e76:	6023      	str	r3, [r4, #0]
 8009e78:	bd38      	pop	{r3, r4, r5, pc}
 8009e7a:	bf00      	nop
 8009e7c:	20000a60 	.word	0x20000a60

08009e80 <_getpid_r>:
 8009e80:	f001 bb0c 	b.w	800b49c <_getpid>

08009e84 <__sread>:
 8009e84:	b510      	push	{r4, lr}
 8009e86:	460c      	mov	r4, r1
 8009e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e8c:	f000 f894 	bl	8009fb8 <_read_r>
 8009e90:	2800      	cmp	r0, #0
 8009e92:	bfab      	itete	ge
 8009e94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009e96:	89a3      	ldrhlt	r3, [r4, #12]
 8009e98:	181b      	addge	r3, r3, r0
 8009e9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e9e:	bfac      	ite	ge
 8009ea0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009ea2:	81a3      	strhlt	r3, [r4, #12]
 8009ea4:	bd10      	pop	{r4, pc}

08009ea6 <__swrite>:
 8009ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eaa:	461f      	mov	r7, r3
 8009eac:	898b      	ldrh	r3, [r1, #12]
 8009eae:	05db      	lsls	r3, r3, #23
 8009eb0:	4605      	mov	r5, r0
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	4616      	mov	r6, r2
 8009eb6:	d505      	bpl.n	8009ec4 <__swrite+0x1e>
 8009eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ebc:	2302      	movs	r3, #2
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f000 f868 	bl	8009f94 <_lseek_r>
 8009ec4:	89a3      	ldrh	r3, [r4, #12]
 8009ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	463b      	mov	r3, r7
 8009ed4:	4628      	mov	r0, r5
 8009ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009eda:	f000 b817 	b.w	8009f0c <_write_r>

08009ede <__sseek>:
 8009ede:	b510      	push	{r4, lr}
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee6:	f000 f855 	bl	8009f94 <_lseek_r>
 8009eea:	1c43      	adds	r3, r0, #1
 8009eec:	89a3      	ldrh	r3, [r4, #12]
 8009eee:	bf15      	itete	ne
 8009ef0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009ef2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ef6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009efa:	81a3      	strheq	r3, [r4, #12]
 8009efc:	bf18      	it	ne
 8009efe:	81a3      	strhne	r3, [r4, #12]
 8009f00:	bd10      	pop	{r4, pc}

08009f02 <__sclose>:
 8009f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f06:	f000 b813 	b.w	8009f30 <_close_r>
	...

08009f0c <_write_r>:
 8009f0c:	b538      	push	{r3, r4, r5, lr}
 8009f0e:	4d07      	ldr	r5, [pc, #28]	; (8009f2c <_write_r+0x20>)
 8009f10:	4604      	mov	r4, r0
 8009f12:	4608      	mov	r0, r1
 8009f14:	4611      	mov	r1, r2
 8009f16:	2200      	movs	r2, #0
 8009f18:	602a      	str	r2, [r5, #0]
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	f001 faf4 	bl	800b508 <_write>
 8009f20:	1c43      	adds	r3, r0, #1
 8009f22:	d102      	bne.n	8009f2a <_write_r+0x1e>
 8009f24:	682b      	ldr	r3, [r5, #0]
 8009f26:	b103      	cbz	r3, 8009f2a <_write_r+0x1e>
 8009f28:	6023      	str	r3, [r4, #0]
 8009f2a:	bd38      	pop	{r3, r4, r5, pc}
 8009f2c:	20000a60 	.word	0x20000a60

08009f30 <_close_r>:
 8009f30:	b538      	push	{r3, r4, r5, lr}
 8009f32:	4d06      	ldr	r5, [pc, #24]	; (8009f4c <_close_r+0x1c>)
 8009f34:	2300      	movs	r3, #0
 8009f36:	4604      	mov	r4, r0
 8009f38:	4608      	mov	r0, r1
 8009f3a:	602b      	str	r3, [r5, #0]
 8009f3c:	f001 fa9e 	bl	800b47c <_close>
 8009f40:	1c43      	adds	r3, r0, #1
 8009f42:	d102      	bne.n	8009f4a <_close_r+0x1a>
 8009f44:	682b      	ldr	r3, [r5, #0]
 8009f46:	b103      	cbz	r3, 8009f4a <_close_r+0x1a>
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	bd38      	pop	{r3, r4, r5, pc}
 8009f4c:	20000a60 	.word	0x20000a60

08009f50 <_fstat_r>:
 8009f50:	b538      	push	{r3, r4, r5, lr}
 8009f52:	4d07      	ldr	r5, [pc, #28]	; (8009f70 <_fstat_r+0x20>)
 8009f54:	2300      	movs	r3, #0
 8009f56:	4604      	mov	r4, r0
 8009f58:	4608      	mov	r0, r1
 8009f5a:	4611      	mov	r1, r2
 8009f5c:	602b      	str	r3, [r5, #0]
 8009f5e:	f001 fa95 	bl	800b48c <_fstat>
 8009f62:	1c43      	adds	r3, r0, #1
 8009f64:	d102      	bne.n	8009f6c <_fstat_r+0x1c>
 8009f66:	682b      	ldr	r3, [r5, #0]
 8009f68:	b103      	cbz	r3, 8009f6c <_fstat_r+0x1c>
 8009f6a:	6023      	str	r3, [r4, #0]
 8009f6c:	bd38      	pop	{r3, r4, r5, pc}
 8009f6e:	bf00      	nop
 8009f70:	20000a60 	.word	0x20000a60

08009f74 <_isatty_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	4d06      	ldr	r5, [pc, #24]	; (8009f90 <_isatty_r+0x1c>)
 8009f78:	2300      	movs	r3, #0
 8009f7a:	4604      	mov	r4, r0
 8009f7c:	4608      	mov	r0, r1
 8009f7e:	602b      	str	r3, [r5, #0]
 8009f80:	f001 fa94 	bl	800b4ac <_isatty>
 8009f84:	1c43      	adds	r3, r0, #1
 8009f86:	d102      	bne.n	8009f8e <_isatty_r+0x1a>
 8009f88:	682b      	ldr	r3, [r5, #0]
 8009f8a:	b103      	cbz	r3, 8009f8e <_isatty_r+0x1a>
 8009f8c:	6023      	str	r3, [r4, #0]
 8009f8e:	bd38      	pop	{r3, r4, r5, pc}
 8009f90:	20000a60 	.word	0x20000a60

08009f94 <_lseek_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d07      	ldr	r5, [pc, #28]	; (8009fb4 <_lseek_r+0x20>)
 8009f98:	4604      	mov	r4, r0
 8009f9a:	4608      	mov	r0, r1
 8009f9c:	4611      	mov	r1, r2
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	602a      	str	r2, [r5, #0]
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	f001 fa92 	bl	800b4cc <_lseek>
 8009fa8:	1c43      	adds	r3, r0, #1
 8009faa:	d102      	bne.n	8009fb2 <_lseek_r+0x1e>
 8009fac:	682b      	ldr	r3, [r5, #0]
 8009fae:	b103      	cbz	r3, 8009fb2 <_lseek_r+0x1e>
 8009fb0:	6023      	str	r3, [r4, #0]
 8009fb2:	bd38      	pop	{r3, r4, r5, pc}
 8009fb4:	20000a60 	.word	0x20000a60

08009fb8 <_read_r>:
 8009fb8:	b538      	push	{r3, r4, r5, lr}
 8009fba:	4d07      	ldr	r5, [pc, #28]	; (8009fd8 <_read_r+0x20>)
 8009fbc:	4604      	mov	r4, r0
 8009fbe:	4608      	mov	r0, r1
 8009fc0:	4611      	mov	r1, r2
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	602a      	str	r2, [r5, #0]
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	f001 fa88 	bl	800b4dc <_read>
 8009fcc:	1c43      	adds	r3, r0, #1
 8009fce:	d102      	bne.n	8009fd6 <_read_r+0x1e>
 8009fd0:	682b      	ldr	r3, [r5, #0]
 8009fd2:	b103      	cbz	r3, 8009fd6 <_read_r+0x1e>
 8009fd4:	6023      	str	r3, [r4, #0]
 8009fd6:	bd38      	pop	{r3, r4, r5, pc}
 8009fd8:	20000a60 	.word	0x20000a60
 8009fdc:	00000000 	.word	0x00000000

08009fe0 <atan>:
 8009fe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe4:	ec55 4b10 	vmov	r4, r5, d0
 8009fe8:	4bc3      	ldr	r3, [pc, #780]	; (800a2f8 <atan+0x318>)
 8009fea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009fee:	429e      	cmp	r6, r3
 8009ff0:	46ab      	mov	fp, r5
 8009ff2:	dd18      	ble.n	800a026 <atan+0x46>
 8009ff4:	4bc1      	ldr	r3, [pc, #772]	; (800a2fc <atan+0x31c>)
 8009ff6:	429e      	cmp	r6, r3
 8009ff8:	dc01      	bgt.n	8009ffe <atan+0x1e>
 8009ffa:	d109      	bne.n	800a010 <atan+0x30>
 8009ffc:	b144      	cbz	r4, 800a010 <atan+0x30>
 8009ffe:	4622      	mov	r2, r4
 800a000:	462b      	mov	r3, r5
 800a002:	4620      	mov	r0, r4
 800a004:	4629      	mov	r1, r5
 800a006:	f7f6 f961 	bl	80002cc <__adddf3>
 800a00a:	4604      	mov	r4, r0
 800a00c:	460d      	mov	r5, r1
 800a00e:	e006      	b.n	800a01e <atan+0x3e>
 800a010:	f1bb 0f00 	cmp.w	fp, #0
 800a014:	f300 8131 	bgt.w	800a27a <atan+0x29a>
 800a018:	a59b      	add	r5, pc, #620	; (adr r5, 800a288 <atan+0x2a8>)
 800a01a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a01e:	ec45 4b10 	vmov	d0, r4, r5
 800a022:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a026:	4bb6      	ldr	r3, [pc, #728]	; (800a300 <atan+0x320>)
 800a028:	429e      	cmp	r6, r3
 800a02a:	dc14      	bgt.n	800a056 <atan+0x76>
 800a02c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a030:	429e      	cmp	r6, r3
 800a032:	dc0d      	bgt.n	800a050 <atan+0x70>
 800a034:	a396      	add	r3, pc, #600	; (adr r3, 800a290 <atan+0x2b0>)
 800a036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03a:	ee10 0a10 	vmov	r0, s0
 800a03e:	4629      	mov	r1, r5
 800a040:	f7f6 f944 	bl	80002cc <__adddf3>
 800a044:	4baf      	ldr	r3, [pc, #700]	; (800a304 <atan+0x324>)
 800a046:	2200      	movs	r2, #0
 800a048:	f7f6 fd86 	bl	8000b58 <__aeabi_dcmpgt>
 800a04c:	2800      	cmp	r0, #0
 800a04e:	d1e6      	bne.n	800a01e <atan+0x3e>
 800a050:	f04f 3aff 	mov.w	sl, #4294967295
 800a054:	e02b      	b.n	800a0ae <atan+0xce>
 800a056:	f000 f963 	bl	800a320 <fabs>
 800a05a:	4bab      	ldr	r3, [pc, #684]	; (800a308 <atan+0x328>)
 800a05c:	429e      	cmp	r6, r3
 800a05e:	ec55 4b10 	vmov	r4, r5, d0
 800a062:	f300 80bf 	bgt.w	800a1e4 <atan+0x204>
 800a066:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a06a:	429e      	cmp	r6, r3
 800a06c:	f300 80a0 	bgt.w	800a1b0 <atan+0x1d0>
 800a070:	ee10 2a10 	vmov	r2, s0
 800a074:	ee10 0a10 	vmov	r0, s0
 800a078:	462b      	mov	r3, r5
 800a07a:	4629      	mov	r1, r5
 800a07c:	f7f6 f926 	bl	80002cc <__adddf3>
 800a080:	4ba0      	ldr	r3, [pc, #640]	; (800a304 <atan+0x324>)
 800a082:	2200      	movs	r2, #0
 800a084:	f7f6 f920 	bl	80002c8 <__aeabi_dsub>
 800a088:	2200      	movs	r2, #0
 800a08a:	4606      	mov	r6, r0
 800a08c:	460f      	mov	r7, r1
 800a08e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a092:	4620      	mov	r0, r4
 800a094:	4629      	mov	r1, r5
 800a096:	f7f6 f919 	bl	80002cc <__adddf3>
 800a09a:	4602      	mov	r2, r0
 800a09c:	460b      	mov	r3, r1
 800a09e:	4630      	mov	r0, r6
 800a0a0:	4639      	mov	r1, r7
 800a0a2:	f7f6 fbf3 	bl	800088c <__aeabi_ddiv>
 800a0a6:	f04f 0a00 	mov.w	sl, #0
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	460d      	mov	r5, r1
 800a0ae:	4622      	mov	r2, r4
 800a0b0:	462b      	mov	r3, r5
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	4629      	mov	r1, r5
 800a0b6:	f7f6 fabf 	bl	8000638 <__aeabi_dmul>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	460b      	mov	r3, r1
 800a0be:	4680      	mov	r8, r0
 800a0c0:	4689      	mov	r9, r1
 800a0c2:	f7f6 fab9 	bl	8000638 <__aeabi_dmul>
 800a0c6:	a374      	add	r3, pc, #464	; (adr r3, 800a298 <atan+0x2b8>)
 800a0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0cc:	4606      	mov	r6, r0
 800a0ce:	460f      	mov	r7, r1
 800a0d0:	f7f6 fab2 	bl	8000638 <__aeabi_dmul>
 800a0d4:	a372      	add	r3, pc, #456	; (adr r3, 800a2a0 <atan+0x2c0>)
 800a0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0da:	f7f6 f8f7 	bl	80002cc <__adddf3>
 800a0de:	4632      	mov	r2, r6
 800a0e0:	463b      	mov	r3, r7
 800a0e2:	f7f6 faa9 	bl	8000638 <__aeabi_dmul>
 800a0e6:	a370      	add	r3, pc, #448	; (adr r3, 800a2a8 <atan+0x2c8>)
 800a0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ec:	f7f6 f8ee 	bl	80002cc <__adddf3>
 800a0f0:	4632      	mov	r2, r6
 800a0f2:	463b      	mov	r3, r7
 800a0f4:	f7f6 faa0 	bl	8000638 <__aeabi_dmul>
 800a0f8:	a36d      	add	r3, pc, #436	; (adr r3, 800a2b0 <atan+0x2d0>)
 800a0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fe:	f7f6 f8e5 	bl	80002cc <__adddf3>
 800a102:	4632      	mov	r2, r6
 800a104:	463b      	mov	r3, r7
 800a106:	f7f6 fa97 	bl	8000638 <__aeabi_dmul>
 800a10a:	a36b      	add	r3, pc, #428	; (adr r3, 800a2b8 <atan+0x2d8>)
 800a10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a110:	f7f6 f8dc 	bl	80002cc <__adddf3>
 800a114:	4632      	mov	r2, r6
 800a116:	463b      	mov	r3, r7
 800a118:	f7f6 fa8e 	bl	8000638 <__aeabi_dmul>
 800a11c:	a368      	add	r3, pc, #416	; (adr r3, 800a2c0 <atan+0x2e0>)
 800a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a122:	f7f6 f8d3 	bl	80002cc <__adddf3>
 800a126:	4642      	mov	r2, r8
 800a128:	464b      	mov	r3, r9
 800a12a:	f7f6 fa85 	bl	8000638 <__aeabi_dmul>
 800a12e:	a366      	add	r3, pc, #408	; (adr r3, 800a2c8 <atan+0x2e8>)
 800a130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a134:	4680      	mov	r8, r0
 800a136:	4689      	mov	r9, r1
 800a138:	4630      	mov	r0, r6
 800a13a:	4639      	mov	r1, r7
 800a13c:	f7f6 fa7c 	bl	8000638 <__aeabi_dmul>
 800a140:	a363      	add	r3, pc, #396	; (adr r3, 800a2d0 <atan+0x2f0>)
 800a142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a146:	f7f6 f8bf 	bl	80002c8 <__aeabi_dsub>
 800a14a:	4632      	mov	r2, r6
 800a14c:	463b      	mov	r3, r7
 800a14e:	f7f6 fa73 	bl	8000638 <__aeabi_dmul>
 800a152:	a361      	add	r3, pc, #388	; (adr r3, 800a2d8 <atan+0x2f8>)
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	f7f6 f8b6 	bl	80002c8 <__aeabi_dsub>
 800a15c:	4632      	mov	r2, r6
 800a15e:	463b      	mov	r3, r7
 800a160:	f7f6 fa6a 	bl	8000638 <__aeabi_dmul>
 800a164:	a35e      	add	r3, pc, #376	; (adr r3, 800a2e0 <atan+0x300>)
 800a166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16a:	f7f6 f8ad 	bl	80002c8 <__aeabi_dsub>
 800a16e:	4632      	mov	r2, r6
 800a170:	463b      	mov	r3, r7
 800a172:	f7f6 fa61 	bl	8000638 <__aeabi_dmul>
 800a176:	a35c      	add	r3, pc, #368	; (adr r3, 800a2e8 <atan+0x308>)
 800a178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17c:	f7f6 f8a4 	bl	80002c8 <__aeabi_dsub>
 800a180:	4632      	mov	r2, r6
 800a182:	463b      	mov	r3, r7
 800a184:	f7f6 fa58 	bl	8000638 <__aeabi_dmul>
 800a188:	4602      	mov	r2, r0
 800a18a:	460b      	mov	r3, r1
 800a18c:	4640      	mov	r0, r8
 800a18e:	4649      	mov	r1, r9
 800a190:	f7f6 f89c 	bl	80002cc <__adddf3>
 800a194:	4622      	mov	r2, r4
 800a196:	462b      	mov	r3, r5
 800a198:	f7f6 fa4e 	bl	8000638 <__aeabi_dmul>
 800a19c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	d14b      	bne.n	800a23e <atan+0x25e>
 800a1a6:	4620      	mov	r0, r4
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	f7f6 f88d 	bl	80002c8 <__aeabi_dsub>
 800a1ae:	e72c      	b.n	800a00a <atan+0x2a>
 800a1b0:	ee10 0a10 	vmov	r0, s0
 800a1b4:	4b53      	ldr	r3, [pc, #332]	; (800a304 <atan+0x324>)
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	4629      	mov	r1, r5
 800a1ba:	f7f6 f885 	bl	80002c8 <__aeabi_dsub>
 800a1be:	4b51      	ldr	r3, [pc, #324]	; (800a304 <atan+0x324>)
 800a1c0:	4606      	mov	r6, r0
 800a1c2:	460f      	mov	r7, r1
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	f7f6 f87f 	bl	80002cc <__adddf3>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4630      	mov	r0, r6
 800a1d4:	4639      	mov	r1, r7
 800a1d6:	f7f6 fb59 	bl	800088c <__aeabi_ddiv>
 800a1da:	f04f 0a01 	mov.w	sl, #1
 800a1de:	4604      	mov	r4, r0
 800a1e0:	460d      	mov	r5, r1
 800a1e2:	e764      	b.n	800a0ae <atan+0xce>
 800a1e4:	4b49      	ldr	r3, [pc, #292]	; (800a30c <atan+0x32c>)
 800a1e6:	429e      	cmp	r6, r3
 800a1e8:	da1d      	bge.n	800a226 <atan+0x246>
 800a1ea:	ee10 0a10 	vmov	r0, s0
 800a1ee:	4b48      	ldr	r3, [pc, #288]	; (800a310 <atan+0x330>)
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	4629      	mov	r1, r5
 800a1f4:	f7f6 f868 	bl	80002c8 <__aeabi_dsub>
 800a1f8:	4b45      	ldr	r3, [pc, #276]	; (800a310 <atan+0x330>)
 800a1fa:	4606      	mov	r6, r0
 800a1fc:	460f      	mov	r7, r1
 800a1fe:	2200      	movs	r2, #0
 800a200:	4620      	mov	r0, r4
 800a202:	4629      	mov	r1, r5
 800a204:	f7f6 fa18 	bl	8000638 <__aeabi_dmul>
 800a208:	4b3e      	ldr	r3, [pc, #248]	; (800a304 <atan+0x324>)
 800a20a:	2200      	movs	r2, #0
 800a20c:	f7f6 f85e 	bl	80002cc <__adddf3>
 800a210:	4602      	mov	r2, r0
 800a212:	460b      	mov	r3, r1
 800a214:	4630      	mov	r0, r6
 800a216:	4639      	mov	r1, r7
 800a218:	f7f6 fb38 	bl	800088c <__aeabi_ddiv>
 800a21c:	f04f 0a02 	mov.w	sl, #2
 800a220:	4604      	mov	r4, r0
 800a222:	460d      	mov	r5, r1
 800a224:	e743      	b.n	800a0ae <atan+0xce>
 800a226:	462b      	mov	r3, r5
 800a228:	ee10 2a10 	vmov	r2, s0
 800a22c:	4939      	ldr	r1, [pc, #228]	; (800a314 <atan+0x334>)
 800a22e:	2000      	movs	r0, #0
 800a230:	f7f6 fb2c 	bl	800088c <__aeabi_ddiv>
 800a234:	f04f 0a03 	mov.w	sl, #3
 800a238:	4604      	mov	r4, r0
 800a23a:	460d      	mov	r5, r1
 800a23c:	e737      	b.n	800a0ae <atan+0xce>
 800a23e:	4b36      	ldr	r3, [pc, #216]	; (800a318 <atan+0x338>)
 800a240:	4e36      	ldr	r6, [pc, #216]	; (800a31c <atan+0x33c>)
 800a242:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a246:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800a24a:	e9da 2300 	ldrd	r2, r3, [sl]
 800a24e:	f7f6 f83b 	bl	80002c8 <__aeabi_dsub>
 800a252:	4622      	mov	r2, r4
 800a254:	462b      	mov	r3, r5
 800a256:	f7f6 f837 	bl	80002c8 <__aeabi_dsub>
 800a25a:	4602      	mov	r2, r0
 800a25c:	460b      	mov	r3, r1
 800a25e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a262:	f7f6 f831 	bl	80002c8 <__aeabi_dsub>
 800a266:	f1bb 0f00 	cmp.w	fp, #0
 800a26a:	4604      	mov	r4, r0
 800a26c:	460d      	mov	r5, r1
 800a26e:	f6bf aed6 	bge.w	800a01e <atan+0x3e>
 800a272:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a276:	461d      	mov	r5, r3
 800a278:	e6d1      	b.n	800a01e <atan+0x3e>
 800a27a:	a51d      	add	r5, pc, #116	; (adr r5, 800a2f0 <atan+0x310>)
 800a27c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a280:	e6cd      	b.n	800a01e <atan+0x3e>
 800a282:	bf00      	nop
 800a284:	f3af 8000 	nop.w
 800a288:	54442d18 	.word	0x54442d18
 800a28c:	bff921fb 	.word	0xbff921fb
 800a290:	8800759c 	.word	0x8800759c
 800a294:	7e37e43c 	.word	0x7e37e43c
 800a298:	e322da11 	.word	0xe322da11
 800a29c:	3f90ad3a 	.word	0x3f90ad3a
 800a2a0:	24760deb 	.word	0x24760deb
 800a2a4:	3fa97b4b 	.word	0x3fa97b4b
 800a2a8:	a0d03d51 	.word	0xa0d03d51
 800a2ac:	3fb10d66 	.word	0x3fb10d66
 800a2b0:	c54c206e 	.word	0xc54c206e
 800a2b4:	3fb745cd 	.word	0x3fb745cd
 800a2b8:	920083ff 	.word	0x920083ff
 800a2bc:	3fc24924 	.word	0x3fc24924
 800a2c0:	5555550d 	.word	0x5555550d
 800a2c4:	3fd55555 	.word	0x3fd55555
 800a2c8:	2c6a6c2f 	.word	0x2c6a6c2f
 800a2cc:	bfa2b444 	.word	0xbfa2b444
 800a2d0:	52defd9a 	.word	0x52defd9a
 800a2d4:	3fadde2d 	.word	0x3fadde2d
 800a2d8:	af749a6d 	.word	0xaf749a6d
 800a2dc:	3fb3b0f2 	.word	0x3fb3b0f2
 800a2e0:	fe231671 	.word	0xfe231671
 800a2e4:	3fbc71c6 	.word	0x3fbc71c6
 800a2e8:	9998ebc4 	.word	0x9998ebc4
 800a2ec:	3fc99999 	.word	0x3fc99999
 800a2f0:	54442d18 	.word	0x54442d18
 800a2f4:	3ff921fb 	.word	0x3ff921fb
 800a2f8:	440fffff 	.word	0x440fffff
 800a2fc:	7ff00000 	.word	0x7ff00000
 800a300:	3fdbffff 	.word	0x3fdbffff
 800a304:	3ff00000 	.word	0x3ff00000
 800a308:	3ff2ffff 	.word	0x3ff2ffff
 800a30c:	40038000 	.word	0x40038000
 800a310:	3ff80000 	.word	0x3ff80000
 800a314:	bff00000 	.word	0xbff00000
 800a318:	0800b968 	.word	0x0800b968
 800a31c:	0800b948 	.word	0x0800b948

0800a320 <fabs>:
 800a320:	ec51 0b10 	vmov	r0, r1, d0
 800a324:	ee10 2a10 	vmov	r2, s0
 800a328:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a32c:	ec43 2b10 	vmov	d0, r2, r3
 800a330:	4770      	bx	lr
 800a332:	0000      	movs	r0, r0
 800a334:	0000      	movs	r0, r0
	...

0800a338 <tan>:
 800a338:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a33a:	ec53 2b10 	vmov	r2, r3, d0
 800a33e:	4816      	ldr	r0, [pc, #88]	; (800a398 <tan+0x60>)
 800a340:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a344:	4281      	cmp	r1, r0
 800a346:	dc07      	bgt.n	800a358 <tan+0x20>
 800a348:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800a390 <tan+0x58>
 800a34c:	2001      	movs	r0, #1
 800a34e:	b005      	add	sp, #20
 800a350:	f85d eb04 	ldr.w	lr, [sp], #4
 800a354:	f000 bd80 	b.w	800ae58 <__kernel_tan>
 800a358:	4810      	ldr	r0, [pc, #64]	; (800a39c <tan+0x64>)
 800a35a:	4281      	cmp	r1, r0
 800a35c:	dd09      	ble.n	800a372 <tan+0x3a>
 800a35e:	ee10 0a10 	vmov	r0, s0
 800a362:	4619      	mov	r1, r3
 800a364:	f7f5 ffb0 	bl	80002c8 <__aeabi_dsub>
 800a368:	ec41 0b10 	vmov	d0, r0, r1
 800a36c:	b005      	add	sp, #20
 800a36e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a372:	4668      	mov	r0, sp
 800a374:	f000 f814 	bl	800a3a0 <__ieee754_rem_pio2>
 800a378:	0040      	lsls	r0, r0, #1
 800a37a:	f000 0002 	and.w	r0, r0, #2
 800a37e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a382:	ed9d 0b00 	vldr	d0, [sp]
 800a386:	f1c0 0001 	rsb	r0, r0, #1
 800a38a:	f000 fd65 	bl	800ae58 <__kernel_tan>
 800a38e:	e7ed      	b.n	800a36c <tan+0x34>
	...
 800a398:	3fe921fb 	.word	0x3fe921fb
 800a39c:	7fefffff 	.word	0x7fefffff

0800a3a0 <__ieee754_rem_pio2>:
 800a3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a4:	ed2d 8b02 	vpush	{d8}
 800a3a8:	ec55 4b10 	vmov	r4, r5, d0
 800a3ac:	4bca      	ldr	r3, [pc, #808]	; (800a6d8 <__ieee754_rem_pio2+0x338>)
 800a3ae:	b08b      	sub	sp, #44	; 0x2c
 800a3b0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800a3b4:	4598      	cmp	r8, r3
 800a3b6:	4682      	mov	sl, r0
 800a3b8:	9502      	str	r5, [sp, #8]
 800a3ba:	dc08      	bgt.n	800a3ce <__ieee754_rem_pio2+0x2e>
 800a3bc:	2200      	movs	r2, #0
 800a3be:	2300      	movs	r3, #0
 800a3c0:	ed80 0b00 	vstr	d0, [r0]
 800a3c4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a3c8:	f04f 0b00 	mov.w	fp, #0
 800a3cc:	e028      	b.n	800a420 <__ieee754_rem_pio2+0x80>
 800a3ce:	4bc3      	ldr	r3, [pc, #780]	; (800a6dc <__ieee754_rem_pio2+0x33c>)
 800a3d0:	4598      	cmp	r8, r3
 800a3d2:	dc78      	bgt.n	800a4c6 <__ieee754_rem_pio2+0x126>
 800a3d4:	9b02      	ldr	r3, [sp, #8]
 800a3d6:	4ec2      	ldr	r6, [pc, #776]	; (800a6e0 <__ieee754_rem_pio2+0x340>)
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	ee10 0a10 	vmov	r0, s0
 800a3de:	a3b0      	add	r3, pc, #704	; (adr r3, 800a6a0 <__ieee754_rem_pio2+0x300>)
 800a3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e4:	4629      	mov	r1, r5
 800a3e6:	dd39      	ble.n	800a45c <__ieee754_rem_pio2+0xbc>
 800a3e8:	f7f5 ff6e 	bl	80002c8 <__aeabi_dsub>
 800a3ec:	45b0      	cmp	r8, r6
 800a3ee:	4604      	mov	r4, r0
 800a3f0:	460d      	mov	r5, r1
 800a3f2:	d01b      	beq.n	800a42c <__ieee754_rem_pio2+0x8c>
 800a3f4:	a3ac      	add	r3, pc, #688	; (adr r3, 800a6a8 <__ieee754_rem_pio2+0x308>)
 800a3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fa:	f7f5 ff65 	bl	80002c8 <__aeabi_dsub>
 800a3fe:	4602      	mov	r2, r0
 800a400:	460b      	mov	r3, r1
 800a402:	e9ca 2300 	strd	r2, r3, [sl]
 800a406:	4620      	mov	r0, r4
 800a408:	4629      	mov	r1, r5
 800a40a:	f7f5 ff5d 	bl	80002c8 <__aeabi_dsub>
 800a40e:	a3a6      	add	r3, pc, #664	; (adr r3, 800a6a8 <__ieee754_rem_pio2+0x308>)
 800a410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a414:	f7f5 ff58 	bl	80002c8 <__aeabi_dsub>
 800a418:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a41c:	f04f 0b01 	mov.w	fp, #1
 800a420:	4658      	mov	r0, fp
 800a422:	b00b      	add	sp, #44	; 0x2c
 800a424:	ecbd 8b02 	vpop	{d8}
 800a428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a42c:	a3a0      	add	r3, pc, #640	; (adr r3, 800a6b0 <__ieee754_rem_pio2+0x310>)
 800a42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a432:	f7f5 ff49 	bl	80002c8 <__aeabi_dsub>
 800a436:	a3a0      	add	r3, pc, #640	; (adr r3, 800a6b8 <__ieee754_rem_pio2+0x318>)
 800a438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43c:	4604      	mov	r4, r0
 800a43e:	460d      	mov	r5, r1
 800a440:	f7f5 ff42 	bl	80002c8 <__aeabi_dsub>
 800a444:	4602      	mov	r2, r0
 800a446:	460b      	mov	r3, r1
 800a448:	e9ca 2300 	strd	r2, r3, [sl]
 800a44c:	4620      	mov	r0, r4
 800a44e:	4629      	mov	r1, r5
 800a450:	f7f5 ff3a 	bl	80002c8 <__aeabi_dsub>
 800a454:	a398      	add	r3, pc, #608	; (adr r3, 800a6b8 <__ieee754_rem_pio2+0x318>)
 800a456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a45a:	e7db      	b.n	800a414 <__ieee754_rem_pio2+0x74>
 800a45c:	f7f5 ff36 	bl	80002cc <__adddf3>
 800a460:	45b0      	cmp	r8, r6
 800a462:	4604      	mov	r4, r0
 800a464:	460d      	mov	r5, r1
 800a466:	d016      	beq.n	800a496 <__ieee754_rem_pio2+0xf6>
 800a468:	a38f      	add	r3, pc, #572	; (adr r3, 800a6a8 <__ieee754_rem_pio2+0x308>)
 800a46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46e:	f7f5 ff2d 	bl	80002cc <__adddf3>
 800a472:	4602      	mov	r2, r0
 800a474:	460b      	mov	r3, r1
 800a476:	e9ca 2300 	strd	r2, r3, [sl]
 800a47a:	4620      	mov	r0, r4
 800a47c:	4629      	mov	r1, r5
 800a47e:	f7f5 ff23 	bl	80002c8 <__aeabi_dsub>
 800a482:	a389      	add	r3, pc, #548	; (adr r3, 800a6a8 <__ieee754_rem_pio2+0x308>)
 800a484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a488:	f7f5 ff20 	bl	80002cc <__adddf3>
 800a48c:	f04f 3bff 	mov.w	fp, #4294967295
 800a490:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a494:	e7c4      	b.n	800a420 <__ieee754_rem_pio2+0x80>
 800a496:	a386      	add	r3, pc, #536	; (adr r3, 800a6b0 <__ieee754_rem_pio2+0x310>)
 800a498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a49c:	f7f5 ff16 	bl	80002cc <__adddf3>
 800a4a0:	a385      	add	r3, pc, #532	; (adr r3, 800a6b8 <__ieee754_rem_pio2+0x318>)
 800a4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	460d      	mov	r5, r1
 800a4aa:	f7f5 ff0f 	bl	80002cc <__adddf3>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	460b      	mov	r3, r1
 800a4b2:	e9ca 2300 	strd	r2, r3, [sl]
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	4629      	mov	r1, r5
 800a4ba:	f7f5 ff05 	bl	80002c8 <__aeabi_dsub>
 800a4be:	a37e      	add	r3, pc, #504	; (adr r3, 800a6b8 <__ieee754_rem_pio2+0x318>)
 800a4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c4:	e7e0      	b.n	800a488 <__ieee754_rem_pio2+0xe8>
 800a4c6:	4b87      	ldr	r3, [pc, #540]	; (800a6e4 <__ieee754_rem_pio2+0x344>)
 800a4c8:	4598      	cmp	r8, r3
 800a4ca:	f300 80d9 	bgt.w	800a680 <__ieee754_rem_pio2+0x2e0>
 800a4ce:	f7ff ff27 	bl	800a320 <fabs>
 800a4d2:	ec55 4b10 	vmov	r4, r5, d0
 800a4d6:	ee10 0a10 	vmov	r0, s0
 800a4da:	a379      	add	r3, pc, #484	; (adr r3, 800a6c0 <__ieee754_rem_pio2+0x320>)
 800a4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4e0:	4629      	mov	r1, r5
 800a4e2:	f7f6 f8a9 	bl	8000638 <__aeabi_dmul>
 800a4e6:	4b80      	ldr	r3, [pc, #512]	; (800a6e8 <__ieee754_rem_pio2+0x348>)
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f7f5 feef 	bl	80002cc <__adddf3>
 800a4ee:	f7f6 fb53 	bl	8000b98 <__aeabi_d2iz>
 800a4f2:	4683      	mov	fp, r0
 800a4f4:	f7f6 f836 	bl	8000564 <__aeabi_i2d>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	ec43 2b18 	vmov	d8, r2, r3
 800a500:	a367      	add	r3, pc, #412	; (adr r3, 800a6a0 <__ieee754_rem_pio2+0x300>)
 800a502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a506:	f7f6 f897 	bl	8000638 <__aeabi_dmul>
 800a50a:	4602      	mov	r2, r0
 800a50c:	460b      	mov	r3, r1
 800a50e:	4620      	mov	r0, r4
 800a510:	4629      	mov	r1, r5
 800a512:	f7f5 fed9 	bl	80002c8 <__aeabi_dsub>
 800a516:	a364      	add	r3, pc, #400	; (adr r3, 800a6a8 <__ieee754_rem_pio2+0x308>)
 800a518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51c:	4606      	mov	r6, r0
 800a51e:	460f      	mov	r7, r1
 800a520:	ec51 0b18 	vmov	r0, r1, d8
 800a524:	f7f6 f888 	bl	8000638 <__aeabi_dmul>
 800a528:	f1bb 0f1f 	cmp.w	fp, #31
 800a52c:	4604      	mov	r4, r0
 800a52e:	460d      	mov	r5, r1
 800a530:	dc0d      	bgt.n	800a54e <__ieee754_rem_pio2+0x1ae>
 800a532:	4b6e      	ldr	r3, [pc, #440]	; (800a6ec <__ieee754_rem_pio2+0x34c>)
 800a534:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a53c:	4543      	cmp	r3, r8
 800a53e:	d006      	beq.n	800a54e <__ieee754_rem_pio2+0x1ae>
 800a540:	4622      	mov	r2, r4
 800a542:	462b      	mov	r3, r5
 800a544:	4630      	mov	r0, r6
 800a546:	4639      	mov	r1, r7
 800a548:	f7f5 febe 	bl	80002c8 <__aeabi_dsub>
 800a54c:	e00f      	b.n	800a56e <__ieee754_rem_pio2+0x1ce>
 800a54e:	462b      	mov	r3, r5
 800a550:	4622      	mov	r2, r4
 800a552:	4630      	mov	r0, r6
 800a554:	4639      	mov	r1, r7
 800a556:	f7f5 feb7 	bl	80002c8 <__aeabi_dsub>
 800a55a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a55e:	9303      	str	r3, [sp, #12]
 800a560:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a564:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800a568:	f1b8 0f10 	cmp.w	r8, #16
 800a56c:	dc02      	bgt.n	800a574 <__ieee754_rem_pio2+0x1d4>
 800a56e:	e9ca 0100 	strd	r0, r1, [sl]
 800a572:	e039      	b.n	800a5e8 <__ieee754_rem_pio2+0x248>
 800a574:	a34e      	add	r3, pc, #312	; (adr r3, 800a6b0 <__ieee754_rem_pio2+0x310>)
 800a576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a57a:	ec51 0b18 	vmov	r0, r1, d8
 800a57e:	f7f6 f85b 	bl	8000638 <__aeabi_dmul>
 800a582:	4604      	mov	r4, r0
 800a584:	460d      	mov	r5, r1
 800a586:	4602      	mov	r2, r0
 800a588:	460b      	mov	r3, r1
 800a58a:	4630      	mov	r0, r6
 800a58c:	4639      	mov	r1, r7
 800a58e:	f7f5 fe9b 	bl	80002c8 <__aeabi_dsub>
 800a592:	4602      	mov	r2, r0
 800a594:	460b      	mov	r3, r1
 800a596:	4680      	mov	r8, r0
 800a598:	4689      	mov	r9, r1
 800a59a:	4630      	mov	r0, r6
 800a59c:	4639      	mov	r1, r7
 800a59e:	f7f5 fe93 	bl	80002c8 <__aeabi_dsub>
 800a5a2:	4622      	mov	r2, r4
 800a5a4:	462b      	mov	r3, r5
 800a5a6:	f7f5 fe8f 	bl	80002c8 <__aeabi_dsub>
 800a5aa:	a343      	add	r3, pc, #268	; (adr r3, 800a6b8 <__ieee754_rem_pio2+0x318>)
 800a5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	460d      	mov	r5, r1
 800a5b4:	ec51 0b18 	vmov	r0, r1, d8
 800a5b8:	f7f6 f83e 	bl	8000638 <__aeabi_dmul>
 800a5bc:	4622      	mov	r2, r4
 800a5be:	462b      	mov	r3, r5
 800a5c0:	f7f5 fe82 	bl	80002c8 <__aeabi_dsub>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	4604      	mov	r4, r0
 800a5ca:	460d      	mov	r5, r1
 800a5cc:	4640      	mov	r0, r8
 800a5ce:	4649      	mov	r1, r9
 800a5d0:	f7f5 fe7a 	bl	80002c8 <__aeabi_dsub>
 800a5d4:	9a03      	ldr	r2, [sp, #12]
 800a5d6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a5da:	1ad3      	subs	r3, r2, r3
 800a5dc:	2b31      	cmp	r3, #49	; 0x31
 800a5de:	dc24      	bgt.n	800a62a <__ieee754_rem_pio2+0x28a>
 800a5e0:	e9ca 0100 	strd	r0, r1, [sl]
 800a5e4:	4646      	mov	r6, r8
 800a5e6:	464f      	mov	r7, r9
 800a5e8:	e9da 8900 	ldrd	r8, r9, [sl]
 800a5ec:	4630      	mov	r0, r6
 800a5ee:	4642      	mov	r2, r8
 800a5f0:	464b      	mov	r3, r9
 800a5f2:	4639      	mov	r1, r7
 800a5f4:	f7f5 fe68 	bl	80002c8 <__aeabi_dsub>
 800a5f8:	462b      	mov	r3, r5
 800a5fa:	4622      	mov	r2, r4
 800a5fc:	f7f5 fe64 	bl	80002c8 <__aeabi_dsub>
 800a600:	9b02      	ldr	r3, [sp, #8]
 800a602:	2b00      	cmp	r3, #0
 800a604:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a608:	f6bf af0a 	bge.w	800a420 <__ieee754_rem_pio2+0x80>
 800a60c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a610:	f8ca 3004 	str.w	r3, [sl, #4]
 800a614:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a618:	f8ca 8000 	str.w	r8, [sl]
 800a61c:	f8ca 0008 	str.w	r0, [sl, #8]
 800a620:	f8ca 300c 	str.w	r3, [sl, #12]
 800a624:	f1cb 0b00 	rsb	fp, fp, #0
 800a628:	e6fa      	b.n	800a420 <__ieee754_rem_pio2+0x80>
 800a62a:	a327      	add	r3, pc, #156	; (adr r3, 800a6c8 <__ieee754_rem_pio2+0x328>)
 800a62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a630:	ec51 0b18 	vmov	r0, r1, d8
 800a634:	f7f6 f800 	bl	8000638 <__aeabi_dmul>
 800a638:	4604      	mov	r4, r0
 800a63a:	460d      	mov	r5, r1
 800a63c:	4602      	mov	r2, r0
 800a63e:	460b      	mov	r3, r1
 800a640:	4640      	mov	r0, r8
 800a642:	4649      	mov	r1, r9
 800a644:	f7f5 fe40 	bl	80002c8 <__aeabi_dsub>
 800a648:	4602      	mov	r2, r0
 800a64a:	460b      	mov	r3, r1
 800a64c:	4606      	mov	r6, r0
 800a64e:	460f      	mov	r7, r1
 800a650:	4640      	mov	r0, r8
 800a652:	4649      	mov	r1, r9
 800a654:	f7f5 fe38 	bl	80002c8 <__aeabi_dsub>
 800a658:	4622      	mov	r2, r4
 800a65a:	462b      	mov	r3, r5
 800a65c:	f7f5 fe34 	bl	80002c8 <__aeabi_dsub>
 800a660:	a31b      	add	r3, pc, #108	; (adr r3, 800a6d0 <__ieee754_rem_pio2+0x330>)
 800a662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a666:	4604      	mov	r4, r0
 800a668:	460d      	mov	r5, r1
 800a66a:	ec51 0b18 	vmov	r0, r1, d8
 800a66e:	f7f5 ffe3 	bl	8000638 <__aeabi_dmul>
 800a672:	4622      	mov	r2, r4
 800a674:	462b      	mov	r3, r5
 800a676:	f7f5 fe27 	bl	80002c8 <__aeabi_dsub>
 800a67a:	4604      	mov	r4, r0
 800a67c:	460d      	mov	r5, r1
 800a67e:	e75f      	b.n	800a540 <__ieee754_rem_pio2+0x1a0>
 800a680:	4b1b      	ldr	r3, [pc, #108]	; (800a6f0 <__ieee754_rem_pio2+0x350>)
 800a682:	4598      	cmp	r8, r3
 800a684:	dd36      	ble.n	800a6f4 <__ieee754_rem_pio2+0x354>
 800a686:	ee10 2a10 	vmov	r2, s0
 800a68a:	462b      	mov	r3, r5
 800a68c:	4620      	mov	r0, r4
 800a68e:	4629      	mov	r1, r5
 800a690:	f7f5 fe1a 	bl	80002c8 <__aeabi_dsub>
 800a694:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a698:	e9ca 0100 	strd	r0, r1, [sl]
 800a69c:	e694      	b.n	800a3c8 <__ieee754_rem_pio2+0x28>
 800a69e:	bf00      	nop
 800a6a0:	54400000 	.word	0x54400000
 800a6a4:	3ff921fb 	.word	0x3ff921fb
 800a6a8:	1a626331 	.word	0x1a626331
 800a6ac:	3dd0b461 	.word	0x3dd0b461
 800a6b0:	1a600000 	.word	0x1a600000
 800a6b4:	3dd0b461 	.word	0x3dd0b461
 800a6b8:	2e037073 	.word	0x2e037073
 800a6bc:	3ba3198a 	.word	0x3ba3198a
 800a6c0:	6dc9c883 	.word	0x6dc9c883
 800a6c4:	3fe45f30 	.word	0x3fe45f30
 800a6c8:	2e000000 	.word	0x2e000000
 800a6cc:	3ba3198a 	.word	0x3ba3198a
 800a6d0:	252049c1 	.word	0x252049c1
 800a6d4:	397b839a 	.word	0x397b839a
 800a6d8:	3fe921fb 	.word	0x3fe921fb
 800a6dc:	4002d97b 	.word	0x4002d97b
 800a6e0:	3ff921fb 	.word	0x3ff921fb
 800a6e4:	413921fb 	.word	0x413921fb
 800a6e8:	3fe00000 	.word	0x3fe00000
 800a6ec:	0800b988 	.word	0x0800b988
 800a6f0:	7fefffff 	.word	0x7fefffff
 800a6f4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800a6f8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800a6fc:	ee10 0a10 	vmov	r0, s0
 800a700:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800a704:	ee10 6a10 	vmov	r6, s0
 800a708:	460f      	mov	r7, r1
 800a70a:	f7f6 fa45 	bl	8000b98 <__aeabi_d2iz>
 800a70e:	f7f5 ff29 	bl	8000564 <__aeabi_i2d>
 800a712:	4602      	mov	r2, r0
 800a714:	460b      	mov	r3, r1
 800a716:	4630      	mov	r0, r6
 800a718:	4639      	mov	r1, r7
 800a71a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a71e:	f7f5 fdd3 	bl	80002c8 <__aeabi_dsub>
 800a722:	4b23      	ldr	r3, [pc, #140]	; (800a7b0 <__ieee754_rem_pio2+0x410>)
 800a724:	2200      	movs	r2, #0
 800a726:	f7f5 ff87 	bl	8000638 <__aeabi_dmul>
 800a72a:	460f      	mov	r7, r1
 800a72c:	4606      	mov	r6, r0
 800a72e:	f7f6 fa33 	bl	8000b98 <__aeabi_d2iz>
 800a732:	f7f5 ff17 	bl	8000564 <__aeabi_i2d>
 800a736:	4602      	mov	r2, r0
 800a738:	460b      	mov	r3, r1
 800a73a:	4630      	mov	r0, r6
 800a73c:	4639      	mov	r1, r7
 800a73e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a742:	f7f5 fdc1 	bl	80002c8 <__aeabi_dsub>
 800a746:	4b1a      	ldr	r3, [pc, #104]	; (800a7b0 <__ieee754_rem_pio2+0x410>)
 800a748:	2200      	movs	r2, #0
 800a74a:	f7f5 ff75 	bl	8000638 <__aeabi_dmul>
 800a74e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a752:	ad04      	add	r5, sp, #16
 800a754:	f04f 0803 	mov.w	r8, #3
 800a758:	46a9      	mov	r9, r5
 800a75a:	2600      	movs	r6, #0
 800a75c:	2700      	movs	r7, #0
 800a75e:	4632      	mov	r2, r6
 800a760:	463b      	mov	r3, r7
 800a762:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800a766:	46c3      	mov	fp, r8
 800a768:	3d08      	subs	r5, #8
 800a76a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a76e:	f7f6 f9cb 	bl	8000b08 <__aeabi_dcmpeq>
 800a772:	2800      	cmp	r0, #0
 800a774:	d1f3      	bne.n	800a75e <__ieee754_rem_pio2+0x3be>
 800a776:	4b0f      	ldr	r3, [pc, #60]	; (800a7b4 <__ieee754_rem_pio2+0x414>)
 800a778:	9301      	str	r3, [sp, #4]
 800a77a:	2302      	movs	r3, #2
 800a77c:	9300      	str	r3, [sp, #0]
 800a77e:	4622      	mov	r2, r4
 800a780:	465b      	mov	r3, fp
 800a782:	4651      	mov	r1, sl
 800a784:	4648      	mov	r0, r9
 800a786:	f000 f817 	bl	800a7b8 <__kernel_rem_pio2>
 800a78a:	9b02      	ldr	r3, [sp, #8]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	4683      	mov	fp, r0
 800a790:	f6bf ae46 	bge.w	800a420 <__ieee754_rem_pio2+0x80>
 800a794:	e9da 2100 	ldrd	r2, r1, [sl]
 800a798:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a79c:	e9ca 2300 	strd	r2, r3, [sl]
 800a7a0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800a7a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7a8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800a7ac:	e73a      	b.n	800a624 <__ieee754_rem_pio2+0x284>
 800a7ae:	bf00      	nop
 800a7b0:	41700000 	.word	0x41700000
 800a7b4:	0800ba08 	.word	0x0800ba08

0800a7b8 <__kernel_rem_pio2>:
 800a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	ed2d 8b02 	vpush	{d8}
 800a7c0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800a7c4:	f112 0f14 	cmn.w	r2, #20
 800a7c8:	9308      	str	r3, [sp, #32]
 800a7ca:	9101      	str	r1, [sp, #4]
 800a7cc:	4bc4      	ldr	r3, [pc, #784]	; (800aae0 <__kernel_rem_pio2+0x328>)
 800a7ce:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800a7d0:	900b      	str	r0, [sp, #44]	; 0x2c
 800a7d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a7d6:	9302      	str	r3, [sp, #8]
 800a7d8:	9b08      	ldr	r3, [sp, #32]
 800a7da:	f103 33ff 	add.w	r3, r3, #4294967295
 800a7de:	bfa8      	it	ge
 800a7e0:	1ed4      	subge	r4, r2, #3
 800a7e2:	9306      	str	r3, [sp, #24]
 800a7e4:	bfb2      	itee	lt
 800a7e6:	2400      	movlt	r4, #0
 800a7e8:	2318      	movge	r3, #24
 800a7ea:	fb94 f4f3 	sdivge	r4, r4, r3
 800a7ee:	f06f 0317 	mvn.w	r3, #23
 800a7f2:	fb04 3303 	mla	r3, r4, r3, r3
 800a7f6:	eb03 0a02 	add.w	sl, r3, r2
 800a7fa:	9b02      	ldr	r3, [sp, #8]
 800a7fc:	9a06      	ldr	r2, [sp, #24]
 800a7fe:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800aad0 <__kernel_rem_pio2+0x318>
 800a802:	eb03 0802 	add.w	r8, r3, r2
 800a806:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a808:	1aa7      	subs	r7, r4, r2
 800a80a:	ae22      	add	r6, sp, #136	; 0x88
 800a80c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a810:	2500      	movs	r5, #0
 800a812:	4545      	cmp	r5, r8
 800a814:	dd13      	ble.n	800a83e <__kernel_rem_pio2+0x86>
 800a816:	9b08      	ldr	r3, [sp, #32]
 800a818:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800aad0 <__kernel_rem_pio2+0x318>
 800a81c:	aa22      	add	r2, sp, #136	; 0x88
 800a81e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a822:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800a826:	f04f 0800 	mov.w	r8, #0
 800a82a:	9b02      	ldr	r3, [sp, #8]
 800a82c:	4598      	cmp	r8, r3
 800a82e:	dc2f      	bgt.n	800a890 <__kernel_rem_pio2+0xd8>
 800a830:	ed8d 8b04 	vstr	d8, [sp, #16]
 800a834:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800a838:	462f      	mov	r7, r5
 800a83a:	2600      	movs	r6, #0
 800a83c:	e01b      	b.n	800a876 <__kernel_rem_pio2+0xbe>
 800a83e:	42ef      	cmn	r7, r5
 800a840:	d407      	bmi.n	800a852 <__kernel_rem_pio2+0x9a>
 800a842:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a846:	f7f5 fe8d 	bl	8000564 <__aeabi_i2d>
 800a84a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a84e:	3501      	adds	r5, #1
 800a850:	e7df      	b.n	800a812 <__kernel_rem_pio2+0x5a>
 800a852:	ec51 0b18 	vmov	r0, r1, d8
 800a856:	e7f8      	b.n	800a84a <__kernel_rem_pio2+0x92>
 800a858:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a85c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a860:	f7f5 feea 	bl	8000638 <__aeabi_dmul>
 800a864:	4602      	mov	r2, r0
 800a866:	460b      	mov	r3, r1
 800a868:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a86c:	f7f5 fd2e 	bl	80002cc <__adddf3>
 800a870:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a874:	3601      	adds	r6, #1
 800a876:	9b06      	ldr	r3, [sp, #24]
 800a878:	429e      	cmp	r6, r3
 800a87a:	f1a7 0708 	sub.w	r7, r7, #8
 800a87e:	ddeb      	ble.n	800a858 <__kernel_rem_pio2+0xa0>
 800a880:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a884:	f108 0801 	add.w	r8, r8, #1
 800a888:	ecab 7b02 	vstmia	fp!, {d7}
 800a88c:	3508      	adds	r5, #8
 800a88e:	e7cc      	b.n	800a82a <__kernel_rem_pio2+0x72>
 800a890:	9b02      	ldr	r3, [sp, #8]
 800a892:	aa0e      	add	r2, sp, #56	; 0x38
 800a894:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a898:	930d      	str	r3, [sp, #52]	; 0x34
 800a89a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a89c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a8a0:	9c02      	ldr	r4, [sp, #8]
 800a8a2:	930c      	str	r3, [sp, #48]	; 0x30
 800a8a4:	00e3      	lsls	r3, r4, #3
 800a8a6:	930a      	str	r3, [sp, #40]	; 0x28
 800a8a8:	ab9a      	add	r3, sp, #616	; 0x268
 800a8aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a8ae:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800a8b2:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800a8b6:	ab72      	add	r3, sp, #456	; 0x1c8
 800a8b8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800a8bc:	46c3      	mov	fp, r8
 800a8be:	46a1      	mov	r9, r4
 800a8c0:	f1b9 0f00 	cmp.w	r9, #0
 800a8c4:	f1a5 0508 	sub.w	r5, r5, #8
 800a8c8:	dc77      	bgt.n	800a9ba <__kernel_rem_pio2+0x202>
 800a8ca:	ec47 6b10 	vmov	d0, r6, r7
 800a8ce:	4650      	mov	r0, sl
 800a8d0:	f000 fd4e 	bl	800b370 <scalbn>
 800a8d4:	ec57 6b10 	vmov	r6, r7, d0
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a8de:	ee10 0a10 	vmov	r0, s0
 800a8e2:	4639      	mov	r1, r7
 800a8e4:	f7f5 fea8 	bl	8000638 <__aeabi_dmul>
 800a8e8:	ec41 0b10 	vmov	d0, r0, r1
 800a8ec:	f000 fcc0 	bl	800b270 <floor>
 800a8f0:	4b7c      	ldr	r3, [pc, #496]	; (800aae4 <__kernel_rem_pio2+0x32c>)
 800a8f2:	ec51 0b10 	vmov	r0, r1, d0
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	f7f5 fe9e 	bl	8000638 <__aeabi_dmul>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	460b      	mov	r3, r1
 800a900:	4630      	mov	r0, r6
 800a902:	4639      	mov	r1, r7
 800a904:	f7f5 fce0 	bl	80002c8 <__aeabi_dsub>
 800a908:	460f      	mov	r7, r1
 800a90a:	4606      	mov	r6, r0
 800a90c:	f7f6 f944 	bl	8000b98 <__aeabi_d2iz>
 800a910:	9004      	str	r0, [sp, #16]
 800a912:	f7f5 fe27 	bl	8000564 <__aeabi_i2d>
 800a916:	4602      	mov	r2, r0
 800a918:	460b      	mov	r3, r1
 800a91a:	4630      	mov	r0, r6
 800a91c:	4639      	mov	r1, r7
 800a91e:	f7f5 fcd3 	bl	80002c8 <__aeabi_dsub>
 800a922:	f1ba 0f00 	cmp.w	sl, #0
 800a926:	4606      	mov	r6, r0
 800a928:	460f      	mov	r7, r1
 800a92a:	dd6d      	ble.n	800aa08 <__kernel_rem_pio2+0x250>
 800a92c:	1e62      	subs	r2, r4, #1
 800a92e:	ab0e      	add	r3, sp, #56	; 0x38
 800a930:	9d04      	ldr	r5, [sp, #16]
 800a932:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a936:	f1ca 0118 	rsb	r1, sl, #24
 800a93a:	fa40 f301 	asr.w	r3, r0, r1
 800a93e:	441d      	add	r5, r3
 800a940:	408b      	lsls	r3, r1
 800a942:	1ac0      	subs	r0, r0, r3
 800a944:	ab0e      	add	r3, sp, #56	; 0x38
 800a946:	9504      	str	r5, [sp, #16]
 800a948:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a94c:	f1ca 0317 	rsb	r3, sl, #23
 800a950:	fa40 fb03 	asr.w	fp, r0, r3
 800a954:	f1bb 0f00 	cmp.w	fp, #0
 800a958:	dd65      	ble.n	800aa26 <__kernel_rem_pio2+0x26e>
 800a95a:	9b04      	ldr	r3, [sp, #16]
 800a95c:	2200      	movs	r2, #0
 800a95e:	3301      	adds	r3, #1
 800a960:	9304      	str	r3, [sp, #16]
 800a962:	4615      	mov	r5, r2
 800a964:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a968:	4294      	cmp	r4, r2
 800a96a:	f300 809c 	bgt.w	800aaa6 <__kernel_rem_pio2+0x2ee>
 800a96e:	f1ba 0f00 	cmp.w	sl, #0
 800a972:	dd07      	ble.n	800a984 <__kernel_rem_pio2+0x1cc>
 800a974:	f1ba 0f01 	cmp.w	sl, #1
 800a978:	f000 80c0 	beq.w	800aafc <__kernel_rem_pio2+0x344>
 800a97c:	f1ba 0f02 	cmp.w	sl, #2
 800a980:	f000 80c6 	beq.w	800ab10 <__kernel_rem_pio2+0x358>
 800a984:	f1bb 0f02 	cmp.w	fp, #2
 800a988:	d14d      	bne.n	800aa26 <__kernel_rem_pio2+0x26e>
 800a98a:	4632      	mov	r2, r6
 800a98c:	463b      	mov	r3, r7
 800a98e:	4956      	ldr	r1, [pc, #344]	; (800aae8 <__kernel_rem_pio2+0x330>)
 800a990:	2000      	movs	r0, #0
 800a992:	f7f5 fc99 	bl	80002c8 <__aeabi_dsub>
 800a996:	4606      	mov	r6, r0
 800a998:	460f      	mov	r7, r1
 800a99a:	2d00      	cmp	r5, #0
 800a99c:	d043      	beq.n	800aa26 <__kernel_rem_pio2+0x26e>
 800a99e:	4650      	mov	r0, sl
 800a9a0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800aad8 <__kernel_rem_pio2+0x320>
 800a9a4:	f000 fce4 	bl	800b370 <scalbn>
 800a9a8:	4630      	mov	r0, r6
 800a9aa:	4639      	mov	r1, r7
 800a9ac:	ec53 2b10 	vmov	r2, r3, d0
 800a9b0:	f7f5 fc8a 	bl	80002c8 <__aeabi_dsub>
 800a9b4:	4606      	mov	r6, r0
 800a9b6:	460f      	mov	r7, r1
 800a9b8:	e035      	b.n	800aa26 <__kernel_rem_pio2+0x26e>
 800a9ba:	4b4c      	ldr	r3, [pc, #304]	; (800aaec <__kernel_rem_pio2+0x334>)
 800a9bc:	2200      	movs	r2, #0
 800a9be:	4630      	mov	r0, r6
 800a9c0:	4639      	mov	r1, r7
 800a9c2:	f7f5 fe39 	bl	8000638 <__aeabi_dmul>
 800a9c6:	f7f6 f8e7 	bl	8000b98 <__aeabi_d2iz>
 800a9ca:	f7f5 fdcb 	bl	8000564 <__aeabi_i2d>
 800a9ce:	4602      	mov	r2, r0
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	ec43 2b18 	vmov	d8, r2, r3
 800a9d6:	4b46      	ldr	r3, [pc, #280]	; (800aaf0 <__kernel_rem_pio2+0x338>)
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f7f5 fe2d 	bl	8000638 <__aeabi_dmul>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	4630      	mov	r0, r6
 800a9e4:	4639      	mov	r1, r7
 800a9e6:	f7f5 fc6f 	bl	80002c8 <__aeabi_dsub>
 800a9ea:	f7f6 f8d5 	bl	8000b98 <__aeabi_d2iz>
 800a9ee:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a9f2:	f84b 0b04 	str.w	r0, [fp], #4
 800a9f6:	ec51 0b18 	vmov	r0, r1, d8
 800a9fa:	f7f5 fc67 	bl	80002cc <__adddf3>
 800a9fe:	f109 39ff 	add.w	r9, r9, #4294967295
 800aa02:	4606      	mov	r6, r0
 800aa04:	460f      	mov	r7, r1
 800aa06:	e75b      	b.n	800a8c0 <__kernel_rem_pio2+0x108>
 800aa08:	d106      	bne.n	800aa18 <__kernel_rem_pio2+0x260>
 800aa0a:	1e63      	subs	r3, r4, #1
 800aa0c:	aa0e      	add	r2, sp, #56	; 0x38
 800aa0e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800aa12:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800aa16:	e79d      	b.n	800a954 <__kernel_rem_pio2+0x19c>
 800aa18:	4b36      	ldr	r3, [pc, #216]	; (800aaf4 <__kernel_rem_pio2+0x33c>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f7f6 f892 	bl	8000b44 <__aeabi_dcmpge>
 800aa20:	2800      	cmp	r0, #0
 800aa22:	d13d      	bne.n	800aaa0 <__kernel_rem_pio2+0x2e8>
 800aa24:	4683      	mov	fp, r0
 800aa26:	2200      	movs	r2, #0
 800aa28:	2300      	movs	r3, #0
 800aa2a:	4630      	mov	r0, r6
 800aa2c:	4639      	mov	r1, r7
 800aa2e:	f7f6 f86b 	bl	8000b08 <__aeabi_dcmpeq>
 800aa32:	2800      	cmp	r0, #0
 800aa34:	f000 80c0 	beq.w	800abb8 <__kernel_rem_pio2+0x400>
 800aa38:	1e65      	subs	r5, r4, #1
 800aa3a:	462b      	mov	r3, r5
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	9902      	ldr	r1, [sp, #8]
 800aa40:	428b      	cmp	r3, r1
 800aa42:	da6c      	bge.n	800ab1e <__kernel_rem_pio2+0x366>
 800aa44:	2a00      	cmp	r2, #0
 800aa46:	f000 8089 	beq.w	800ab5c <__kernel_rem_pio2+0x3a4>
 800aa4a:	ab0e      	add	r3, sp, #56	; 0x38
 800aa4c:	f1aa 0a18 	sub.w	sl, sl, #24
 800aa50:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	f000 80ad 	beq.w	800abb4 <__kernel_rem_pio2+0x3fc>
 800aa5a:	4650      	mov	r0, sl
 800aa5c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800aad8 <__kernel_rem_pio2+0x320>
 800aa60:	f000 fc86 	bl	800b370 <scalbn>
 800aa64:	ab9a      	add	r3, sp, #616	; 0x268
 800aa66:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800aa6a:	ec57 6b10 	vmov	r6, r7, d0
 800aa6e:	00ec      	lsls	r4, r5, #3
 800aa70:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800aa74:	46aa      	mov	sl, r5
 800aa76:	f1ba 0f00 	cmp.w	sl, #0
 800aa7a:	f280 80d6 	bge.w	800ac2a <__kernel_rem_pio2+0x472>
 800aa7e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800aad0 <__kernel_rem_pio2+0x318>
 800aa82:	462e      	mov	r6, r5
 800aa84:	2e00      	cmp	r6, #0
 800aa86:	f2c0 8104 	blt.w	800ac92 <__kernel_rem_pio2+0x4da>
 800aa8a:	ab72      	add	r3, sp, #456	; 0x1c8
 800aa8c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800aa90:	f8df a064 	ldr.w	sl, [pc, #100]	; 800aaf8 <__kernel_rem_pio2+0x340>
 800aa94:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800aa98:	f04f 0800 	mov.w	r8, #0
 800aa9c:	1baf      	subs	r7, r5, r6
 800aa9e:	e0ea      	b.n	800ac76 <__kernel_rem_pio2+0x4be>
 800aaa0:	f04f 0b02 	mov.w	fp, #2
 800aaa4:	e759      	b.n	800a95a <__kernel_rem_pio2+0x1a2>
 800aaa6:	f8d8 3000 	ldr.w	r3, [r8]
 800aaaa:	b955      	cbnz	r5, 800aac2 <__kernel_rem_pio2+0x30a>
 800aaac:	b123      	cbz	r3, 800aab8 <__kernel_rem_pio2+0x300>
 800aaae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800aab2:	f8c8 3000 	str.w	r3, [r8]
 800aab6:	2301      	movs	r3, #1
 800aab8:	3201      	adds	r2, #1
 800aaba:	f108 0804 	add.w	r8, r8, #4
 800aabe:	461d      	mov	r5, r3
 800aac0:	e752      	b.n	800a968 <__kernel_rem_pio2+0x1b0>
 800aac2:	1acb      	subs	r3, r1, r3
 800aac4:	f8c8 3000 	str.w	r3, [r8]
 800aac8:	462b      	mov	r3, r5
 800aaca:	e7f5      	b.n	800aab8 <__kernel_rem_pio2+0x300>
 800aacc:	f3af 8000 	nop.w
	...
 800aadc:	3ff00000 	.word	0x3ff00000
 800aae0:	0800bb50 	.word	0x0800bb50
 800aae4:	40200000 	.word	0x40200000
 800aae8:	3ff00000 	.word	0x3ff00000
 800aaec:	3e700000 	.word	0x3e700000
 800aaf0:	41700000 	.word	0x41700000
 800aaf4:	3fe00000 	.word	0x3fe00000
 800aaf8:	0800bb10 	.word	0x0800bb10
 800aafc:	1e62      	subs	r2, r4, #1
 800aafe:	ab0e      	add	r3, sp, #56	; 0x38
 800ab00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab04:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ab08:	a90e      	add	r1, sp, #56	; 0x38
 800ab0a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ab0e:	e739      	b.n	800a984 <__kernel_rem_pio2+0x1cc>
 800ab10:	1e62      	subs	r2, r4, #1
 800ab12:	ab0e      	add	r3, sp, #56	; 0x38
 800ab14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab18:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ab1c:	e7f4      	b.n	800ab08 <__kernel_rem_pio2+0x350>
 800ab1e:	a90e      	add	r1, sp, #56	; 0x38
 800ab20:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ab24:	3b01      	subs	r3, #1
 800ab26:	430a      	orrs	r2, r1
 800ab28:	e789      	b.n	800aa3e <__kernel_rem_pio2+0x286>
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ab30:	2900      	cmp	r1, #0
 800ab32:	d0fa      	beq.n	800ab2a <__kernel_rem_pio2+0x372>
 800ab34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab36:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800ab3a:	446a      	add	r2, sp
 800ab3c:	3a98      	subs	r2, #152	; 0x98
 800ab3e:	920a      	str	r2, [sp, #40]	; 0x28
 800ab40:	9a08      	ldr	r2, [sp, #32]
 800ab42:	18e3      	adds	r3, r4, r3
 800ab44:	18a5      	adds	r5, r4, r2
 800ab46:	aa22      	add	r2, sp, #136	; 0x88
 800ab48:	f104 0801 	add.w	r8, r4, #1
 800ab4c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800ab50:	9304      	str	r3, [sp, #16]
 800ab52:	9b04      	ldr	r3, [sp, #16]
 800ab54:	4543      	cmp	r3, r8
 800ab56:	da04      	bge.n	800ab62 <__kernel_rem_pio2+0x3aa>
 800ab58:	461c      	mov	r4, r3
 800ab5a:	e6a3      	b.n	800a8a4 <__kernel_rem_pio2+0xec>
 800ab5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e7e4      	b.n	800ab2c <__kernel_rem_pio2+0x374>
 800ab62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab64:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800ab68:	f7f5 fcfc 	bl	8000564 <__aeabi_i2d>
 800ab6c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800ab70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab72:	46ab      	mov	fp, r5
 800ab74:	461c      	mov	r4, r3
 800ab76:	f04f 0900 	mov.w	r9, #0
 800ab7a:	2600      	movs	r6, #0
 800ab7c:	2700      	movs	r7, #0
 800ab7e:	9b06      	ldr	r3, [sp, #24]
 800ab80:	4599      	cmp	r9, r3
 800ab82:	dd06      	ble.n	800ab92 <__kernel_rem_pio2+0x3da>
 800ab84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab86:	e8e3 6702 	strd	r6, r7, [r3], #8
 800ab8a:	f108 0801 	add.w	r8, r8, #1
 800ab8e:	930a      	str	r3, [sp, #40]	; 0x28
 800ab90:	e7df      	b.n	800ab52 <__kernel_rem_pio2+0x39a>
 800ab92:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ab96:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800ab9a:	f7f5 fd4d 	bl	8000638 <__aeabi_dmul>
 800ab9e:	4602      	mov	r2, r0
 800aba0:	460b      	mov	r3, r1
 800aba2:	4630      	mov	r0, r6
 800aba4:	4639      	mov	r1, r7
 800aba6:	f7f5 fb91 	bl	80002cc <__adddf3>
 800abaa:	f109 0901 	add.w	r9, r9, #1
 800abae:	4606      	mov	r6, r0
 800abb0:	460f      	mov	r7, r1
 800abb2:	e7e4      	b.n	800ab7e <__kernel_rem_pio2+0x3c6>
 800abb4:	3d01      	subs	r5, #1
 800abb6:	e748      	b.n	800aa4a <__kernel_rem_pio2+0x292>
 800abb8:	ec47 6b10 	vmov	d0, r6, r7
 800abbc:	f1ca 0000 	rsb	r0, sl, #0
 800abc0:	f000 fbd6 	bl	800b370 <scalbn>
 800abc4:	ec57 6b10 	vmov	r6, r7, d0
 800abc8:	4ba0      	ldr	r3, [pc, #640]	; (800ae4c <__kernel_rem_pio2+0x694>)
 800abca:	ee10 0a10 	vmov	r0, s0
 800abce:	2200      	movs	r2, #0
 800abd0:	4639      	mov	r1, r7
 800abd2:	f7f5 ffb7 	bl	8000b44 <__aeabi_dcmpge>
 800abd6:	b1f8      	cbz	r0, 800ac18 <__kernel_rem_pio2+0x460>
 800abd8:	4b9d      	ldr	r3, [pc, #628]	; (800ae50 <__kernel_rem_pio2+0x698>)
 800abda:	2200      	movs	r2, #0
 800abdc:	4630      	mov	r0, r6
 800abde:	4639      	mov	r1, r7
 800abe0:	f7f5 fd2a 	bl	8000638 <__aeabi_dmul>
 800abe4:	f7f5 ffd8 	bl	8000b98 <__aeabi_d2iz>
 800abe8:	4680      	mov	r8, r0
 800abea:	f7f5 fcbb 	bl	8000564 <__aeabi_i2d>
 800abee:	4b97      	ldr	r3, [pc, #604]	; (800ae4c <__kernel_rem_pio2+0x694>)
 800abf0:	2200      	movs	r2, #0
 800abf2:	f7f5 fd21 	bl	8000638 <__aeabi_dmul>
 800abf6:	460b      	mov	r3, r1
 800abf8:	4602      	mov	r2, r0
 800abfa:	4639      	mov	r1, r7
 800abfc:	4630      	mov	r0, r6
 800abfe:	f7f5 fb63 	bl	80002c8 <__aeabi_dsub>
 800ac02:	f7f5 ffc9 	bl	8000b98 <__aeabi_d2iz>
 800ac06:	1c65      	adds	r5, r4, #1
 800ac08:	ab0e      	add	r3, sp, #56	; 0x38
 800ac0a:	f10a 0a18 	add.w	sl, sl, #24
 800ac0e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ac12:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800ac16:	e720      	b.n	800aa5a <__kernel_rem_pio2+0x2a2>
 800ac18:	4630      	mov	r0, r6
 800ac1a:	4639      	mov	r1, r7
 800ac1c:	f7f5 ffbc 	bl	8000b98 <__aeabi_d2iz>
 800ac20:	ab0e      	add	r3, sp, #56	; 0x38
 800ac22:	4625      	mov	r5, r4
 800ac24:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ac28:	e717      	b.n	800aa5a <__kernel_rem_pio2+0x2a2>
 800ac2a:	ab0e      	add	r3, sp, #56	; 0x38
 800ac2c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800ac30:	f7f5 fc98 	bl	8000564 <__aeabi_i2d>
 800ac34:	4632      	mov	r2, r6
 800ac36:	463b      	mov	r3, r7
 800ac38:	f7f5 fcfe 	bl	8000638 <__aeabi_dmul>
 800ac3c:	4b84      	ldr	r3, [pc, #528]	; (800ae50 <__kernel_rem_pio2+0x698>)
 800ac3e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800ac42:	2200      	movs	r2, #0
 800ac44:	4630      	mov	r0, r6
 800ac46:	4639      	mov	r1, r7
 800ac48:	f7f5 fcf6 	bl	8000638 <__aeabi_dmul>
 800ac4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac50:	4606      	mov	r6, r0
 800ac52:	460f      	mov	r7, r1
 800ac54:	e70f      	b.n	800aa76 <__kernel_rem_pio2+0x2be>
 800ac56:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800ac5a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800ac5e:	f7f5 fceb 	bl	8000638 <__aeabi_dmul>
 800ac62:	4602      	mov	r2, r0
 800ac64:	460b      	mov	r3, r1
 800ac66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac6a:	f7f5 fb2f 	bl	80002cc <__adddf3>
 800ac6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ac72:	f108 0801 	add.w	r8, r8, #1
 800ac76:	9b02      	ldr	r3, [sp, #8]
 800ac78:	4598      	cmp	r8, r3
 800ac7a:	dc01      	bgt.n	800ac80 <__kernel_rem_pio2+0x4c8>
 800ac7c:	45b8      	cmp	r8, r7
 800ac7e:	ddea      	ble.n	800ac56 <__kernel_rem_pio2+0x49e>
 800ac80:	ed9d 7b06 	vldr	d7, [sp, #24]
 800ac84:	ab4a      	add	r3, sp, #296	; 0x128
 800ac86:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ac8a:	ed87 7b00 	vstr	d7, [r7]
 800ac8e:	3e01      	subs	r6, #1
 800ac90:	e6f8      	b.n	800aa84 <__kernel_rem_pio2+0x2cc>
 800ac92:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800ac94:	2b02      	cmp	r3, #2
 800ac96:	dc0b      	bgt.n	800acb0 <__kernel_rem_pio2+0x4f8>
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	dc35      	bgt.n	800ad08 <__kernel_rem_pio2+0x550>
 800ac9c:	d059      	beq.n	800ad52 <__kernel_rem_pio2+0x59a>
 800ac9e:	9b04      	ldr	r3, [sp, #16]
 800aca0:	f003 0007 	and.w	r0, r3, #7
 800aca4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800aca8:	ecbd 8b02 	vpop	{d8}
 800acac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acb0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800acb2:	2b03      	cmp	r3, #3
 800acb4:	d1f3      	bne.n	800ac9e <__kernel_rem_pio2+0x4e6>
 800acb6:	ab4a      	add	r3, sp, #296	; 0x128
 800acb8:	4423      	add	r3, r4
 800acba:	9306      	str	r3, [sp, #24]
 800acbc:	461c      	mov	r4, r3
 800acbe:	469a      	mov	sl, r3
 800acc0:	9502      	str	r5, [sp, #8]
 800acc2:	9b02      	ldr	r3, [sp, #8]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	f1aa 0a08 	sub.w	sl, sl, #8
 800acca:	dc6b      	bgt.n	800ada4 <__kernel_rem_pio2+0x5ec>
 800accc:	46aa      	mov	sl, r5
 800acce:	f1ba 0f01 	cmp.w	sl, #1
 800acd2:	f1a4 0408 	sub.w	r4, r4, #8
 800acd6:	f300 8085 	bgt.w	800ade4 <__kernel_rem_pio2+0x62c>
 800acda:	9c06      	ldr	r4, [sp, #24]
 800acdc:	2000      	movs	r0, #0
 800acde:	3408      	adds	r4, #8
 800ace0:	2100      	movs	r1, #0
 800ace2:	2d01      	cmp	r5, #1
 800ace4:	f300 809d 	bgt.w	800ae22 <__kernel_rem_pio2+0x66a>
 800ace8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800acec:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800acf0:	f1bb 0f00 	cmp.w	fp, #0
 800acf4:	f040 809b 	bne.w	800ae2e <__kernel_rem_pio2+0x676>
 800acf8:	9b01      	ldr	r3, [sp, #4]
 800acfa:	e9c3 5600 	strd	r5, r6, [r3]
 800acfe:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800ad02:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ad06:	e7ca      	b.n	800ac9e <__kernel_rem_pio2+0x4e6>
 800ad08:	3408      	adds	r4, #8
 800ad0a:	ab4a      	add	r3, sp, #296	; 0x128
 800ad0c:	441c      	add	r4, r3
 800ad0e:	462e      	mov	r6, r5
 800ad10:	2000      	movs	r0, #0
 800ad12:	2100      	movs	r1, #0
 800ad14:	2e00      	cmp	r6, #0
 800ad16:	da36      	bge.n	800ad86 <__kernel_rem_pio2+0x5ce>
 800ad18:	f1bb 0f00 	cmp.w	fp, #0
 800ad1c:	d039      	beq.n	800ad92 <__kernel_rem_pio2+0x5da>
 800ad1e:	4602      	mov	r2, r0
 800ad20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad24:	9c01      	ldr	r4, [sp, #4]
 800ad26:	e9c4 2300 	strd	r2, r3, [r4]
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800ad32:	f7f5 fac9 	bl	80002c8 <__aeabi_dsub>
 800ad36:	ae4c      	add	r6, sp, #304	; 0x130
 800ad38:	2401      	movs	r4, #1
 800ad3a:	42a5      	cmp	r5, r4
 800ad3c:	da2c      	bge.n	800ad98 <__kernel_rem_pio2+0x5e0>
 800ad3e:	f1bb 0f00 	cmp.w	fp, #0
 800ad42:	d002      	beq.n	800ad4a <__kernel_rem_pio2+0x592>
 800ad44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad48:	4619      	mov	r1, r3
 800ad4a:	9b01      	ldr	r3, [sp, #4]
 800ad4c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ad50:	e7a5      	b.n	800ac9e <__kernel_rem_pio2+0x4e6>
 800ad52:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800ad56:	eb0d 0403 	add.w	r4, sp, r3
 800ad5a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ad5e:	2000      	movs	r0, #0
 800ad60:	2100      	movs	r1, #0
 800ad62:	2d00      	cmp	r5, #0
 800ad64:	da09      	bge.n	800ad7a <__kernel_rem_pio2+0x5c2>
 800ad66:	f1bb 0f00 	cmp.w	fp, #0
 800ad6a:	d002      	beq.n	800ad72 <__kernel_rem_pio2+0x5ba>
 800ad6c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad70:	4619      	mov	r1, r3
 800ad72:	9b01      	ldr	r3, [sp, #4]
 800ad74:	e9c3 0100 	strd	r0, r1, [r3]
 800ad78:	e791      	b.n	800ac9e <__kernel_rem_pio2+0x4e6>
 800ad7a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ad7e:	f7f5 faa5 	bl	80002cc <__adddf3>
 800ad82:	3d01      	subs	r5, #1
 800ad84:	e7ed      	b.n	800ad62 <__kernel_rem_pio2+0x5aa>
 800ad86:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ad8a:	f7f5 fa9f 	bl	80002cc <__adddf3>
 800ad8e:	3e01      	subs	r6, #1
 800ad90:	e7c0      	b.n	800ad14 <__kernel_rem_pio2+0x55c>
 800ad92:	4602      	mov	r2, r0
 800ad94:	460b      	mov	r3, r1
 800ad96:	e7c5      	b.n	800ad24 <__kernel_rem_pio2+0x56c>
 800ad98:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ad9c:	f7f5 fa96 	bl	80002cc <__adddf3>
 800ada0:	3401      	adds	r4, #1
 800ada2:	e7ca      	b.n	800ad3a <__kernel_rem_pio2+0x582>
 800ada4:	e9da 8900 	ldrd	r8, r9, [sl]
 800ada8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800adac:	9b02      	ldr	r3, [sp, #8]
 800adae:	3b01      	subs	r3, #1
 800adb0:	9302      	str	r3, [sp, #8]
 800adb2:	4632      	mov	r2, r6
 800adb4:	463b      	mov	r3, r7
 800adb6:	4640      	mov	r0, r8
 800adb8:	4649      	mov	r1, r9
 800adba:	f7f5 fa87 	bl	80002cc <__adddf3>
 800adbe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800adc2:	4602      	mov	r2, r0
 800adc4:	460b      	mov	r3, r1
 800adc6:	4640      	mov	r0, r8
 800adc8:	4649      	mov	r1, r9
 800adca:	f7f5 fa7d 	bl	80002c8 <__aeabi_dsub>
 800adce:	4632      	mov	r2, r6
 800add0:	463b      	mov	r3, r7
 800add2:	f7f5 fa7b 	bl	80002cc <__adddf3>
 800add6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800adda:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800adde:	ed8a 7b00 	vstr	d7, [sl]
 800ade2:	e76e      	b.n	800acc2 <__kernel_rem_pio2+0x50a>
 800ade4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ade8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800adec:	4640      	mov	r0, r8
 800adee:	4632      	mov	r2, r6
 800adf0:	463b      	mov	r3, r7
 800adf2:	4649      	mov	r1, r9
 800adf4:	f7f5 fa6a 	bl	80002cc <__adddf3>
 800adf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adfc:	4602      	mov	r2, r0
 800adfe:	460b      	mov	r3, r1
 800ae00:	4640      	mov	r0, r8
 800ae02:	4649      	mov	r1, r9
 800ae04:	f7f5 fa60 	bl	80002c8 <__aeabi_dsub>
 800ae08:	4632      	mov	r2, r6
 800ae0a:	463b      	mov	r3, r7
 800ae0c:	f7f5 fa5e 	bl	80002cc <__adddf3>
 800ae10:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae14:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ae18:	ed84 7b00 	vstr	d7, [r4]
 800ae1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae20:	e755      	b.n	800acce <__kernel_rem_pio2+0x516>
 800ae22:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ae26:	f7f5 fa51 	bl	80002cc <__adddf3>
 800ae2a:	3d01      	subs	r5, #1
 800ae2c:	e759      	b.n	800ace2 <__kernel_rem_pio2+0x52a>
 800ae2e:	9b01      	ldr	r3, [sp, #4]
 800ae30:	9a01      	ldr	r2, [sp, #4]
 800ae32:	601d      	str	r5, [r3, #0]
 800ae34:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800ae38:	605c      	str	r4, [r3, #4]
 800ae3a:	609f      	str	r7, [r3, #8]
 800ae3c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800ae40:	60d3      	str	r3, [r2, #12]
 800ae42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ae46:	6110      	str	r0, [r2, #16]
 800ae48:	6153      	str	r3, [r2, #20]
 800ae4a:	e728      	b.n	800ac9e <__kernel_rem_pio2+0x4e6>
 800ae4c:	41700000 	.word	0x41700000
 800ae50:	3e700000 	.word	0x3e700000
 800ae54:	00000000 	.word	0x00000000

0800ae58 <__kernel_tan>:
 800ae58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae5c:	ed2d 8b06 	vpush	{d8-d10}
 800ae60:	ec5b ab10 	vmov	sl, fp, d0
 800ae64:	4be0      	ldr	r3, [pc, #896]	; (800b1e8 <__kernel_tan+0x390>)
 800ae66:	b083      	sub	sp, #12
 800ae68:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800ae6c:	429f      	cmp	r7, r3
 800ae6e:	ec59 8b11 	vmov	r8, r9, d1
 800ae72:	4606      	mov	r6, r0
 800ae74:	f8cd b000 	str.w	fp, [sp]
 800ae78:	dc61      	bgt.n	800af3e <__kernel_tan+0xe6>
 800ae7a:	ee10 0a10 	vmov	r0, s0
 800ae7e:	4659      	mov	r1, fp
 800ae80:	f7f5 fe8a 	bl	8000b98 <__aeabi_d2iz>
 800ae84:	4605      	mov	r5, r0
 800ae86:	2800      	cmp	r0, #0
 800ae88:	f040 8083 	bne.w	800af92 <__kernel_tan+0x13a>
 800ae8c:	1c73      	adds	r3, r6, #1
 800ae8e:	4652      	mov	r2, sl
 800ae90:	4313      	orrs	r3, r2
 800ae92:	433b      	orrs	r3, r7
 800ae94:	d112      	bne.n	800aebc <__kernel_tan+0x64>
 800ae96:	ec4b ab10 	vmov	d0, sl, fp
 800ae9a:	f7ff fa41 	bl	800a320 <fabs>
 800ae9e:	49d3      	ldr	r1, [pc, #844]	; (800b1ec <__kernel_tan+0x394>)
 800aea0:	ec53 2b10 	vmov	r2, r3, d0
 800aea4:	2000      	movs	r0, #0
 800aea6:	f7f5 fcf1 	bl	800088c <__aeabi_ddiv>
 800aeaa:	4682      	mov	sl, r0
 800aeac:	468b      	mov	fp, r1
 800aeae:	ec4b ab10 	vmov	d0, sl, fp
 800aeb2:	b003      	add	sp, #12
 800aeb4:	ecbd 8b06 	vpop	{d8-d10}
 800aeb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aebc:	2e01      	cmp	r6, #1
 800aebe:	d0f6      	beq.n	800aeae <__kernel_tan+0x56>
 800aec0:	4642      	mov	r2, r8
 800aec2:	464b      	mov	r3, r9
 800aec4:	4650      	mov	r0, sl
 800aec6:	4659      	mov	r1, fp
 800aec8:	f7f5 fa00 	bl	80002cc <__adddf3>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	460f      	mov	r7, r1
 800aed2:	2000      	movs	r0, #0
 800aed4:	49c6      	ldr	r1, [pc, #792]	; (800b1f0 <__kernel_tan+0x398>)
 800aed6:	f7f5 fcd9 	bl	800088c <__aeabi_ddiv>
 800aeda:	e9cd 0100 	strd	r0, r1, [sp]
 800aede:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aee2:	462e      	mov	r6, r5
 800aee4:	4652      	mov	r2, sl
 800aee6:	462c      	mov	r4, r5
 800aee8:	4630      	mov	r0, r6
 800aeea:	461d      	mov	r5, r3
 800aeec:	4639      	mov	r1, r7
 800aeee:	465b      	mov	r3, fp
 800aef0:	f7f5 f9ea 	bl	80002c8 <__aeabi_dsub>
 800aef4:	4602      	mov	r2, r0
 800aef6:	460b      	mov	r3, r1
 800aef8:	4640      	mov	r0, r8
 800aefa:	4649      	mov	r1, r9
 800aefc:	f7f5 f9e4 	bl	80002c8 <__aeabi_dsub>
 800af00:	4632      	mov	r2, r6
 800af02:	462b      	mov	r3, r5
 800af04:	f7f5 fb98 	bl	8000638 <__aeabi_dmul>
 800af08:	4632      	mov	r2, r6
 800af0a:	4680      	mov	r8, r0
 800af0c:	4689      	mov	r9, r1
 800af0e:	462b      	mov	r3, r5
 800af10:	4630      	mov	r0, r6
 800af12:	4639      	mov	r1, r7
 800af14:	f7f5 fb90 	bl	8000638 <__aeabi_dmul>
 800af18:	4bb4      	ldr	r3, [pc, #720]	; (800b1ec <__kernel_tan+0x394>)
 800af1a:	2200      	movs	r2, #0
 800af1c:	f7f5 f9d6 	bl	80002cc <__adddf3>
 800af20:	4602      	mov	r2, r0
 800af22:	460b      	mov	r3, r1
 800af24:	4640      	mov	r0, r8
 800af26:	4649      	mov	r1, r9
 800af28:	f7f5 f9d0 	bl	80002cc <__adddf3>
 800af2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af30:	f7f5 fb82 	bl	8000638 <__aeabi_dmul>
 800af34:	4622      	mov	r2, r4
 800af36:	462b      	mov	r3, r5
 800af38:	f7f5 f9c8 	bl	80002cc <__adddf3>
 800af3c:	e7b5      	b.n	800aeaa <__kernel_tan+0x52>
 800af3e:	4bad      	ldr	r3, [pc, #692]	; (800b1f4 <__kernel_tan+0x39c>)
 800af40:	429f      	cmp	r7, r3
 800af42:	dd26      	ble.n	800af92 <__kernel_tan+0x13a>
 800af44:	9b00      	ldr	r3, [sp, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	da09      	bge.n	800af5e <__kernel_tan+0x106>
 800af4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800af4e:	469b      	mov	fp, r3
 800af50:	ee10 aa10 	vmov	sl, s0
 800af54:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800af58:	ee11 8a10 	vmov	r8, s2
 800af5c:	4699      	mov	r9, r3
 800af5e:	4652      	mov	r2, sl
 800af60:	465b      	mov	r3, fp
 800af62:	a183      	add	r1, pc, #524	; (adr r1, 800b170 <__kernel_tan+0x318>)
 800af64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af68:	f7f5 f9ae 	bl	80002c8 <__aeabi_dsub>
 800af6c:	4642      	mov	r2, r8
 800af6e:	464b      	mov	r3, r9
 800af70:	4604      	mov	r4, r0
 800af72:	460d      	mov	r5, r1
 800af74:	a180      	add	r1, pc, #512	; (adr r1, 800b178 <__kernel_tan+0x320>)
 800af76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af7a:	f7f5 f9a5 	bl	80002c8 <__aeabi_dsub>
 800af7e:	4622      	mov	r2, r4
 800af80:	462b      	mov	r3, r5
 800af82:	f7f5 f9a3 	bl	80002cc <__adddf3>
 800af86:	f04f 0800 	mov.w	r8, #0
 800af8a:	4682      	mov	sl, r0
 800af8c:	468b      	mov	fp, r1
 800af8e:	f04f 0900 	mov.w	r9, #0
 800af92:	4652      	mov	r2, sl
 800af94:	465b      	mov	r3, fp
 800af96:	4650      	mov	r0, sl
 800af98:	4659      	mov	r1, fp
 800af9a:	f7f5 fb4d 	bl	8000638 <__aeabi_dmul>
 800af9e:	4602      	mov	r2, r0
 800afa0:	460b      	mov	r3, r1
 800afa2:	ec43 2b18 	vmov	d8, r2, r3
 800afa6:	f7f5 fb47 	bl	8000638 <__aeabi_dmul>
 800afaa:	ec53 2b18 	vmov	r2, r3, d8
 800afae:	4604      	mov	r4, r0
 800afb0:	460d      	mov	r5, r1
 800afb2:	4650      	mov	r0, sl
 800afb4:	4659      	mov	r1, fp
 800afb6:	f7f5 fb3f 	bl	8000638 <__aeabi_dmul>
 800afba:	a371      	add	r3, pc, #452	; (adr r3, 800b180 <__kernel_tan+0x328>)
 800afbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc0:	ec41 0b19 	vmov	d9, r0, r1
 800afc4:	4620      	mov	r0, r4
 800afc6:	4629      	mov	r1, r5
 800afc8:	f7f5 fb36 	bl	8000638 <__aeabi_dmul>
 800afcc:	a36e      	add	r3, pc, #440	; (adr r3, 800b188 <__kernel_tan+0x330>)
 800afce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd2:	f7f5 f97b 	bl	80002cc <__adddf3>
 800afd6:	4622      	mov	r2, r4
 800afd8:	462b      	mov	r3, r5
 800afda:	f7f5 fb2d 	bl	8000638 <__aeabi_dmul>
 800afde:	a36c      	add	r3, pc, #432	; (adr r3, 800b190 <__kernel_tan+0x338>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	f7f5 f972 	bl	80002cc <__adddf3>
 800afe8:	4622      	mov	r2, r4
 800afea:	462b      	mov	r3, r5
 800afec:	f7f5 fb24 	bl	8000638 <__aeabi_dmul>
 800aff0:	a369      	add	r3, pc, #420	; (adr r3, 800b198 <__kernel_tan+0x340>)
 800aff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff6:	f7f5 f969 	bl	80002cc <__adddf3>
 800affa:	4622      	mov	r2, r4
 800affc:	462b      	mov	r3, r5
 800affe:	f7f5 fb1b 	bl	8000638 <__aeabi_dmul>
 800b002:	a367      	add	r3, pc, #412	; (adr r3, 800b1a0 <__kernel_tan+0x348>)
 800b004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b008:	f7f5 f960 	bl	80002cc <__adddf3>
 800b00c:	4622      	mov	r2, r4
 800b00e:	462b      	mov	r3, r5
 800b010:	f7f5 fb12 	bl	8000638 <__aeabi_dmul>
 800b014:	a364      	add	r3, pc, #400	; (adr r3, 800b1a8 <__kernel_tan+0x350>)
 800b016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01a:	f7f5 f957 	bl	80002cc <__adddf3>
 800b01e:	ec53 2b18 	vmov	r2, r3, d8
 800b022:	f7f5 fb09 	bl	8000638 <__aeabi_dmul>
 800b026:	a362      	add	r3, pc, #392	; (adr r3, 800b1b0 <__kernel_tan+0x358>)
 800b028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b02c:	ec41 0b1a 	vmov	d10, r0, r1
 800b030:	4620      	mov	r0, r4
 800b032:	4629      	mov	r1, r5
 800b034:	f7f5 fb00 	bl	8000638 <__aeabi_dmul>
 800b038:	a35f      	add	r3, pc, #380	; (adr r3, 800b1b8 <__kernel_tan+0x360>)
 800b03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03e:	f7f5 f945 	bl	80002cc <__adddf3>
 800b042:	4622      	mov	r2, r4
 800b044:	462b      	mov	r3, r5
 800b046:	f7f5 faf7 	bl	8000638 <__aeabi_dmul>
 800b04a:	a35d      	add	r3, pc, #372	; (adr r3, 800b1c0 <__kernel_tan+0x368>)
 800b04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b050:	f7f5 f93c 	bl	80002cc <__adddf3>
 800b054:	4622      	mov	r2, r4
 800b056:	462b      	mov	r3, r5
 800b058:	f7f5 faee 	bl	8000638 <__aeabi_dmul>
 800b05c:	a35a      	add	r3, pc, #360	; (adr r3, 800b1c8 <__kernel_tan+0x370>)
 800b05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b062:	f7f5 f933 	bl	80002cc <__adddf3>
 800b066:	4622      	mov	r2, r4
 800b068:	462b      	mov	r3, r5
 800b06a:	f7f5 fae5 	bl	8000638 <__aeabi_dmul>
 800b06e:	a358      	add	r3, pc, #352	; (adr r3, 800b1d0 <__kernel_tan+0x378>)
 800b070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b074:	f7f5 f92a 	bl	80002cc <__adddf3>
 800b078:	4622      	mov	r2, r4
 800b07a:	462b      	mov	r3, r5
 800b07c:	f7f5 fadc 	bl	8000638 <__aeabi_dmul>
 800b080:	a355      	add	r3, pc, #340	; (adr r3, 800b1d8 <__kernel_tan+0x380>)
 800b082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b086:	f7f5 f921 	bl	80002cc <__adddf3>
 800b08a:	4602      	mov	r2, r0
 800b08c:	460b      	mov	r3, r1
 800b08e:	ec51 0b1a 	vmov	r0, r1, d10
 800b092:	f7f5 f91b 	bl	80002cc <__adddf3>
 800b096:	ec53 2b19 	vmov	r2, r3, d9
 800b09a:	f7f5 facd 	bl	8000638 <__aeabi_dmul>
 800b09e:	4642      	mov	r2, r8
 800b0a0:	464b      	mov	r3, r9
 800b0a2:	f7f5 f913 	bl	80002cc <__adddf3>
 800b0a6:	ec53 2b18 	vmov	r2, r3, d8
 800b0aa:	f7f5 fac5 	bl	8000638 <__aeabi_dmul>
 800b0ae:	4642      	mov	r2, r8
 800b0b0:	464b      	mov	r3, r9
 800b0b2:	f7f5 f90b 	bl	80002cc <__adddf3>
 800b0b6:	a34a      	add	r3, pc, #296	; (adr r3, 800b1e0 <__kernel_tan+0x388>)
 800b0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0bc:	4604      	mov	r4, r0
 800b0be:	460d      	mov	r5, r1
 800b0c0:	ec51 0b19 	vmov	r0, r1, d9
 800b0c4:	f7f5 fab8 	bl	8000638 <__aeabi_dmul>
 800b0c8:	4622      	mov	r2, r4
 800b0ca:	462b      	mov	r3, r5
 800b0cc:	f7f5 f8fe 	bl	80002cc <__adddf3>
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	ec41 0b18 	vmov	d8, r0, r1
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	4659      	mov	r1, fp
 800b0da:	4650      	mov	r0, sl
 800b0dc:	f7f5 f8f6 	bl	80002cc <__adddf3>
 800b0e0:	4b44      	ldr	r3, [pc, #272]	; (800b1f4 <__kernel_tan+0x39c>)
 800b0e2:	429f      	cmp	r7, r3
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	460d      	mov	r5, r1
 800b0e8:	f340 8086 	ble.w	800b1f8 <__kernel_tan+0x3a0>
 800b0ec:	4630      	mov	r0, r6
 800b0ee:	f7f5 fa39 	bl	8000564 <__aeabi_i2d>
 800b0f2:	4622      	mov	r2, r4
 800b0f4:	4680      	mov	r8, r0
 800b0f6:	4689      	mov	r9, r1
 800b0f8:	462b      	mov	r3, r5
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	4629      	mov	r1, r5
 800b0fe:	f7f5 fa9b 	bl	8000638 <__aeabi_dmul>
 800b102:	4642      	mov	r2, r8
 800b104:	4606      	mov	r6, r0
 800b106:	460f      	mov	r7, r1
 800b108:	464b      	mov	r3, r9
 800b10a:	4620      	mov	r0, r4
 800b10c:	4629      	mov	r1, r5
 800b10e:	f7f5 f8dd 	bl	80002cc <__adddf3>
 800b112:	4602      	mov	r2, r0
 800b114:	460b      	mov	r3, r1
 800b116:	4630      	mov	r0, r6
 800b118:	4639      	mov	r1, r7
 800b11a:	f7f5 fbb7 	bl	800088c <__aeabi_ddiv>
 800b11e:	ec53 2b18 	vmov	r2, r3, d8
 800b122:	f7f5 f8d1 	bl	80002c8 <__aeabi_dsub>
 800b126:	4602      	mov	r2, r0
 800b128:	460b      	mov	r3, r1
 800b12a:	4650      	mov	r0, sl
 800b12c:	4659      	mov	r1, fp
 800b12e:	f7f5 f8cb 	bl	80002c8 <__aeabi_dsub>
 800b132:	4602      	mov	r2, r0
 800b134:	460b      	mov	r3, r1
 800b136:	f7f5 f8c9 	bl	80002cc <__adddf3>
 800b13a:	4602      	mov	r2, r0
 800b13c:	460b      	mov	r3, r1
 800b13e:	4640      	mov	r0, r8
 800b140:	4649      	mov	r1, r9
 800b142:	f7f5 f8c1 	bl	80002c8 <__aeabi_dsub>
 800b146:	9b00      	ldr	r3, [sp, #0]
 800b148:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800b14c:	f00a 0a02 	and.w	sl, sl, #2
 800b150:	4604      	mov	r4, r0
 800b152:	f1ca 0001 	rsb	r0, sl, #1
 800b156:	460d      	mov	r5, r1
 800b158:	f7f5 fa04 	bl	8000564 <__aeabi_i2d>
 800b15c:	4602      	mov	r2, r0
 800b15e:	460b      	mov	r3, r1
 800b160:	4620      	mov	r0, r4
 800b162:	4629      	mov	r1, r5
 800b164:	f7f5 fa68 	bl	8000638 <__aeabi_dmul>
 800b168:	e69f      	b.n	800aeaa <__kernel_tan+0x52>
 800b16a:	bf00      	nop
 800b16c:	f3af 8000 	nop.w
 800b170:	54442d18 	.word	0x54442d18
 800b174:	3fe921fb 	.word	0x3fe921fb
 800b178:	33145c07 	.word	0x33145c07
 800b17c:	3c81a626 	.word	0x3c81a626
 800b180:	74bf7ad4 	.word	0x74bf7ad4
 800b184:	3efb2a70 	.word	0x3efb2a70
 800b188:	32f0a7e9 	.word	0x32f0a7e9
 800b18c:	3f12b80f 	.word	0x3f12b80f
 800b190:	1a8d1068 	.word	0x1a8d1068
 800b194:	3f3026f7 	.word	0x3f3026f7
 800b198:	fee08315 	.word	0xfee08315
 800b19c:	3f57dbc8 	.word	0x3f57dbc8
 800b1a0:	e96e8493 	.word	0xe96e8493
 800b1a4:	3f8226e3 	.word	0x3f8226e3
 800b1a8:	1bb341fe 	.word	0x1bb341fe
 800b1ac:	3faba1ba 	.word	0x3faba1ba
 800b1b0:	db605373 	.word	0xdb605373
 800b1b4:	bef375cb 	.word	0xbef375cb
 800b1b8:	a03792a6 	.word	0xa03792a6
 800b1bc:	3f147e88 	.word	0x3f147e88
 800b1c0:	f2f26501 	.word	0xf2f26501
 800b1c4:	3f4344d8 	.word	0x3f4344d8
 800b1c8:	c9560328 	.word	0xc9560328
 800b1cc:	3f6d6d22 	.word	0x3f6d6d22
 800b1d0:	8406d637 	.word	0x8406d637
 800b1d4:	3f9664f4 	.word	0x3f9664f4
 800b1d8:	1110fe7a 	.word	0x1110fe7a
 800b1dc:	3fc11111 	.word	0x3fc11111
 800b1e0:	55555563 	.word	0x55555563
 800b1e4:	3fd55555 	.word	0x3fd55555
 800b1e8:	3e2fffff 	.word	0x3e2fffff
 800b1ec:	3ff00000 	.word	0x3ff00000
 800b1f0:	bff00000 	.word	0xbff00000
 800b1f4:	3fe59427 	.word	0x3fe59427
 800b1f8:	2e01      	cmp	r6, #1
 800b1fa:	d02f      	beq.n	800b25c <__kernel_tan+0x404>
 800b1fc:	460f      	mov	r7, r1
 800b1fe:	4602      	mov	r2, r0
 800b200:	460b      	mov	r3, r1
 800b202:	4689      	mov	r9, r1
 800b204:	2000      	movs	r0, #0
 800b206:	4917      	ldr	r1, [pc, #92]	; (800b264 <__kernel_tan+0x40c>)
 800b208:	f7f5 fb40 	bl	800088c <__aeabi_ddiv>
 800b20c:	2600      	movs	r6, #0
 800b20e:	e9cd 0100 	strd	r0, r1, [sp]
 800b212:	4652      	mov	r2, sl
 800b214:	465b      	mov	r3, fp
 800b216:	4630      	mov	r0, r6
 800b218:	4639      	mov	r1, r7
 800b21a:	f7f5 f855 	bl	80002c8 <__aeabi_dsub>
 800b21e:	e9dd 4500 	ldrd	r4, r5, [sp]
 800b222:	4602      	mov	r2, r0
 800b224:	460b      	mov	r3, r1
 800b226:	ec51 0b18 	vmov	r0, r1, d8
 800b22a:	f7f5 f84d 	bl	80002c8 <__aeabi_dsub>
 800b22e:	4632      	mov	r2, r6
 800b230:	462b      	mov	r3, r5
 800b232:	f7f5 fa01 	bl	8000638 <__aeabi_dmul>
 800b236:	46b0      	mov	r8, r6
 800b238:	460f      	mov	r7, r1
 800b23a:	4642      	mov	r2, r8
 800b23c:	462b      	mov	r3, r5
 800b23e:	4634      	mov	r4, r6
 800b240:	4649      	mov	r1, r9
 800b242:	4606      	mov	r6, r0
 800b244:	4640      	mov	r0, r8
 800b246:	f7f5 f9f7 	bl	8000638 <__aeabi_dmul>
 800b24a:	4b07      	ldr	r3, [pc, #28]	; (800b268 <__kernel_tan+0x410>)
 800b24c:	2200      	movs	r2, #0
 800b24e:	f7f5 f83d 	bl	80002cc <__adddf3>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	4630      	mov	r0, r6
 800b258:	4639      	mov	r1, r7
 800b25a:	e665      	b.n	800af28 <__kernel_tan+0xd0>
 800b25c:	4682      	mov	sl, r0
 800b25e:	468b      	mov	fp, r1
 800b260:	e625      	b.n	800aeae <__kernel_tan+0x56>
 800b262:	bf00      	nop
 800b264:	bff00000 	.word	0xbff00000
 800b268:	3ff00000 	.word	0x3ff00000
 800b26c:	00000000 	.word	0x00000000

0800b270 <floor>:
 800b270:	ec51 0b10 	vmov	r0, r1, d0
 800b274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b278:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b27c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800b280:	2e13      	cmp	r6, #19
 800b282:	ee10 5a10 	vmov	r5, s0
 800b286:	ee10 8a10 	vmov	r8, s0
 800b28a:	460c      	mov	r4, r1
 800b28c:	dc32      	bgt.n	800b2f4 <floor+0x84>
 800b28e:	2e00      	cmp	r6, #0
 800b290:	da14      	bge.n	800b2bc <floor+0x4c>
 800b292:	a333      	add	r3, pc, #204	; (adr r3, 800b360 <floor+0xf0>)
 800b294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b298:	f7f5 f818 	bl	80002cc <__adddf3>
 800b29c:	2200      	movs	r2, #0
 800b29e:	2300      	movs	r3, #0
 800b2a0:	f7f5 fc5a 	bl	8000b58 <__aeabi_dcmpgt>
 800b2a4:	b138      	cbz	r0, 800b2b6 <floor+0x46>
 800b2a6:	2c00      	cmp	r4, #0
 800b2a8:	da57      	bge.n	800b35a <floor+0xea>
 800b2aa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b2ae:	431d      	orrs	r5, r3
 800b2b0:	d001      	beq.n	800b2b6 <floor+0x46>
 800b2b2:	4c2d      	ldr	r4, [pc, #180]	; (800b368 <floor+0xf8>)
 800b2b4:	2500      	movs	r5, #0
 800b2b6:	4621      	mov	r1, r4
 800b2b8:	4628      	mov	r0, r5
 800b2ba:	e025      	b.n	800b308 <floor+0x98>
 800b2bc:	4f2b      	ldr	r7, [pc, #172]	; (800b36c <floor+0xfc>)
 800b2be:	4137      	asrs	r7, r6
 800b2c0:	ea01 0307 	and.w	r3, r1, r7
 800b2c4:	4303      	orrs	r3, r0
 800b2c6:	d01f      	beq.n	800b308 <floor+0x98>
 800b2c8:	a325      	add	r3, pc, #148	; (adr r3, 800b360 <floor+0xf0>)
 800b2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ce:	f7f4 fffd 	bl	80002cc <__adddf3>
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	f7f5 fc3f 	bl	8000b58 <__aeabi_dcmpgt>
 800b2da:	2800      	cmp	r0, #0
 800b2dc:	d0eb      	beq.n	800b2b6 <floor+0x46>
 800b2de:	2c00      	cmp	r4, #0
 800b2e0:	bfbe      	ittt	lt
 800b2e2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b2e6:	fa43 f606 	asrlt.w	r6, r3, r6
 800b2ea:	19a4      	addlt	r4, r4, r6
 800b2ec:	ea24 0407 	bic.w	r4, r4, r7
 800b2f0:	2500      	movs	r5, #0
 800b2f2:	e7e0      	b.n	800b2b6 <floor+0x46>
 800b2f4:	2e33      	cmp	r6, #51	; 0x33
 800b2f6:	dd0b      	ble.n	800b310 <floor+0xa0>
 800b2f8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b2fc:	d104      	bne.n	800b308 <floor+0x98>
 800b2fe:	ee10 2a10 	vmov	r2, s0
 800b302:	460b      	mov	r3, r1
 800b304:	f7f4 ffe2 	bl	80002cc <__adddf3>
 800b308:	ec41 0b10 	vmov	d0, r0, r1
 800b30c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b310:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800b314:	f04f 33ff 	mov.w	r3, #4294967295
 800b318:	fa23 f707 	lsr.w	r7, r3, r7
 800b31c:	4207      	tst	r7, r0
 800b31e:	d0f3      	beq.n	800b308 <floor+0x98>
 800b320:	a30f      	add	r3, pc, #60	; (adr r3, 800b360 <floor+0xf0>)
 800b322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b326:	f7f4 ffd1 	bl	80002cc <__adddf3>
 800b32a:	2200      	movs	r2, #0
 800b32c:	2300      	movs	r3, #0
 800b32e:	f7f5 fc13 	bl	8000b58 <__aeabi_dcmpgt>
 800b332:	2800      	cmp	r0, #0
 800b334:	d0bf      	beq.n	800b2b6 <floor+0x46>
 800b336:	2c00      	cmp	r4, #0
 800b338:	da02      	bge.n	800b340 <floor+0xd0>
 800b33a:	2e14      	cmp	r6, #20
 800b33c:	d103      	bne.n	800b346 <floor+0xd6>
 800b33e:	3401      	adds	r4, #1
 800b340:	ea25 0507 	bic.w	r5, r5, r7
 800b344:	e7b7      	b.n	800b2b6 <floor+0x46>
 800b346:	2301      	movs	r3, #1
 800b348:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b34c:	fa03 f606 	lsl.w	r6, r3, r6
 800b350:	4435      	add	r5, r6
 800b352:	4545      	cmp	r5, r8
 800b354:	bf38      	it	cc
 800b356:	18e4      	addcc	r4, r4, r3
 800b358:	e7f2      	b.n	800b340 <floor+0xd0>
 800b35a:	2500      	movs	r5, #0
 800b35c:	462c      	mov	r4, r5
 800b35e:	e7aa      	b.n	800b2b6 <floor+0x46>
 800b360:	8800759c 	.word	0x8800759c
 800b364:	7e37e43c 	.word	0x7e37e43c
 800b368:	bff00000 	.word	0xbff00000
 800b36c:	000fffff 	.word	0x000fffff

0800b370 <scalbn>:
 800b370:	b570      	push	{r4, r5, r6, lr}
 800b372:	ec55 4b10 	vmov	r4, r5, d0
 800b376:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b37a:	4606      	mov	r6, r0
 800b37c:	462b      	mov	r3, r5
 800b37e:	b99a      	cbnz	r2, 800b3a8 <scalbn+0x38>
 800b380:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b384:	4323      	orrs	r3, r4
 800b386:	d036      	beq.n	800b3f6 <scalbn+0x86>
 800b388:	4b39      	ldr	r3, [pc, #228]	; (800b470 <scalbn+0x100>)
 800b38a:	4629      	mov	r1, r5
 800b38c:	ee10 0a10 	vmov	r0, s0
 800b390:	2200      	movs	r2, #0
 800b392:	f7f5 f951 	bl	8000638 <__aeabi_dmul>
 800b396:	4b37      	ldr	r3, [pc, #220]	; (800b474 <scalbn+0x104>)
 800b398:	429e      	cmp	r6, r3
 800b39a:	4604      	mov	r4, r0
 800b39c:	460d      	mov	r5, r1
 800b39e:	da10      	bge.n	800b3c2 <scalbn+0x52>
 800b3a0:	a32b      	add	r3, pc, #172	; (adr r3, 800b450 <scalbn+0xe0>)
 800b3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a6:	e03a      	b.n	800b41e <scalbn+0xae>
 800b3a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b3ac:	428a      	cmp	r2, r1
 800b3ae:	d10c      	bne.n	800b3ca <scalbn+0x5a>
 800b3b0:	ee10 2a10 	vmov	r2, s0
 800b3b4:	4620      	mov	r0, r4
 800b3b6:	4629      	mov	r1, r5
 800b3b8:	f7f4 ff88 	bl	80002cc <__adddf3>
 800b3bc:	4604      	mov	r4, r0
 800b3be:	460d      	mov	r5, r1
 800b3c0:	e019      	b.n	800b3f6 <scalbn+0x86>
 800b3c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b3c6:	460b      	mov	r3, r1
 800b3c8:	3a36      	subs	r2, #54	; 0x36
 800b3ca:	4432      	add	r2, r6
 800b3cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b3d0:	428a      	cmp	r2, r1
 800b3d2:	dd08      	ble.n	800b3e6 <scalbn+0x76>
 800b3d4:	2d00      	cmp	r5, #0
 800b3d6:	a120      	add	r1, pc, #128	; (adr r1, 800b458 <scalbn+0xe8>)
 800b3d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3dc:	da1c      	bge.n	800b418 <scalbn+0xa8>
 800b3de:	a120      	add	r1, pc, #128	; (adr r1, 800b460 <scalbn+0xf0>)
 800b3e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3e4:	e018      	b.n	800b418 <scalbn+0xa8>
 800b3e6:	2a00      	cmp	r2, #0
 800b3e8:	dd08      	ble.n	800b3fc <scalbn+0x8c>
 800b3ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b3ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b3f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b3f6:	ec45 4b10 	vmov	d0, r4, r5
 800b3fa:	bd70      	pop	{r4, r5, r6, pc}
 800b3fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b400:	da19      	bge.n	800b436 <scalbn+0xc6>
 800b402:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b406:	429e      	cmp	r6, r3
 800b408:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800b40c:	dd0a      	ble.n	800b424 <scalbn+0xb4>
 800b40e:	a112      	add	r1, pc, #72	; (adr r1, 800b458 <scalbn+0xe8>)
 800b410:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d1e2      	bne.n	800b3de <scalbn+0x6e>
 800b418:	a30f      	add	r3, pc, #60	; (adr r3, 800b458 <scalbn+0xe8>)
 800b41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b41e:	f7f5 f90b 	bl	8000638 <__aeabi_dmul>
 800b422:	e7cb      	b.n	800b3bc <scalbn+0x4c>
 800b424:	a10a      	add	r1, pc, #40	; (adr r1, 800b450 <scalbn+0xe0>)
 800b426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d0b8      	beq.n	800b3a0 <scalbn+0x30>
 800b42e:	a10e      	add	r1, pc, #56	; (adr r1, 800b468 <scalbn+0xf8>)
 800b430:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b434:	e7b4      	b.n	800b3a0 <scalbn+0x30>
 800b436:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b43a:	3236      	adds	r2, #54	; 0x36
 800b43c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b440:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b444:	4620      	mov	r0, r4
 800b446:	4b0c      	ldr	r3, [pc, #48]	; (800b478 <scalbn+0x108>)
 800b448:	2200      	movs	r2, #0
 800b44a:	e7e8      	b.n	800b41e <scalbn+0xae>
 800b44c:	f3af 8000 	nop.w
 800b450:	c2f8f359 	.word	0xc2f8f359
 800b454:	01a56e1f 	.word	0x01a56e1f
 800b458:	8800759c 	.word	0x8800759c
 800b45c:	7e37e43c 	.word	0x7e37e43c
 800b460:	8800759c 	.word	0x8800759c
 800b464:	fe37e43c 	.word	0xfe37e43c
 800b468:	c2f8f359 	.word	0xc2f8f359
 800b46c:	81a56e1f 	.word	0x81a56e1f
 800b470:	43500000 	.word	0x43500000
 800b474:	ffff3cb0 	.word	0xffff3cb0
 800b478:	3c900000 	.word	0x3c900000

0800b47c <_close>:
 800b47c:	4b02      	ldr	r3, [pc, #8]	; (800b488 <_close+0xc>)
 800b47e:	2258      	movs	r2, #88	; 0x58
 800b480:	601a      	str	r2, [r3, #0]
 800b482:	f04f 30ff 	mov.w	r0, #4294967295
 800b486:	4770      	bx	lr
 800b488:	20000a60 	.word	0x20000a60

0800b48c <_fstat>:
 800b48c:	4b02      	ldr	r3, [pc, #8]	; (800b498 <_fstat+0xc>)
 800b48e:	2258      	movs	r2, #88	; 0x58
 800b490:	601a      	str	r2, [r3, #0]
 800b492:	f04f 30ff 	mov.w	r0, #4294967295
 800b496:	4770      	bx	lr
 800b498:	20000a60 	.word	0x20000a60

0800b49c <_getpid>:
 800b49c:	4b02      	ldr	r3, [pc, #8]	; (800b4a8 <_getpid+0xc>)
 800b49e:	2258      	movs	r2, #88	; 0x58
 800b4a0:	601a      	str	r2, [r3, #0]
 800b4a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a6:	4770      	bx	lr
 800b4a8:	20000a60 	.word	0x20000a60

0800b4ac <_isatty>:
 800b4ac:	4b02      	ldr	r3, [pc, #8]	; (800b4b8 <_isatty+0xc>)
 800b4ae:	2258      	movs	r2, #88	; 0x58
 800b4b0:	601a      	str	r2, [r3, #0]
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	20000a60 	.word	0x20000a60

0800b4bc <_kill>:
 800b4bc:	4b02      	ldr	r3, [pc, #8]	; (800b4c8 <_kill+0xc>)
 800b4be:	2258      	movs	r2, #88	; 0x58
 800b4c0:	601a      	str	r2, [r3, #0]
 800b4c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c6:	4770      	bx	lr
 800b4c8:	20000a60 	.word	0x20000a60

0800b4cc <_lseek>:
 800b4cc:	4b02      	ldr	r3, [pc, #8]	; (800b4d8 <_lseek+0xc>)
 800b4ce:	2258      	movs	r2, #88	; 0x58
 800b4d0:	601a      	str	r2, [r3, #0]
 800b4d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d6:	4770      	bx	lr
 800b4d8:	20000a60 	.word	0x20000a60

0800b4dc <_read>:
 800b4dc:	4b02      	ldr	r3, [pc, #8]	; (800b4e8 <_read+0xc>)
 800b4de:	2258      	movs	r2, #88	; 0x58
 800b4e0:	601a      	str	r2, [r3, #0]
 800b4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4e6:	4770      	bx	lr
 800b4e8:	20000a60 	.word	0x20000a60

0800b4ec <_sbrk>:
 800b4ec:	4a04      	ldr	r2, [pc, #16]	; (800b500 <_sbrk+0x14>)
 800b4ee:	6811      	ldr	r1, [r2, #0]
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	b909      	cbnz	r1, 800b4f8 <_sbrk+0xc>
 800b4f4:	4903      	ldr	r1, [pc, #12]	; (800b504 <_sbrk+0x18>)
 800b4f6:	6011      	str	r1, [r2, #0]
 800b4f8:	6810      	ldr	r0, [r2, #0]
 800b4fa:	4403      	add	r3, r0
 800b4fc:	6013      	str	r3, [r2, #0]
 800b4fe:	4770      	bx	lr
 800b500:	20000a68 	.word	0x20000a68
 800b504:	20000a70 	.word	0x20000a70

0800b508 <_write>:
 800b508:	4b02      	ldr	r3, [pc, #8]	; (800b514 <_write+0xc>)
 800b50a:	2258      	movs	r2, #88	; 0x58
 800b50c:	601a      	str	r2, [r3, #0]
 800b50e:	f04f 30ff 	mov.w	r0, #4294967295
 800b512:	4770      	bx	lr
 800b514:	20000a60 	.word	0x20000a60

0800b518 <_exit>:
 800b518:	e7fe      	b.n	800b518 <_exit>
	...

0800b51c <_init>:
 800b51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b51e:	bf00      	nop
 800b520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b522:	bc08      	pop	{r3}
 800b524:	469e      	mov	lr, r3
 800b526:	4770      	bx	lr

0800b528 <_fini>:
 800b528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b52a:	bf00      	nop
 800b52c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b52e:	bc08      	pop	{r3}
 800b530:	469e      	mov	lr, r3
 800b532:	4770      	bx	lr
