5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd signed3.2.vcd -o signed3.2.cdd -v signed3.2.v
3 0 $root $root NA 0 0 1
3 0 main main signed3.2.v 1 26 1
2 1 5 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 830007 1 0 0 0 1 1 102
1 c 3 83000a 1 0 0 0 1 1 2
1 d 3 83000d 1 0 0 0 1 1 102
4 1 0 0
3 1 main.$u0 main.$u0 signed3.2.v 0 15 1
2 2 6 50008 1 0 20004 0 0 1 4 0
2 3 6 10001 0 1 400 0 0 a
2 4 6 10008 1 37 11006 2 3
2 5 7 50008 1 0 20004 0 0 1 4 0
2 6 7 10001 0 1 400 0 0 b
2 7 7 10008 1 37 6 5 6
2 8 8 50008 1 0 20004 0 0 1 4 0
2 9 8 10001 0 1 400 0 0 c
2 10 8 10008 1 37 6 8 9
2 11 9 50008 1 0 20004 0 0 1 4 0
2 12 9 10001 0 1 400 0 0 d
2 13 9 10008 1 37 6 11 12
2 14 10 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 15 10 10002 2 2c 22000a 14 0 32 2 aa aa aa aa aa aa aa aa
2 16 11 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 17 11 c000c 1 4d 20008 16 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 18 11 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 19 11 50005 1 4d 20008 18 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 20 11 5000e 1 13 20208 17 19 1 2 1002
2 21 11 10001 0 1 400 0 0 a
2 22 11 1000e 1 37 a 20 21
2 23 12 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 24 12 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 25 12 50005 1 4d 20008 24 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 26 12 5000e 1 13 20208 23 25 1 2 1002
2 27 12 10001 0 1 400 0 0 b
2 28 12 1000e 1 37 a 26 27
2 29 13 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 30 13 c000c 1 4d 20008 29 0 32 66 69aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 31 13 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 32 13 6000e 1 13 20204 30 31 1 2 102
2 33 13 10001 0 1 400 0 0 c
2 34 13 1000e 1 37 6 32 33
2 35 14 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 36 14 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 37 14 6000e 1 13 20208 35 36 1 2 1002
2 38 14 10001 0 1 400 0 0 d
2 39 14 1000e 1 37 a 37 38
4 39 0 0
4 34 39 39
4 28 34 34
4 22 28 28
4 15 22 0
4 13 15 15
4 10 13 13
4 7 10 10
4 4 7 7
3 1 main.$u1 main.$u1 signed3.2.v 0 24 1
