// Seed: 2049269605
module module_0;
  tri0 id_1;
  reg  id_2;
  reg  id_3;
  tri  id_4;
  assign id_3 = id_2;
  assign id_4 = 1 ~^ id_4;
  wand id_5 = 1;
  reg  id_6 = 1;
  always @(negedge 1 > id_1) begin
    id_6 = #(id_2) id_3 < id_4;
  end
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    output tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    output tri1 id_6,
    output wire id_7,
    input wand id_8,
    input wand id_9,
    output supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    output wand id_13,
    input tri id_14,
    output tri id_15,
    input supply0 id_16
    , id_22,
    input tri0 id_17,
    output wand id_18,
    output supply1 id_19,
    output tri id_20
);
  wire id_23;
  wire id_24;
  assign id_7 = 1'd0;
  wire id_25, id_26;
  module_0();
  assign id_25 = 1;
endmodule
