// Seed: 15829092
module module_0 (
    output supply1 id_0,
    output tri1 id_1
);
  assign id_1 = 1'b0 == id_3 << 1;
  assign module_1.id_10 = 0;
  wire id_4 = id_4.id_4;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wand id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input uwire id_8,
    input wire id_9,
    output tri0 id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    input wor id_14,
    output wand id_15,
    input tri0 id_16
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_10
  );
  assign id_15 = 1;
  assign id_10 = id_14 != id_9;
  assign id_3  = 1 ? 1 ==? id_9 && id_9 : 1;
  wire id_18;
  wire id_19;
  always @(posedge id_2) begin : LABEL_0
    id_10 = 1;
  end
  wire id_20;
  wire id_21;
  wire id_22;
  id_23 :
  assert property (@(posedge id_9 & id_9) 1)
  else $display;
  final $display(1);
endmodule
