
Stm32_startLearn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a14  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001bd0  08001bd0  00011bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c10  08001c10  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001c10  08001c10  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c10  08001c10  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c10  08001c10  00011c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c14  08001c14  00011c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001c18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001c24  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001c24  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006152  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001279  00000000  00000000  0002618e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c0  00000000  00000000  00027408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000518  00000000  00000000  000279c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027d41  00000000  00000000  00027ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006317  00000000  00000000  0004fc21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f40bf  00000000  00000000  00055f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00149ff7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000014dc  00000000  00000000  0014a04c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08001bb8 	.word	0x08001bb8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08001bb8 	.word	0x08001bb8

080001fc <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b08c      	sub	sp, #48	; 0x30
 8000200:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000202:	f107 031c 	add.w	r3, r7, #28
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000212:	4b68      	ldr	r3, [pc, #416]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000216:	4a67      	ldr	r2, [pc, #412]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000218:	f043 0304 	orr.w	r3, r3, #4
 800021c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800021e:	4b65      	ldr	r3, [pc, #404]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000222:	f003 0304 	and.w	r3, r3, #4
 8000226:	61bb      	str	r3, [r7, #24]
 8000228:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800022a:	4b62      	ldr	r3, [pc, #392]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 800022c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800022e:	4a61      	ldr	r2, [pc, #388]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000234:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000236:	4b5f      	ldr	r3, [pc, #380]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800023a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800023e:	617b      	str	r3, [r7, #20]
 8000240:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000242:	4b5c      	ldr	r3, [pc, #368]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000246:	4a5b      	ldr	r2, [pc, #364]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000248:	f043 0302 	orr.w	r3, r3, #2
 800024c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800024e:	4b59      	ldr	r3, [pc, #356]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000252:	f003 0302 	and.w	r3, r3, #2
 8000256:	613b      	str	r3, [r7, #16]
 8000258:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800025a:	4b56      	ldr	r3, [pc, #344]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 800025c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800025e:	4a55      	ldr	r2, [pc, #340]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000260:	f043 0308 	orr.w	r3, r3, #8
 8000264:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000266:	4b53      	ldr	r3, [pc, #332]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800026a:	f003 0308 	and.w	r3, r3, #8
 800026e:	60fb      	str	r3, [r7, #12]
 8000270:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000272:	4b50      	ldr	r3, [pc, #320]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000276:	4a4f      	ldr	r2, [pc, #316]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800027c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800027e:	4b4d      	ldr	r3, [pc, #308]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800028a:	f000 fdb9 	bl	8000e00 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800028e:	4b49      	ldr	r3, [pc, #292]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000292:	4a48      	ldr	r2, [pc, #288]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 8000294:	f043 0301 	orr.w	r3, r3, #1
 8000298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800029a:	4b46      	ldr	r3, [pc, #280]	; (80003b4 <MX_GPIO_Init+0x1b8>)
 800029c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800029e:	f003 0301 	and.w	r3, r3, #1
 80002a2:	607b      	str	r3, [r7, #4]
 80002a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80002a6:	2200      	movs	r2, #0
 80002a8:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80002ac:	4842      	ldr	r0, [pc, #264]	; (80003b8 <MX_GPIO_Init+0x1bc>)
 80002ae:	f000 fcb1 	bl	8000c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80002b2:	2200      	movs	r2, #0
 80002b4:	2120      	movs	r1, #32
 80002b6:	4841      	ldr	r0, [pc, #260]	; (80003bc <MX_GPIO_Init+0x1c0>)
 80002b8:	f000 fcac 	bl	8000c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002c2:	4b3f      	ldr	r3, [pc, #252]	; (80003c0 <MX_GPIO_Init+0x1c4>)
 80002c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c6:	2300      	movs	r3, #0
 80002c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002ca:	f107 031c 	add.w	r3, r7, #28
 80002ce:	4619      	mov	r1, r3
 80002d0:	483c      	ldr	r0, [pc, #240]	; (80003c4 <MX_GPIO_Init+0x1c8>)
 80002d2:	f000 fb0d 	bl	80008f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80002d6:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80002da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002dc:	2301      	movs	r3, #1
 80002de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e0:	2300      	movs	r3, #0
 80002e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e4:	2300      	movs	r3, #0
 80002e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002e8:	f107 031c 	add.w	r3, r7, #28
 80002ec:	4619      	mov	r1, r3
 80002ee:	4832      	ldr	r0, [pc, #200]	; (80003b8 <MX_GPIO_Init+0x1bc>)
 80002f0:	f000 fafe 	bl	80008f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80002f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80002f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002fa:	2302      	movs	r3, #2
 80002fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fe:	2300      	movs	r3, #0
 8000300:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000302:	2303      	movs	r3, #3
 8000304:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000306:	2307      	movs	r3, #7
 8000308:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800030a:	f107 031c 	add.w	r3, r7, #28
 800030e:	4619      	mov	r1, r3
 8000310:	482d      	ldr	r0, [pc, #180]	; (80003c8 <MX_GPIO_Init+0x1cc>)
 8000312:	f000 faed 	bl	80008f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000316:	2320      	movs	r3, #32
 8000318:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031a:	2301      	movs	r3, #1
 800031c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800031e:	2300      	movs	r3, #0
 8000320:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000322:	2300      	movs	r3, #0
 8000324:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000326:	f107 031c 	add.w	r3, r7, #28
 800032a:	4619      	mov	r1, r3
 800032c:	4823      	ldr	r0, [pc, #140]	; (80003bc <MX_GPIO_Init+0x1c0>)
 800032e:	f000 fadf 	bl	80008f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000332:	2340      	movs	r3, #64	; 0x40
 8000334:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000336:	2300      	movs	r3, #0
 8000338:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033a:	2300      	movs	r3, #0
 800033c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800033e:	f107 031c 	add.w	r3, r7, #28
 8000342:	4619      	mov	r1, r3
 8000344:	481d      	ldr	r0, [pc, #116]	; (80003bc <MX_GPIO_Init+0x1c0>)
 8000346:	f000 fad3 	bl	80008f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 800034a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800034e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000350:	2302      	movs	r3, #2
 8000352:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	2300      	movs	r3, #0
 8000356:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000358:	2303      	movs	r3, #3
 800035a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800035c:	2308      	movs	r3, #8
 800035e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000360:	f107 031c 	add.w	r3, r7, #28
 8000364:	4619      	mov	r1, r3
 8000366:	4815      	ldr	r0, [pc, #84]	; (80003bc <MX_GPIO_Init+0x1c0>)
 8000368:	f000 fac2 	bl	80008f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800036c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000370:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000372:	2302      	movs	r3, #2
 8000374:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000376:	2300      	movs	r3, #0
 8000378:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800037a:	2303      	movs	r3, #3
 800037c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800037e:	230a      	movs	r3, #10
 8000380:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000382:	f107 031c 	add.w	r3, r7, #28
 8000386:	4619      	mov	r1, r3
 8000388:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800038c:	f000 fab0 	bl	80008f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000390:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000394:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000396:	2300      	movs	r3, #0
 8000398:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039a:	2300      	movs	r3, #0
 800039c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800039e:	f107 031c 	add.w	r3, r7, #28
 80003a2:	4619      	mov	r1, r3
 80003a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003a8:	f000 faa2 	bl	80008f0 <HAL_GPIO_Init>

}
 80003ac:	bf00      	nop
 80003ae:	3730      	adds	r7, #48	; 0x30
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40021000 	.word	0x40021000
 80003b8:	48000400 	.word	0x48000400
 80003bc:	48001800 	.word	0x48001800
 80003c0:	10110000 	.word	0x10110000
 80003c4:	48000800 	.word	0x48000800
 80003c8:	48000c00 	.word	0x48000c00

080003cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003d0:	f000 f90f 	bl	80005f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003d4:	f000 f80e 	bl	80003f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003d8:	f7ff ff10 	bl	80001fc <MX_GPIO_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
  //  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80003dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003e0:	4803      	ldr	r0, [pc, #12]	; (80003f0 <main+0x24>)
 80003e2:	f000 fc2f 	bl	8000c44 <HAL_GPIO_TogglePin>
    HAL_Delay(200);
 80003e6:	20c8      	movs	r0, #200	; 0xc8
 80003e8:	f000 f978 	bl	80006dc <HAL_Delay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80003ec:	e7f6      	b.n	80003dc <main+0x10>
 80003ee:	bf00      	nop
 80003f0:	48000400 	.word	0x48000400

080003f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b096      	sub	sp, #88	; 0x58
 80003f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fa:	f107 0314 	add.w	r3, r7, #20
 80003fe:	2244      	movs	r2, #68	; 0x44
 8000400:	2100      	movs	r1, #0
 8000402:	4618      	mov	r0, r3
 8000404:	f001 fbd0 	bl	8001ba8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000408:	463b      	mov	r3, r7
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
 8000412:	60da      	str	r2, [r3, #12]
 8000414:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000416:	2000      	movs	r0, #0
 8000418:	f000 fc4e 	bl	8000cb8 <HAL_PWREx_ControlVoltageScaling>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000422:	f000 f838 	bl	8000496 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000426:	2302      	movs	r3, #2
 8000428:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800042a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800042e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000430:	2340      	movs	r3, #64	; 0x40
 8000432:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000434:	2302      	movs	r3, #2
 8000436:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000438:	2302      	movs	r3, #2
 800043a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 800043c:	2302      	movs	r3, #2
 800043e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000440:	231e      	movs	r3, #30
 8000442:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000444:	2302      	movs	r3, #2
 8000446:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000448:	2302      	movs	r3, #2
 800044a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800044c:	2302      	movs	r3, #2
 800044e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000450:	f107 0314 	add.w	r3, r7, #20
 8000454:	4618      	mov	r0, r3
 8000456:	f000 fce3 	bl	8000e20 <HAL_RCC_OscConfig>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000460:	f000 f819 	bl	8000496 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000464:	230f      	movs	r3, #15
 8000466:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000468:	2303      	movs	r3, #3
 800046a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800046c:	2300      	movs	r3, #0
 800046e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000474:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000476:	2300      	movs	r3, #0
 8000478:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800047a:	463b      	mov	r3, r7
 800047c:	2105      	movs	r1, #5
 800047e:	4618      	mov	r0, r3
 8000480:	f001 f8f4 	bl	800166c <HAL_RCC_ClockConfig>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800048a:	f000 f804 	bl	8000496 <Error_Handler>
  }
}
 800048e:	bf00      	nop
 8000490:	3758      	adds	r7, #88	; 0x58
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}

08000496 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000496:	b480      	push	{r7}
 8000498:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800049a:	b672      	cpsid	i
}
 800049c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800049e:	e7fe      	b.n	800049e <Error_Handler+0x8>

080004a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a6:	4b0f      	ldr	r3, [pc, #60]	; (80004e4 <HAL_MspInit+0x44>)
 80004a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004aa:	4a0e      	ldr	r2, [pc, #56]	; (80004e4 <HAL_MspInit+0x44>)
 80004ac:	f043 0301 	orr.w	r3, r3, #1
 80004b0:	6613      	str	r3, [r2, #96]	; 0x60
 80004b2:	4b0c      	ldr	r3, [pc, #48]	; (80004e4 <HAL_MspInit+0x44>)
 80004b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004b6:	f003 0301 	and.w	r3, r3, #1
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004be:	4b09      	ldr	r3, [pc, #36]	; (80004e4 <HAL_MspInit+0x44>)
 80004c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004c2:	4a08      	ldr	r2, [pc, #32]	; (80004e4 <HAL_MspInit+0x44>)
 80004c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004c8:	6593      	str	r3, [r2, #88]	; 0x58
 80004ca:	4b06      	ldr	r3, [pc, #24]	; (80004e4 <HAL_MspInit+0x44>)
 80004cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004d2:	603b      	str	r3, [r7, #0]
 80004d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004d6:	bf00      	nop
 80004d8:	370c      	adds	r7, #12
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	40021000 	.word	0x40021000

080004e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004ec:	e7fe      	b.n	80004ec <NMI_Handler+0x4>

080004ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004ee:	b480      	push	{r7}
 80004f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004f2:	e7fe      	b.n	80004f2 <HardFault_Handler+0x4>

080004f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004f8:	e7fe      	b.n	80004f8 <MemManage_Handler+0x4>

080004fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004fa:	b480      	push	{r7}
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004fe:	e7fe      	b.n	80004fe <BusFault_Handler+0x4>

08000500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000504:	e7fe      	b.n	8000504 <UsageFault_Handler+0x4>

08000506 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000506:	b480      	push	{r7}
 8000508:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800050a:	bf00      	nop
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr

08000514 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr

08000522 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000522:	b480      	push	{r7}
 8000524:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000526:	bf00      	nop
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000534:	f000 f8b2 	bl	800069c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000538:	bf00      	nop
 800053a:	bd80      	pop	{r7, pc}

0800053c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000540:	4b15      	ldr	r3, [pc, #84]	; (8000598 <SystemInit+0x5c>)
 8000542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000546:	4a14      	ldr	r2, [pc, #80]	; (8000598 <SystemInit+0x5c>)
 8000548:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800054c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000550:	4b12      	ldr	r3, [pc, #72]	; (800059c <SystemInit+0x60>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	4a11      	ldr	r2, [pc, #68]	; (800059c <SystemInit+0x60>)
 8000556:	f043 0301 	orr.w	r3, r3, #1
 800055a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <SystemInit+0x60>)
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000562:	4b0e      	ldr	r3, [pc, #56]	; (800059c <SystemInit+0x60>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a0d      	ldr	r2, [pc, #52]	; (800059c <SystemInit+0x60>)
 8000568:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800056c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000570:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000572:	4b0a      	ldr	r3, [pc, #40]	; (800059c <SystemInit+0x60>)
 8000574:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000578:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800057a:	4b08      	ldr	r3, [pc, #32]	; (800059c <SystemInit+0x60>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a07      	ldr	r2, [pc, #28]	; (800059c <SystemInit+0x60>)
 8000580:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000584:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000586:	4b05      	ldr	r3, [pc, #20]	; (800059c <SystemInit+0x60>)
 8000588:	2200      	movs	r2, #0
 800058a:	619a      	str	r2, [r3, #24]
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000ed00 	.word	0xe000ed00
 800059c:	40021000 	.word	0x40021000

080005a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005a4:	f7ff ffca 	bl	800053c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80005a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80005aa:	e003      	b.n	80005b4 <LoopCopyDataInit>

080005ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80005ac:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80005ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80005b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80005b2:	3104      	adds	r1, #4

080005b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80005b4:	480a      	ldr	r0, [pc, #40]	; (80005e0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80005b6:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80005b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005bc:	d3f6      	bcc.n	80005ac <CopyDataInit>
	ldr	r2, =_sbss
 80005be:	4a0a      	ldr	r2, [pc, #40]	; (80005e8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80005c0:	e002      	b.n	80005c8 <LoopFillZerobss>

080005c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005c4:	f842 3b04 	str.w	r3, [r2], #4

080005c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005c8:	4b08      	ldr	r3, [pc, #32]	; (80005ec <LoopForever+0x16>)
	cmp	r2, r3
 80005ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005cc:	d3f9      	bcc.n	80005c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005ce:	f001 fac7 	bl	8001b60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005d2:	f7ff fefb 	bl	80003cc <main>

080005d6 <LoopForever>:

LoopForever:
    b LoopForever
 80005d6:	e7fe      	b.n	80005d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005d8:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80005dc:	08001c18 	.word	0x08001c18
	ldr	r0, =_sdata
 80005e0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005e4:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80005e8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80005ec:	2000002c 	.word	0x2000002c

080005f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005f0:	e7fe      	b.n	80005f0 <ADC1_IRQHandler>

080005f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	b082      	sub	sp, #8
 80005f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80005f8:	2300      	movs	r3, #0
 80005fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005fc:	2003      	movs	r0, #3
 80005fe:	f000 f943 	bl	8000888 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000602:	2000      	movs	r0, #0
 8000604:	f000 f80e 	bl	8000624 <HAL_InitTick>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d002      	beq.n	8000614 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800060e:	2301      	movs	r3, #1
 8000610:	71fb      	strb	r3, [r7, #7]
 8000612:	e001      	b.n	8000618 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000614:	f7ff ff44 	bl	80004a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000618:	79fb      	ldrb	r3, [r7, #7]
}
 800061a:	4618      	mov	r0, r3
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800062c:	2300      	movs	r3, #0
 800062e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000630:	4b17      	ldr	r3, [pc, #92]	; (8000690 <HAL_InitTick+0x6c>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d023      	beq.n	8000680 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000638:	4b16      	ldr	r3, [pc, #88]	; (8000694 <HAL_InitTick+0x70>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	4b14      	ldr	r3, [pc, #80]	; (8000690 <HAL_InitTick+0x6c>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	4619      	mov	r1, r3
 8000642:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000646:	fbb3 f3f1 	udiv	r3, r3, r1
 800064a:	fbb2 f3f3 	udiv	r3, r2, r3
 800064e:	4618      	mov	r0, r3
 8000650:	f000 f941 	bl	80008d6 <HAL_SYSTICK_Config>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d10f      	bne.n	800067a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b0f      	cmp	r3, #15
 800065e:	d809      	bhi.n	8000674 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000660:	2200      	movs	r2, #0
 8000662:	6879      	ldr	r1, [r7, #4]
 8000664:	f04f 30ff 	mov.w	r0, #4294967295
 8000668:	f000 f919 	bl	800089e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800066c:	4a0a      	ldr	r2, [pc, #40]	; (8000698 <HAL_InitTick+0x74>)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	6013      	str	r3, [r2, #0]
 8000672:	e007      	b.n	8000684 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000674:	2301      	movs	r3, #1
 8000676:	73fb      	strb	r3, [r7, #15]
 8000678:	e004      	b.n	8000684 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	73fb      	strb	r3, [r7, #15]
 800067e:	e001      	b.n	8000684 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000680:	2301      	movs	r3, #1
 8000682:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000684:	7bfb      	ldrb	r3, [r7, #15]
}
 8000686:	4618      	mov	r0, r3
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000008 	.word	0x20000008
 8000694:	20000000 	.word	0x20000000
 8000698:	20000004 	.word	0x20000004

0800069c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <HAL_IncTick+0x20>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	461a      	mov	r2, r3
 80006a6:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <HAL_IncTick+0x24>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4413      	add	r3, r2
 80006ac:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <HAL_IncTick+0x24>)
 80006ae:	6013      	str	r3, [r2, #0]
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	20000008 	.word	0x20000008
 80006c0:	20000028 	.word	0x20000028

080006c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return uwTick;
 80006c8:	4b03      	ldr	r3, [pc, #12]	; (80006d8 <HAL_GetTick+0x14>)
 80006ca:	681b      	ldr	r3, [r3, #0]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	20000028 	.word	0x20000028

080006dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006e4:	f7ff ffee 	bl	80006c4 <HAL_GetTick>
 80006e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006f4:	d005      	beq.n	8000702 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80006f6:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <HAL_Delay+0x44>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	461a      	mov	r2, r3
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	4413      	add	r3, r2
 8000700:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000702:	bf00      	nop
 8000704:	f7ff ffde 	bl	80006c4 <HAL_GetTick>
 8000708:	4602      	mov	r2, r0
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	1ad3      	subs	r3, r2, r3
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	429a      	cmp	r2, r3
 8000712:	d8f7      	bhi.n	8000704 <HAL_Delay+0x28>
  {
  }
}
 8000714:	bf00      	nop
 8000716:	bf00      	nop
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	20000008 	.word	0x20000008

08000724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000724:	b480      	push	{r7}
 8000726:	b085      	sub	sp, #20
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f003 0307 	and.w	r3, r3, #7
 8000732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000734:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <__NVIC_SetPriorityGrouping+0x44>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800073a:	68ba      	ldr	r2, [r7, #8]
 800073c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000740:	4013      	ands	r3, r2
 8000742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800074c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000750:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000756:	4a04      	ldr	r2, [pc, #16]	; (8000768 <__NVIC_SetPriorityGrouping+0x44>)
 8000758:	68bb      	ldr	r3, [r7, #8]
 800075a:	60d3      	str	r3, [r2, #12]
}
 800075c:	bf00      	nop
 800075e:	3714      	adds	r7, #20
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000770:	4b04      	ldr	r3, [pc, #16]	; (8000784 <__NVIC_GetPriorityGrouping+0x18>)
 8000772:	68db      	ldr	r3, [r3, #12]
 8000774:	0a1b      	lsrs	r3, r3, #8
 8000776:	f003 0307 	and.w	r3, r3, #7
}
 800077a:	4618      	mov	r0, r3
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	e000ed00 	.word	0xe000ed00

08000788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	6039      	str	r1, [r7, #0]
 8000792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000798:	2b00      	cmp	r3, #0
 800079a:	db0a      	blt.n	80007b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	490c      	ldr	r1, [pc, #48]	; (80007d4 <__NVIC_SetPriority+0x4c>)
 80007a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a6:	0112      	lsls	r2, r2, #4
 80007a8:	b2d2      	uxtb	r2, r2
 80007aa:	440b      	add	r3, r1
 80007ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007b0:	e00a      	b.n	80007c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	4908      	ldr	r1, [pc, #32]	; (80007d8 <__NVIC_SetPriority+0x50>)
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	f003 030f 	and.w	r3, r3, #15
 80007be:	3b04      	subs	r3, #4
 80007c0:	0112      	lsls	r2, r2, #4
 80007c2:	b2d2      	uxtb	r2, r2
 80007c4:	440b      	add	r3, r1
 80007c6:	761a      	strb	r2, [r3, #24]
}
 80007c8:	bf00      	nop
 80007ca:	370c      	adds	r7, #12
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	e000e100 	.word	0xe000e100
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007dc:	b480      	push	{r7}
 80007de:	b089      	sub	sp, #36	; 0x24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	60f8      	str	r0, [r7, #12]
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	f003 0307 	and.w	r3, r3, #7
 80007ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f0:	69fb      	ldr	r3, [r7, #28]
 80007f2:	f1c3 0307 	rsb	r3, r3, #7
 80007f6:	2b04      	cmp	r3, #4
 80007f8:	bf28      	it	cs
 80007fa:	2304      	movcs	r3, #4
 80007fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	3304      	adds	r3, #4
 8000802:	2b06      	cmp	r3, #6
 8000804:	d902      	bls.n	800080c <NVIC_EncodePriority+0x30>
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	3b03      	subs	r3, #3
 800080a:	e000      	b.n	800080e <NVIC_EncodePriority+0x32>
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000810:	f04f 32ff 	mov.w	r2, #4294967295
 8000814:	69bb      	ldr	r3, [r7, #24]
 8000816:	fa02 f303 	lsl.w	r3, r2, r3
 800081a:	43da      	mvns	r2, r3
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	401a      	ands	r2, r3
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000824:	f04f 31ff 	mov.w	r1, #4294967295
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	fa01 f303 	lsl.w	r3, r1, r3
 800082e:	43d9      	mvns	r1, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000834:	4313      	orrs	r3, r2
         );
}
 8000836:	4618      	mov	r0, r3
 8000838:	3724      	adds	r7, #36	; 0x24
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
	...

08000844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3b01      	subs	r3, #1
 8000850:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000854:	d301      	bcc.n	800085a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000856:	2301      	movs	r3, #1
 8000858:	e00f      	b.n	800087a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800085a:	4a0a      	ldr	r2, [pc, #40]	; (8000884 <SysTick_Config+0x40>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	3b01      	subs	r3, #1
 8000860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000862:	210f      	movs	r1, #15
 8000864:	f04f 30ff 	mov.w	r0, #4294967295
 8000868:	f7ff ff8e 	bl	8000788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <SysTick_Config+0x40>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000872:	4b04      	ldr	r3, [pc, #16]	; (8000884 <SysTick_Config+0x40>)
 8000874:	2207      	movs	r2, #7
 8000876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000878:	2300      	movs	r3, #0
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	e000e010 	.word	0xe000e010

08000888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff ff47 	bl	8000724 <__NVIC_SetPriorityGrouping>
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b086      	sub	sp, #24
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	4603      	mov	r3, r0
 80008a6:	60b9      	str	r1, [r7, #8]
 80008a8:	607a      	str	r2, [r7, #4]
 80008aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008b0:	f7ff ff5c 	bl	800076c <__NVIC_GetPriorityGrouping>
 80008b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	68b9      	ldr	r1, [r7, #8]
 80008ba:	6978      	ldr	r0, [r7, #20]
 80008bc:	f7ff ff8e 	bl	80007dc <NVIC_EncodePriority>
 80008c0:	4602      	mov	r2, r0
 80008c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c6:	4611      	mov	r1, r2
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff ff5d 	bl	8000788 <__NVIC_SetPriority>
}
 80008ce:	bf00      	nop
 80008d0:	3718      	adds	r7, #24
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}

080008d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008d6:	b580      	push	{r7, lr}
 80008d8:	b082      	sub	sp, #8
 80008da:	af00      	add	r7, sp, #0
 80008dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff ffb0 	bl	8000844 <SysTick_Config>
 80008e4:	4603      	mov	r3, r0
}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
	...

080008f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b087      	sub	sp, #28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008fe:	e166      	b.n	8000bce <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	2101      	movs	r1, #1
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	fa01 f303 	lsl.w	r3, r1, r3
 800090c:	4013      	ands	r3, r2
 800090e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	2b00      	cmp	r3, #0
 8000914:	f000 8158 	beq.w	8000bc8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d00b      	beq.n	8000938 <HAL_GPIO_Init+0x48>
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	2b02      	cmp	r3, #2
 8000926:	d007      	beq.n	8000938 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800092c:	2b11      	cmp	r3, #17
 800092e:	d003      	beq.n	8000938 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	2b12      	cmp	r3, #18
 8000936:	d130      	bne.n	800099a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	2203      	movs	r2, #3
 8000944:	fa02 f303 	lsl.w	r3, r2, r3
 8000948:	43db      	mvns	r3, r3
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	4013      	ands	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	68da      	ldr	r2, [r3, #12]
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	4313      	orrs	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800096e:	2201      	movs	r2, #1
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	fa02 f303 	lsl.w	r3, r2, r3
 8000976:	43db      	mvns	r3, r3
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	4013      	ands	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	091b      	lsrs	r3, r3, #4
 8000984:	f003 0201 	and.w	r2, r3, #1
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	2203      	movs	r2, #3
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	43db      	mvns	r3, r3
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4013      	ands	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	689a      	ldr	r2, [r3, #8]
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d003      	beq.n	80009da <HAL_GPIO_Init+0xea>
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	2b12      	cmp	r3, #18
 80009d8:	d123      	bne.n	8000a22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	08da      	lsrs	r2, r3, #3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	3208      	adds	r2, #8
 80009e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	f003 0307 	and.w	r3, r3, #7
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	220f      	movs	r2, #15
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	43db      	mvns	r3, r3
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	4013      	ands	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	691a      	ldr	r2, [r3, #16]
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	f003 0307 	and.w	r3, r3, #7
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	08da      	lsrs	r2, r3, #3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3208      	adds	r2, #8
 8000a1c:	6939      	ldr	r1, [r7, #16]
 8000a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	2203      	movs	r2, #3
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	4013      	ands	r3, r2
 8000a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f003 0203 	and.w	r2, r3, #3
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	f000 80b2 	beq.w	8000bc8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a64:	4b61      	ldr	r3, [pc, #388]	; (8000bec <HAL_GPIO_Init+0x2fc>)
 8000a66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a68:	4a60      	ldr	r2, [pc, #384]	; (8000bec <HAL_GPIO_Init+0x2fc>)
 8000a6a:	f043 0301 	orr.w	r3, r3, #1
 8000a6e:	6613      	str	r3, [r2, #96]	; 0x60
 8000a70:	4b5e      	ldr	r3, [pc, #376]	; (8000bec <HAL_GPIO_Init+0x2fc>)
 8000a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a74:	f003 0301 	and.w	r3, r3, #1
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a7c:	4a5c      	ldr	r2, [pc, #368]	; (8000bf0 <HAL_GPIO_Init+0x300>)
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	089b      	lsrs	r3, r3, #2
 8000a82:	3302      	adds	r3, #2
 8000a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	f003 0303 	and.w	r3, r3, #3
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	220f      	movs	r2, #15
 8000a94:	fa02 f303 	lsl.w	r3, r2, r3
 8000a98:	43db      	mvns	r3, r3
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000aa6:	d02b      	beq.n	8000b00 <HAL_GPIO_Init+0x210>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a52      	ldr	r2, [pc, #328]	; (8000bf4 <HAL_GPIO_Init+0x304>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d025      	beq.n	8000afc <HAL_GPIO_Init+0x20c>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4a51      	ldr	r2, [pc, #324]	; (8000bf8 <HAL_GPIO_Init+0x308>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d01f      	beq.n	8000af8 <HAL_GPIO_Init+0x208>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	4a50      	ldr	r2, [pc, #320]	; (8000bfc <HAL_GPIO_Init+0x30c>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d019      	beq.n	8000af4 <HAL_GPIO_Init+0x204>
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4a4f      	ldr	r2, [pc, #316]	; (8000c00 <HAL_GPIO_Init+0x310>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d013      	beq.n	8000af0 <HAL_GPIO_Init+0x200>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a4e      	ldr	r2, [pc, #312]	; (8000c04 <HAL_GPIO_Init+0x314>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d00d      	beq.n	8000aec <HAL_GPIO_Init+0x1fc>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	4a4d      	ldr	r2, [pc, #308]	; (8000c08 <HAL_GPIO_Init+0x318>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d007      	beq.n	8000ae8 <HAL_GPIO_Init+0x1f8>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a4c      	ldr	r2, [pc, #304]	; (8000c0c <HAL_GPIO_Init+0x31c>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d101      	bne.n	8000ae4 <HAL_GPIO_Init+0x1f4>
 8000ae0:	2307      	movs	r3, #7
 8000ae2:	e00e      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000ae4:	2308      	movs	r3, #8
 8000ae6:	e00c      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000ae8:	2306      	movs	r3, #6
 8000aea:	e00a      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000aec:	2305      	movs	r3, #5
 8000aee:	e008      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000af0:	2304      	movs	r3, #4
 8000af2:	e006      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000af4:	2303      	movs	r3, #3
 8000af6:	e004      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000af8:	2302      	movs	r3, #2
 8000afa:	e002      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000afc:	2301      	movs	r3, #1
 8000afe:	e000      	b.n	8000b02 <HAL_GPIO_Init+0x212>
 8000b00:	2300      	movs	r3, #0
 8000b02:	697a      	ldr	r2, [r7, #20]
 8000b04:	f002 0203 	and.w	r2, r2, #3
 8000b08:	0092      	lsls	r2, r2, #2
 8000b0a:	4093      	lsls	r3, r2
 8000b0c:	693a      	ldr	r2, [r7, #16]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b12:	4937      	ldr	r1, [pc, #220]	; (8000bf0 <HAL_GPIO_Init+0x300>)
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	089b      	lsrs	r3, r3, #2
 8000b18:	3302      	adds	r3, #2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b20:	4b3b      	ldr	r3, [pc, #236]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	43db      	mvns	r3, r3
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d003      	beq.n	8000b44 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b44:	4a32      	ldr	r2, [pc, #200]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000b4a:	4b31      	ldr	r3, [pc, #196]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	43db      	mvns	r3, r3
 8000b54:	693a      	ldr	r2, [r7, #16]
 8000b56:	4013      	ands	r3, r2
 8000b58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	685b      	ldr	r3, [r3, #4]
 8000b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d003      	beq.n	8000b6e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b6e:	4a28      	ldr	r2, [pc, #160]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b74:	4b26      	ldr	r3, [pc, #152]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	43db      	mvns	r3, r3
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4013      	ands	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d003      	beq.n	8000b98 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	4313      	orrs	r3, r2
 8000b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b98:	4a1d      	ldr	r2, [pc, #116]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000b9a:	693b      	ldr	r3, [r7, #16]
 8000b9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b9e:	4b1c      	ldr	r3, [pc, #112]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	4013      	ands	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d003      	beq.n	8000bc2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000bc2:	4a13      	ldr	r2, [pc, #76]	; (8000c10 <HAL_GPIO_Init+0x320>)
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	681a      	ldr	r2, [r3, #0]
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	f47f ae91 	bne.w	8000900 <HAL_GPIO_Init+0x10>
  }
}
 8000bde:	bf00      	nop
 8000be0:	bf00      	nop
 8000be2:	371c      	adds	r7, #28
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	40010000 	.word	0x40010000
 8000bf4:	48000400 	.word	0x48000400
 8000bf8:	48000800 	.word	0x48000800
 8000bfc:	48000c00 	.word	0x48000c00
 8000c00:	48001000 	.word	0x48001000
 8000c04:	48001400 	.word	0x48001400
 8000c08:	48001800 	.word	0x48001800
 8000c0c:	48001c00 	.word	0x48001c00
 8000c10:	40010400 	.word	0x40010400

08000c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	807b      	strh	r3, [r7, #2]
 8000c20:	4613      	mov	r3, r2
 8000c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c24:	787b      	ldrb	r3, [r7, #1]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d003      	beq.n	8000c32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c2a:	887a      	ldrh	r2, [r7, #2]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c30:	e002      	b.n	8000c38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c32:	887a      	ldrh	r2, [r7, #2]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	695b      	ldr	r3, [r3, #20]
 8000c54:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c56:	887a      	ldrh	r2, [r7, #2]
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	041a      	lsls	r2, r3, #16
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	43d9      	mvns	r1, r3
 8000c62:	887b      	ldrh	r3, [r7, #2]
 8000c64:	400b      	ands	r3, r1
 8000c66:	431a      	orrs	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	619a      	str	r2, [r3, #24]
}
 8000c6c:	bf00      	nop
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c7c:	4b0d      	ldr	r3, [pc, #52]	; (8000cb4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c88:	d102      	bne.n	8000c90 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8000c8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c8e:	e00b      	b.n	8000ca8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c9e:	d102      	bne.n	8000ca6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8000ca0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ca4:	e000      	b.n	8000ca8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8000ca6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	40007000 	.word	0x40007000

08000cb8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d141      	bne.n	8000d4a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000cc6:	4b4b      	ldr	r3, [pc, #300]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000cd2:	d131      	bne.n	8000d38 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000cd4:	4b47      	ldr	r3, [pc, #284]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000cda:	4a46      	ldr	r2, [pc, #280]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ce0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ce4:	4b43      	ldr	r3, [pc, #268]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000cec:	4a41      	ldr	r2, [pc, #260]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cf2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000cf4:	4b40      	ldr	r3, [pc, #256]	; (8000df8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2232      	movs	r2, #50	; 0x32
 8000cfa:	fb02 f303 	mul.w	r3, r2, r3
 8000cfe:	4a3f      	ldr	r2, [pc, #252]	; (8000dfc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000d00:	fba2 2303 	umull	r2, r3, r2, r3
 8000d04:	0c9b      	lsrs	r3, r3, #18
 8000d06:	3301      	adds	r3, #1
 8000d08:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d0a:	e002      	b.n	8000d12 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d12:	4b38      	ldr	r3, [pc, #224]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d14:	695b      	ldr	r3, [r3, #20]
 8000d16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d1e:	d102      	bne.n	8000d26 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1f2      	bne.n	8000d0c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d26:	4b33      	ldr	r3, [pc, #204]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d32:	d158      	bne.n	8000de6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000d34:	2303      	movs	r3, #3
 8000d36:	e057      	b.n	8000de8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d38:	4b2e      	ldr	r3, [pc, #184]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d3e:	4a2d      	ldr	r2, [pc, #180]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d44:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000d48:	e04d      	b.n	8000de6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d50:	d141      	bne.n	8000dd6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d52:	4b28      	ldr	r3, [pc, #160]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d5e:	d131      	bne.n	8000dc4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000d60:	4b24      	ldr	r3, [pc, #144]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d66:	4a23      	ldr	r2, [pc, #140]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d70:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d78:	4a1e      	ldr	r2, [pc, #120]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000d7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000d80:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2232      	movs	r2, #50	; 0x32
 8000d86:	fb02 f303 	mul.w	r3, r2, r3
 8000d8a:	4a1c      	ldr	r2, [pc, #112]	; (8000dfc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d90:	0c9b      	lsrs	r3, r3, #18
 8000d92:	3301      	adds	r3, #1
 8000d94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d96:	e002      	b.n	8000d9e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d9e:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000da6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000daa:	d102      	bne.n	8000db2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d1f2      	bne.n	8000d98 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000db2:	4b10      	ldr	r3, [pc, #64]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000db4:	695b      	ldr	r3, [r3, #20]
 8000db6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000dbe:	d112      	bne.n	8000de6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e011      	b.n	8000de8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000dc4:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000dca:	4a0a      	ldr	r2, [pc, #40]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000dd4:	e007      	b.n	8000de6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000dd6:	4b07      	ldr	r3, [pc, #28]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000dde:	4a05      	ldr	r2, [pc, #20]	; (8000df4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000de0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000de4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000de6:	2300      	movs	r3, #0
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	40007000 	.word	0x40007000
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	431bde83 	.word	0x431bde83

08000e00 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8000e04:	4b05      	ldr	r3, [pc, #20]	; (8000e1c <HAL_PWREx_EnableVddIO2+0x1c>)
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	4a04      	ldr	r2, [pc, #16]	; (8000e1c <HAL_PWREx_EnableVddIO2+0x1c>)
 8000e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e0e:	6053      	str	r3, [r2, #4]
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	40007000 	.word	0x40007000

08000e20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d102      	bne.n	8000e34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	f000 bc16 	b.w	8001660 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e34:	4ba0      	ldr	r3, [pc, #640]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f003 030c 	and.w	r3, r3, #12
 8000e3c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e3e:	4b9e      	ldr	r3, [pc, #632]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	f003 0303 	and.w	r3, r3, #3
 8000e46:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 0310 	and.w	r3, r3, #16
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	f000 80e4 	beq.w	800101e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d007      	beq.n	8000e6c <HAL_RCC_OscConfig+0x4c>
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	2b0c      	cmp	r3, #12
 8000e60:	f040 808b 	bne.w	8000f7a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	f040 8087 	bne.w	8000f7a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e6c:	4b92      	ldr	r3, [pc, #584]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f003 0302 	and.w	r3, r3, #2
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d005      	beq.n	8000e84 <HAL_RCC_OscConfig+0x64>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d101      	bne.n	8000e84 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e3ed      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a1a      	ldr	r2, [r3, #32]
 8000e88:	4b8b      	ldr	r3, [pc, #556]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0308 	and.w	r3, r3, #8
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <HAL_RCC_OscConfig+0x7e>
 8000e94:	4b88      	ldr	r3, [pc, #544]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e9c:	e005      	b.n	8000eaa <HAL_RCC_OscConfig+0x8a>
 8000e9e:	4b86      	ldr	r3, [pc, #536]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ea4:	091b      	lsrs	r3, r3, #4
 8000ea6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d223      	bcs.n	8000ef6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6a1b      	ldr	r3, [r3, #32]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 fd92 	bl	80019dc <RCC_SetFlashLatencyFromMSIRange>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e3ce      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ec2:	4b7d      	ldr	r3, [pc, #500]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a7c      	ldr	r2, [pc, #496]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	6013      	str	r3, [r2, #0]
 8000ece:	4b7a      	ldr	r3, [pc, #488]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6a1b      	ldr	r3, [r3, #32]
 8000eda:	4977      	ldr	r1, [pc, #476]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000edc:	4313      	orrs	r3, r2
 8000ede:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ee0:	4b75      	ldr	r3, [pc, #468]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	69db      	ldr	r3, [r3, #28]
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	4972      	ldr	r1, [pc, #456]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	604b      	str	r3, [r1, #4]
 8000ef4:	e025      	b.n	8000f42 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ef6:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a6f      	ldr	r2, [pc, #444]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	4b6d      	ldr	r3, [pc, #436]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	496a      	ldr	r1, [pc, #424]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f10:	4313      	orrs	r3, r2
 8000f12:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f14:	4b68      	ldr	r3, [pc, #416]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	69db      	ldr	r3, [r3, #28]
 8000f20:	021b      	lsls	r3, r3, #8
 8000f22:	4965      	ldr	r1, [pc, #404]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f24:	4313      	orrs	r3, r2
 8000f26:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d109      	bne.n	8000f42 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a1b      	ldr	r3, [r3, #32]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 fd52 	bl	80019dc <RCC_SetFlashLatencyFromMSIRange>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e38e      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f42:	f000 fcbf 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 8000f46:	4602      	mov	r2, r0
 8000f48:	4b5b      	ldr	r3, [pc, #364]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	091b      	lsrs	r3, r3, #4
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	495a      	ldr	r1, [pc, #360]	; (80010bc <HAL_RCC_OscConfig+0x29c>)
 8000f54:	5ccb      	ldrb	r3, [r1, r3]
 8000f56:	f003 031f 	and.w	r3, r3, #31
 8000f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f5e:	4a58      	ldr	r2, [pc, #352]	; (80010c0 <HAL_RCC_OscConfig+0x2a0>)
 8000f60:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f62:	4b58      	ldr	r3, [pc, #352]	; (80010c4 <HAL_RCC_OscConfig+0x2a4>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fb5c 	bl	8000624 <HAL_InitTick>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d052      	beq.n	800101c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	e372      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d032      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f82:	4b4d      	ldr	r3, [pc, #308]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a4c      	ldr	r2, [pc, #304]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f8e:	f7ff fb99 	bl	80006c4 <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f94:	e008      	b.n	8000fa8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f96:	f7ff fb95 	bl	80006c4 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e35b      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000fa8:	4b43      	ldr	r3, [pc, #268]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d0f0      	beq.n	8000f96 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fb4:	4b40      	ldr	r3, [pc, #256]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a3f      	ldr	r2, [pc, #252]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fba:	f043 0308 	orr.w	r3, r3, #8
 8000fbe:	6013      	str	r3, [r2, #0]
 8000fc0:	4b3d      	ldr	r3, [pc, #244]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6a1b      	ldr	r3, [r3, #32]
 8000fcc:	493a      	ldr	r1, [pc, #232]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fd2:	4b39      	ldr	r3, [pc, #228]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	4935      	ldr	r1, [pc, #212]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	604b      	str	r3, [r1, #4]
 8000fe6:	e01a      	b.n	800101e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000fe8:	4b33      	ldr	r3, [pc, #204]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a32      	ldr	r2, [pc, #200]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8000fee:	f023 0301 	bic.w	r3, r3, #1
 8000ff2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000ff4:	f7ff fb66 	bl	80006c4 <HAL_GetTick>
 8000ff8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ffa:	e008      	b.n	800100e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ffc:	f7ff fb62 	bl	80006c4 <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d901      	bls.n	800100e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e328      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800100e:	4b2a      	ldr	r3, [pc, #168]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1f0      	bne.n	8000ffc <HAL_RCC_OscConfig+0x1dc>
 800101a:	e000      	b.n	800101e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800101c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	2b00      	cmp	r3, #0
 8001028:	d073      	beq.n	8001112 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	2b08      	cmp	r3, #8
 800102e:	d005      	beq.n	800103c <HAL_RCC_OscConfig+0x21c>
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	2b0c      	cmp	r3, #12
 8001034:	d10e      	bne.n	8001054 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	2b03      	cmp	r3, #3
 800103a:	d10b      	bne.n	8001054 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103c:	4b1e      	ldr	r3, [pc, #120]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d063      	beq.n	8001110 <HAL_RCC_OscConfig+0x2f0>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d15f      	bne.n	8001110 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	e305      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800105c:	d106      	bne.n	800106c <HAL_RCC_OscConfig+0x24c>
 800105e:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a15      	ldr	r2, [pc, #84]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	e01d      	b.n	80010a8 <HAL_RCC_OscConfig+0x288>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001074:	d10c      	bne.n	8001090 <HAL_RCC_OscConfig+0x270>
 8001076:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a0f      	ldr	r2, [pc, #60]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 800107c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a0c      	ldr	r2, [pc, #48]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800108c:	6013      	str	r3, [r2, #0]
 800108e:	e00b      	b.n	80010a8 <HAL_RCC_OscConfig+0x288>
 8001090:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a08      	ldr	r2, [pc, #32]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 8001096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800109a:	6013      	str	r3, [r2, #0]
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a05      	ldr	r2, [pc, #20]	; (80010b8 <HAL_RCC_OscConfig+0x298>)
 80010a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d01b      	beq.n	80010e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010b0:	f7ff fb08 	bl	80006c4 <HAL_GetTick>
 80010b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010b6:	e010      	b.n	80010da <HAL_RCC_OscConfig+0x2ba>
 80010b8:	40021000 	.word	0x40021000
 80010bc:	08001bd0 	.word	0x08001bd0
 80010c0:	20000000 	.word	0x20000000
 80010c4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010c8:	f7ff fafc 	bl	80006c4 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b64      	cmp	r3, #100	; 0x64
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e2c2      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010da:	4baf      	ldr	r3, [pc, #700]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0f0      	beq.n	80010c8 <HAL_RCC_OscConfig+0x2a8>
 80010e6:	e014      	b.n	8001112 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e8:	f7ff faec 	bl	80006c4 <HAL_GetTick>
 80010ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010ee:	e008      	b.n	8001102 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010f0:	f7ff fae8 	bl	80006c4 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	2b64      	cmp	r3, #100	; 0x64
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e2ae      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001102:	4ba5      	ldr	r3, [pc, #660]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f0      	bne.n	80010f0 <HAL_RCC_OscConfig+0x2d0>
 800110e:	e000      	b.n	8001112 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d060      	beq.n	80011e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	2b04      	cmp	r3, #4
 8001122:	d005      	beq.n	8001130 <HAL_RCC_OscConfig+0x310>
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	2b0c      	cmp	r3, #12
 8001128:	d119      	bne.n	800115e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2b02      	cmp	r3, #2
 800112e:	d116      	bne.n	800115e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001130:	4b99      	ldr	r3, [pc, #612]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001138:	2b00      	cmp	r3, #0
 800113a:	d005      	beq.n	8001148 <HAL_RCC_OscConfig+0x328>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e28b      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001148:	4b93      	ldr	r3, [pc, #588]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	691b      	ldr	r3, [r3, #16]
 8001154:	061b      	lsls	r3, r3, #24
 8001156:	4990      	ldr	r1, [pc, #576]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001158:	4313      	orrs	r3, r2
 800115a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800115c:	e040      	b.n	80011e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d023      	beq.n	80011ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001166:	4b8c      	ldr	r3, [pc, #560]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a8b      	ldr	r2, [pc, #556]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800116c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001172:	f7ff faa7 	bl	80006c4 <HAL_GetTick>
 8001176:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001178:	e008      	b.n	800118c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800117a:	f7ff faa3 	bl	80006c4 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d901      	bls.n	800118c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	e269      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800118c:	4b82      	ldr	r3, [pc, #520]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001194:	2b00      	cmp	r3, #0
 8001196:	d0f0      	beq.n	800117a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001198:	4b7f      	ldr	r3, [pc, #508]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	691b      	ldr	r3, [r3, #16]
 80011a4:	061b      	lsls	r3, r3, #24
 80011a6:	497c      	ldr	r1, [pc, #496]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80011a8:	4313      	orrs	r3, r2
 80011aa:	604b      	str	r3, [r1, #4]
 80011ac:	e018      	b.n	80011e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ae:	4b7a      	ldr	r3, [pc, #488]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a79      	ldr	r2, [pc, #484]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80011b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ba:	f7ff fa83 	bl	80006c4 <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011c0:	e008      	b.n	80011d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011c2:	f7ff fa7f 	bl	80006c4 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d901      	bls.n	80011d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e245      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011d4:	4b70      	ldr	r3, [pc, #448]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1f0      	bne.n	80011c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0308 	and.w	r3, r3, #8
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d03c      	beq.n	8001266 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d01c      	beq.n	800122e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011f4:	4b68      	ldr	r3, [pc, #416]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80011f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011fa:	4a67      	ldr	r2, [pc, #412]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001204:	f7ff fa5e 	bl	80006c4 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800120c:	f7ff fa5a 	bl	80006c4 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e220      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800121e:	4b5e      	ldr	r3, [pc, #376]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001220:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0ef      	beq.n	800120c <HAL_RCC_OscConfig+0x3ec>
 800122c:	e01b      	b.n	8001266 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800122e:	4b5a      	ldr	r3, [pc, #360]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001234:	4a58      	ldr	r2, [pc, #352]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001236:	f023 0301 	bic.w	r3, r3, #1
 800123a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800123e:	f7ff fa41 	bl	80006c4 <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001244:	e008      	b.n	8001258 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001246:	f7ff fa3d 	bl	80006c4 <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d901      	bls.n	8001258 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001254:	2303      	movs	r3, #3
 8001256:	e203      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001258:	4b4f      	ldr	r3, [pc, #316]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800125a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1ef      	bne.n	8001246 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	2b00      	cmp	r3, #0
 8001270:	f000 80a6 	beq.w	80013c0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001274:	2300      	movs	r3, #0
 8001276:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001278:	4b47      	ldr	r3, [pc, #284]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800127a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800127c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d10d      	bne.n	80012a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001284:	4b44      	ldr	r3, [pc, #272]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001288:	4a43      	ldr	r2, [pc, #268]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800128a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800128e:	6593      	str	r3, [r2, #88]	; 0x58
 8001290:	4b41      	ldr	r3, [pc, #260]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800129c:	2301      	movs	r3, #1
 800129e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012a0:	4b3e      	ldr	r3, [pc, #248]	; (800139c <HAL_RCC_OscConfig+0x57c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d118      	bne.n	80012de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012ac:	4b3b      	ldr	r3, [pc, #236]	; (800139c <HAL_RCC_OscConfig+0x57c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a3a      	ldr	r2, [pc, #232]	; (800139c <HAL_RCC_OscConfig+0x57c>)
 80012b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012b8:	f7ff fa04 	bl	80006c4 <HAL_GetTick>
 80012bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012be:	e008      	b.n	80012d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012c0:	f7ff fa00 	bl	80006c4 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d901      	bls.n	80012d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80012ce:	2303      	movs	r3, #3
 80012d0:	e1c6      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012d2:	4b32      	ldr	r3, [pc, #200]	; (800139c <HAL_RCC_OscConfig+0x57c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d0f0      	beq.n	80012c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d108      	bne.n	80012f8 <HAL_RCC_OscConfig+0x4d8>
 80012e6:	4b2c      	ldr	r3, [pc, #176]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80012e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012ec:	4a2a      	ldr	r2, [pc, #168]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80012f6:	e024      	b.n	8001342 <HAL_RCC_OscConfig+0x522>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	2b05      	cmp	r3, #5
 80012fe:	d110      	bne.n	8001322 <HAL_RCC_OscConfig+0x502>
 8001300:	4b25      	ldr	r3, [pc, #148]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001306:	4a24      	ldr	r2, [pc, #144]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001310:	4b21      	ldr	r3, [pc, #132]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001316:	4a20      	ldr	r2, [pc, #128]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001320:	e00f      	b.n	8001342 <HAL_RCC_OscConfig+0x522>
 8001322:	4b1d      	ldr	r3, [pc, #116]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001324:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001328:	4a1b      	ldr	r2, [pc, #108]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800132a:	f023 0301 	bic.w	r3, r3, #1
 800132e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001332:	4b19      	ldr	r3, [pc, #100]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 8001334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001338:	4a17      	ldr	r2, [pc, #92]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800133a:	f023 0304 	bic.w	r3, r3, #4
 800133e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d016      	beq.n	8001378 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800134a:	f7ff f9bb 	bl	80006c4 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001350:	e00a      	b.n	8001368 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001352:	f7ff f9b7 	bl	80006c4 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001360:	4293      	cmp	r3, r2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e17b      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001368:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <HAL_RCC_OscConfig+0x578>)
 800136a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d0ed      	beq.n	8001352 <HAL_RCC_OscConfig+0x532>
 8001376:	e01a      	b.n	80013ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001378:	f7ff f9a4 	bl	80006c4 <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800137e:	e00f      	b.n	80013a0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001380:	f7ff f9a0 	bl	80006c4 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	f241 3288 	movw	r2, #5000	; 0x1388
 800138e:	4293      	cmp	r3, r2
 8001390:	d906      	bls.n	80013a0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e164      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013a0:	4ba8      	ldr	r3, [pc, #672]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80013a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1e8      	bne.n	8001380 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80013ae:	7ffb      	ldrb	r3, [r7, #31]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d105      	bne.n	80013c0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013b4:	4ba3      	ldr	r3, [pc, #652]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80013b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b8:	4aa2      	ldr	r2, [pc, #648]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80013ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013be:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0320 	and.w	r3, r3, #32
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d03c      	beq.n	8001446 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d01c      	beq.n	800140e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80013d4:	4b9b      	ldr	r3, [pc, #620]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80013d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80013da:	4a9a      	ldr	r2, [pc, #616]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e4:	f7ff f96e 	bl	80006c4 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013ec:	f7ff f96a 	bl	80006c4 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e130      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80013fe:	4b91      	ldr	r3, [pc, #580]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001400:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0ef      	beq.n	80013ec <HAL_RCC_OscConfig+0x5cc>
 800140c:	e01b      	b.n	8001446 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800140e:	4b8d      	ldr	r3, [pc, #564]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001410:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001414:	4a8b      	ldr	r2, [pc, #556]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001416:	f023 0301 	bic.w	r3, r3, #1
 800141a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800141e:	f7ff f951 	bl	80006c4 <HAL_GetTick>
 8001422:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001424:	e008      	b.n	8001438 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001426:	f7ff f94d 	bl	80006c4 <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e113      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001438:	4b82      	ldr	r3, [pc, #520]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 800143a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1ef      	bne.n	8001426 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144a:	2b00      	cmp	r3, #0
 800144c:	f000 8107 	beq.w	800165e <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001454:	2b02      	cmp	r3, #2
 8001456:	f040 80cb 	bne.w	80015f0 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800145a:	4b7a      	ldr	r3, [pc, #488]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	f003 0203 	and.w	r2, r3, #3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146a:	429a      	cmp	r2, r3
 800146c:	d12c      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001478:	3b01      	subs	r3, #1
 800147a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800147c:	429a      	cmp	r2, r3
 800147e:	d123      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800148a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800148c:	429a      	cmp	r2, r3
 800148e:	d11b      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800149a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800149c:	429a      	cmp	r2, r3
 800149e:	d113      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014aa:	085b      	lsrs	r3, r3, #1
 80014ac:	3b01      	subs	r3, #1
 80014ae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d109      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	085b      	lsrs	r3, r3, #1
 80014c0:	3b01      	subs	r3, #1
 80014c2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d06d      	beq.n	80015a4 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	2b0c      	cmp	r3, #12
 80014cc:	d068      	beq.n	80015a0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014ce:	4b5d      	ldr	r3, [pc, #372]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d105      	bne.n	80014e6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80014da:	4b5a      	ldr	r3, [pc, #360]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e0ba      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80014ea:	4b56      	ldr	r3, [pc, #344]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a55      	ldr	r2, [pc, #340]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80014f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014f4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014f6:	f7ff f8e5 	bl	80006c4 <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014fe:	f7ff f8e1 	bl	80006c4 <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e0a7      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001510:	4b4c      	ldr	r3, [pc, #304]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1f0      	bne.n	80014fe <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800151c:	4b49      	ldr	r3, [pc, #292]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	4b49      	ldr	r3, [pc, #292]	; (8001648 <HAL_RCC_OscConfig+0x828>)
 8001522:	4013      	ands	r3, r2
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800152c:	3a01      	subs	r2, #1
 800152e:	0112      	lsls	r2, r2, #4
 8001530:	4311      	orrs	r1, r2
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001536:	0212      	lsls	r2, r2, #8
 8001538:	4311      	orrs	r1, r2
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800153e:	0852      	lsrs	r2, r2, #1
 8001540:	3a01      	subs	r2, #1
 8001542:	0552      	lsls	r2, r2, #21
 8001544:	4311      	orrs	r1, r2
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800154a:	0852      	lsrs	r2, r2, #1
 800154c:	3a01      	subs	r2, #1
 800154e:	0652      	lsls	r2, r2, #25
 8001550:	4311      	orrs	r1, r2
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001556:	06d2      	lsls	r2, r2, #27
 8001558:	430a      	orrs	r2, r1
 800155a:	493a      	ldr	r1, [pc, #232]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 800155c:	4313      	orrs	r3, r2
 800155e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001560:	4b38      	ldr	r3, [pc, #224]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a37      	ldr	r2, [pc, #220]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001566:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800156a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800156c:	4b35      	ldr	r3, [pc, #212]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	4a34      	ldr	r2, [pc, #208]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001572:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001576:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001578:	f7ff f8a4 	bl	80006c4 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001580:	f7ff f8a0 	bl	80006c4 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e066      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001592:	4b2c      	ldr	r3, [pc, #176]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f0      	beq.n	8001580 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800159e:	e05e      	b.n	800165e <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e05d      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015a4:	4b27      	ldr	r3, [pc, #156]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d156      	bne.n	800165e <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80015b0:	4b24      	ldr	r3, [pc, #144]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a23      	ldr	r2, [pc, #140]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015bc:	4b21      	ldr	r3, [pc, #132]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	4a20      	ldr	r2, [pc, #128]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80015c8:	f7ff f87c 	bl	80006c4 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d0:	f7ff f878 	bl	80006c4 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e03e      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015e2:	4b18      	ldr	r3, [pc, #96]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0f0      	beq.n	80015d0 <HAL_RCC_OscConfig+0x7b0>
 80015ee:	e036      	b.n	800165e <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	2b0c      	cmp	r3, #12
 80015f4:	d031      	beq.n	800165a <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f6:	4b13      	ldr	r3, [pc, #76]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a12      	ldr	r2, [pc, #72]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 80015fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001600:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001602:	4b10      	ldr	r3, [pc, #64]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d105      	bne.n	800161a <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800160e:	4b0d      	ldr	r3, [pc, #52]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	4a0c      	ldr	r2, [pc, #48]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001614:	f023 0303 	bic.w	r3, r3, #3
 8001618:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800161a:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	4a09      	ldr	r2, [pc, #36]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 8001620:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001624:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001628:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162a:	f7ff f84b 	bl	80006c4 <HAL_GetTick>
 800162e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001630:	e00c      	b.n	800164c <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001632:	f7ff f847 	bl	80006c4 <HAL_GetTick>
 8001636:	4602      	mov	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d905      	bls.n	800164c <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e00d      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
 8001644:	40021000 	.word	0x40021000
 8001648:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <HAL_RCC_OscConfig+0x848>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1ec      	bne.n	8001632 <HAL_RCC_OscConfig+0x812>
 8001658:	e001      	b.n	800165e <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e000      	b.n	8001660 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800165e:	2300      	movs	r3, #0
}
 8001660:	4618      	mov	r0, r3
 8001662:	3720      	adds	r7, #32
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40021000 	.word	0x40021000

0800166c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d101      	bne.n	8001684 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e10f      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001684:	4b89      	ldr	r3, [pc, #548]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d910      	bls.n	80016b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	4b86      	ldr	r3, [pc, #536]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f023 020f 	bic.w	r2, r3, #15
 800169a:	4984      	ldr	r1, [pc, #528]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	4313      	orrs	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a2:	4b82      	ldr	r3, [pc, #520]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 030f 	and.w	r3, r3, #15
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e0f7      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b00      	cmp	r3, #0
 80016be:	f000 8089 	beq.w	80017d4 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b03      	cmp	r3, #3
 80016c8:	d133      	bne.n	8001732 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ca:	4b79      	ldr	r3, [pc, #484]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e0e4      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80016da:	f000 f9d9 	bl	8001a90 <RCC_GetSysClockFreqFromPLLSource>
 80016de:	4603      	mov	r3, r0
 80016e0:	4a74      	ldr	r2, [pc, #464]	; (80018b4 <HAL_RCC_ClockConfig+0x248>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d955      	bls.n	8001792 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80016e6:	4b72      	ldr	r3, [pc, #456]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d10a      	bne.n	8001708 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80016f2:	4b6f      	ldr	r3, [pc, #444]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016fa:	4a6d      	ldr	r2, [pc, #436]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80016fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001700:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001702:	2380      	movs	r3, #128	; 0x80
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	e044      	b.n	8001792 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0302 	and.w	r3, r3, #2
 8001710:	2b00      	cmp	r3, #0
 8001712:	d03e      	beq.n	8001792 <HAL_RCC_ClockConfig+0x126>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d13a      	bne.n	8001792 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800171c:	4b64      	ldr	r3, [pc, #400]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001724:	4a62      	ldr	r2, [pc, #392]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001726:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800172a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800172c:	2380      	movs	r3, #128	; 0x80
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	e02f      	b.n	8001792 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800173a:	4b5d      	ldr	r3, [pc, #372]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d115      	bne.n	8001772 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e0ac      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d107      	bne.n	8001762 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001752:	4b57      	ldr	r3, [pc, #348]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d109      	bne.n	8001772 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e0a0      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001762:	4b53      	ldr	r3, [pc, #332]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e098      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001772:	f000 f8a7 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 8001776:	4603      	mov	r3, r0
 8001778:	4a4e      	ldr	r2, [pc, #312]	; (80018b4 <HAL_RCC_ClockConfig+0x248>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d909      	bls.n	8001792 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800177e:	4b4c      	ldr	r3, [pc, #304]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001786:	4a4a      	ldr	r2, [pc, #296]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800178c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800178e:	2380      	movs	r3, #128	; 0x80
 8001790:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001792:	4b47      	ldr	r3, [pc, #284]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f023 0203 	bic.w	r2, r3, #3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	4944      	ldr	r1, [pc, #272]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80017a0:	4313      	orrs	r3, r2
 80017a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017a4:	f7fe ff8e 	bl	80006c4 <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017aa:	e00a      	b.n	80017c2 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ac:	f7fe ff8a 	bl	80006c4 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e070      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017c2:	4b3b      	ldr	r3, [pc, #236]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f003 020c 	and.w	r2, r3, #12
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d1eb      	bne.n	80017ac <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d009      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e0:	4b33      	ldr	r3, [pc, #204]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	4930      	ldr	r1, [pc, #192]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	608b      	str	r3, [r1, #8]
 80017f2:	e008      	b.n	8001806 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	2b80      	cmp	r3, #128	; 0x80
 80017f8:	d105      	bne.n	8001806 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80017fa:	4b2d      	ldr	r3, [pc, #180]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	4a2c      	ldr	r2, [pc, #176]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001800:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001804:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001806:	4b29      	ldr	r3, [pc, #164]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 030f 	and.w	r3, r3, #15
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	429a      	cmp	r2, r3
 8001812:	d210      	bcs.n	8001836 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001814:	4b25      	ldr	r3, [pc, #148]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f023 020f 	bic.w	r2, r3, #15
 800181c:	4923      	ldr	r1, [pc, #140]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	4313      	orrs	r3, r2
 8001822:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001824:	4b21      	ldr	r3, [pc, #132]	; (80018ac <HAL_RCC_ClockConfig+0x240>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 030f 	and.w	r3, r3, #15
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	429a      	cmp	r2, r3
 8001830:	d001      	beq.n	8001836 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e036      	b.n	80018a4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	2b00      	cmp	r3, #0
 8001840:	d008      	beq.n	8001854 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001842:	4b1b      	ldr	r3, [pc, #108]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	4918      	ldr	r1, [pc, #96]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001850:	4313      	orrs	r3, r2
 8001852:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0308 	and.w	r3, r3, #8
 800185c:	2b00      	cmp	r3, #0
 800185e:	d009      	beq.n	8001874 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001860:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	4910      	ldr	r1, [pc, #64]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 8001870:	4313      	orrs	r3, r2
 8001872:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001874:	f000 f826 	bl	80018c4 <HAL_RCC_GetSysClockFreq>
 8001878:	4602      	mov	r2, r0
 800187a:	4b0d      	ldr	r3, [pc, #52]	; (80018b0 <HAL_RCC_ClockConfig+0x244>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	091b      	lsrs	r3, r3, #4
 8001880:	f003 030f 	and.w	r3, r3, #15
 8001884:	490c      	ldr	r1, [pc, #48]	; (80018b8 <HAL_RCC_ClockConfig+0x24c>)
 8001886:	5ccb      	ldrb	r3, [r1, r3]
 8001888:	f003 031f 	and.w	r3, r3, #31
 800188c:	fa22 f303 	lsr.w	r3, r2, r3
 8001890:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <HAL_RCC_ClockConfig+0x250>)
 8001892:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001894:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <HAL_RCC_ClockConfig+0x254>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fec3 	bl	8000624 <HAL_InitTick>
 800189e:	4603      	mov	r3, r0
 80018a0:	73fb      	strb	r3, [r7, #15]

  return status;
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40022000 	.word	0x40022000
 80018b0:	40021000 	.word	0x40021000
 80018b4:	04c4b400 	.word	0x04c4b400
 80018b8:	08001bd0 	.word	0x08001bd0
 80018bc:	20000000 	.word	0x20000000
 80018c0:	20000004 	.word	0x20000004

080018c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	; 0x24
 80018c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
 80018ce:	2300      	movs	r3, #0
 80018d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018d2:	4b3e      	ldr	r3, [pc, #248]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 030c 	and.w	r3, r3, #12
 80018da:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018dc:	4b3b      	ldr	r3, [pc, #236]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d005      	beq.n	80018f8 <HAL_RCC_GetSysClockFreq+0x34>
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	2b0c      	cmp	r3, #12
 80018f0:	d121      	bne.n	8001936 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d11e      	bne.n	8001936 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80018f8:	4b34      	ldr	r3, [pc, #208]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0308 	and.w	r3, r3, #8
 8001900:	2b00      	cmp	r3, #0
 8001902:	d107      	bne.n	8001914 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001904:	4b31      	ldr	r3, [pc, #196]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 8001906:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800190a:	0a1b      	lsrs	r3, r3, #8
 800190c:	f003 030f 	and.w	r3, r3, #15
 8001910:	61fb      	str	r3, [r7, #28]
 8001912:	e005      	b.n	8001920 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001914:	4b2d      	ldr	r3, [pc, #180]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	091b      	lsrs	r3, r3, #4
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001920:	4a2b      	ldr	r2, [pc, #172]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001928:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10d      	bne.n	800194c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001934:	e00a      	b.n	800194c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	2b04      	cmp	r3, #4
 800193a:	d102      	bne.n	8001942 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800193c:	4b25      	ldr	r3, [pc, #148]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800193e:	61bb      	str	r3, [r7, #24]
 8001940:	e004      	b.n	800194c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	2b08      	cmp	r3, #8
 8001946:	d101      	bne.n	800194c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001948:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x114>)
 800194a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	2b0c      	cmp	r3, #12
 8001950:	d134      	bne.n	80019bc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001952:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	2b02      	cmp	r3, #2
 8001960:	d003      	beq.n	800196a <HAL_RCC_GetSysClockFreq+0xa6>
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	2b03      	cmp	r3, #3
 8001966:	d003      	beq.n	8001970 <HAL_RCC_GetSysClockFreq+0xac>
 8001968:	e005      	b.n	8001976 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800196a:	4b1a      	ldr	r3, [pc, #104]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800196c:	617b      	str	r3, [r7, #20]
      break;
 800196e:	e005      	b.n	800197c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001970:	4b19      	ldr	r3, [pc, #100]	; (80019d8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001972:	617b      	str	r3, [r7, #20]
      break;
 8001974:	e002      	b.n	800197c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	617b      	str	r3, [r7, #20]
      break;
 800197a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800197c:	4b13      	ldr	r3, [pc, #76]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	091b      	lsrs	r3, r3, #4
 8001982:	f003 030f 	and.w	r3, r3, #15
 8001986:	3301      	adds	r3, #1
 8001988:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	0a1b      	lsrs	r3, r3, #8
 8001990:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	fb02 f203 	mul.w	r2, r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019a2:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <HAL_RCC_GetSysClockFreq+0x108>)
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	0e5b      	lsrs	r3, r3, #25
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	3301      	adds	r3, #1
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80019bc:	69bb      	ldr	r3, [r7, #24]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	; 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
 80019d0:	08001be0 	.word	0x08001be0
 80019d4:	00f42400 	.word	0x00f42400
 80019d8:	007a1200 	.word	0x007a1200

080019dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80019e4:	2300      	movs	r3, #0
 80019e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80019e8:	4b27      	ldr	r3, [pc, #156]	; (8001a88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80019ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d003      	beq.n	80019fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80019f4:	f7ff f940 	bl	8000c78 <HAL_PWREx_GetVoltageRange>
 80019f8:	6178      	str	r0, [r7, #20]
 80019fa:	e014      	b.n	8001a26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019fc:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80019fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a00:	4a21      	ldr	r2, [pc, #132]	; (8001a88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001a02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a06:	6593      	str	r3, [r2, #88]	; 0x58
 8001a08:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001a14:	f7ff f930 	bl	8000c78 <HAL_PWREx_GetVoltageRange>
 8001a18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	; (8001a88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1e:	4a1a      	ldr	r2, [pc, #104]	; (8001a88 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001a20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a24:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a2c:	d10b      	bne.n	8001a46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b80      	cmp	r3, #128	; 0x80
 8001a32:	d913      	bls.n	8001a5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2ba0      	cmp	r3, #160	; 0xa0
 8001a38:	d902      	bls.n	8001a40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	e00d      	b.n	8001a5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a40:	2301      	movs	r3, #1
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	e00a      	b.n	8001a5c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b7f      	cmp	r3, #127	; 0x7f
 8001a4a:	d902      	bls.n	8001a52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	e004      	b.n	8001a5c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2b70      	cmp	r3, #112	; 0x70
 8001a56:	d101      	bne.n	8001a5c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a58:	2301      	movs	r3, #1
 8001a5a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f023 020f 	bic.w	r2, r3, #15
 8001a64:	4909      	ldr	r1, [pc, #36]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 030f 	and.w	r3, r3, #15
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d001      	beq.n	8001a7e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40022000 	.word	0x40022000

08001a90 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8001a9a:	4b2d      	ldr	r3, [pc, #180]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	f003 0303 	and.w	r3, r3, #3
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d118      	bne.n	8001ad8 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001aa6:	4b2a      	ldr	r3, [pc, #168]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0308 	and.w	r3, r3, #8
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d107      	bne.n	8001ac2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ab2:	4b27      	ldr	r3, [pc, #156]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	e005      	b.n	8001ace <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ac2:	4b23      	ldr	r3, [pc, #140]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	091b      	lsrs	r3, r3, #4
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ace:	4a21      	ldr	r2, [pc, #132]	; (8001b54 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad6:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ad8:	4b1d      	ldr	r3, [pc, #116]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	f003 0303 	and.w	r3, r3, #3
 8001ae0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d003      	beq.n	8001af0 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2b03      	cmp	r3, #3
 8001aec:	d003      	beq.n	8001af6 <RCC_GetSysClockFreqFromPLLSource+0x66>
 8001aee:	e005      	b.n	8001afc <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001af0:	4b19      	ldr	r3, [pc, #100]	; (8001b58 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001af2:	613b      	str	r3, [r7, #16]
    break;
 8001af4:	e005      	b.n	8001b02 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001af6:	4b19      	ldr	r3, [pc, #100]	; (8001b5c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001af8:	613b      	str	r3, [r7, #16]
    break;
 8001afa:	e002      	b.n	8001b02 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	613b      	str	r3, [r7, #16]
    break;
 8001b00:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b02:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	091b      	lsrs	r3, r3, #4
 8001b08:	f003 030f 	and.w	r3, r3, #15
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	0a1b      	lsrs	r3, r3, #8
 8001b16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	fb02 f203 	mul.w	r2, r2, r3
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b26:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b28:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	0e5b      	lsrs	r3, r3, #25
 8001b2e:	f003 0303 	and.w	r3, r3, #3
 8001b32:	3301      	adds	r3, #1
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b40:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001b42:	683b      	ldr	r3, [r7, #0]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	371c      	adds	r7, #28
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	40021000 	.word	0x40021000
 8001b54:	08001be0 	.word	0x08001be0
 8001b58:	00f42400 	.word	0x00f42400
 8001b5c:	007a1200 	.word	0x007a1200

08001b60 <__libc_init_array>:
 8001b60:	b570      	push	{r4, r5, r6, lr}
 8001b62:	4d0d      	ldr	r5, [pc, #52]	; (8001b98 <__libc_init_array+0x38>)
 8001b64:	4c0d      	ldr	r4, [pc, #52]	; (8001b9c <__libc_init_array+0x3c>)
 8001b66:	1b64      	subs	r4, r4, r5
 8001b68:	10a4      	asrs	r4, r4, #2
 8001b6a:	2600      	movs	r6, #0
 8001b6c:	42a6      	cmp	r6, r4
 8001b6e:	d109      	bne.n	8001b84 <__libc_init_array+0x24>
 8001b70:	4d0b      	ldr	r5, [pc, #44]	; (8001ba0 <__libc_init_array+0x40>)
 8001b72:	4c0c      	ldr	r4, [pc, #48]	; (8001ba4 <__libc_init_array+0x44>)
 8001b74:	f000 f820 	bl	8001bb8 <_init>
 8001b78:	1b64      	subs	r4, r4, r5
 8001b7a:	10a4      	asrs	r4, r4, #2
 8001b7c:	2600      	movs	r6, #0
 8001b7e:	42a6      	cmp	r6, r4
 8001b80:	d105      	bne.n	8001b8e <__libc_init_array+0x2e>
 8001b82:	bd70      	pop	{r4, r5, r6, pc}
 8001b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b88:	4798      	blx	r3
 8001b8a:	3601      	adds	r6, #1
 8001b8c:	e7ee      	b.n	8001b6c <__libc_init_array+0xc>
 8001b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b92:	4798      	blx	r3
 8001b94:	3601      	adds	r6, #1
 8001b96:	e7f2      	b.n	8001b7e <__libc_init_array+0x1e>
 8001b98:	08001c10 	.word	0x08001c10
 8001b9c:	08001c10 	.word	0x08001c10
 8001ba0:	08001c10 	.word	0x08001c10
 8001ba4:	08001c14 	.word	0x08001c14

08001ba8 <memset>:
 8001ba8:	4402      	add	r2, r0
 8001baa:	4603      	mov	r3, r0
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d100      	bne.n	8001bb2 <memset+0xa>
 8001bb0:	4770      	bx	lr
 8001bb2:	f803 1b01 	strb.w	r1, [r3], #1
 8001bb6:	e7f9      	b.n	8001bac <memset+0x4>

08001bb8 <_init>:
 8001bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bba:	bf00      	nop
 8001bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bbe:	bc08      	pop	{r3}
 8001bc0:	469e      	mov	lr, r3
 8001bc2:	4770      	bx	lr

08001bc4 <_fini>:
 8001bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bc6:	bf00      	nop
 8001bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bca:	bc08      	pop	{r3}
 8001bcc:	469e      	mov	lr, r3
 8001bce:	4770      	bx	lr
