{
    "Citedpaper": [
        {
            "ArticleName": "Lan Gao , Rui Wang , Yunlong Xu , Hailong Yang , Zhongzhi Luan , Depei Qian , Han Zhang , Jihong Cai, SRAM- and STT-RAM-based hybrid, shared last-level cache for on-chip CPU---GPU heterogeneous architectures, The Journal of Supercomputing, v.74 n.7, p.3388-3414, July 2018", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3239156"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 14, 
        "Downloads_6Weeks": 1, 
        "Downloads_cumulative": 14, 
        "CitationCount": 1
    }, 
    "Title": "OSCAR: orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures", 
    "Abstract": "As we integrate data-parallel GPUs with general-purpose CPUs on a single chip, the enormous cache traffic generated by GPUs will not only exhaust the limited cache capacity, but also severely interfere with CPU requests. Such heterogeneous multicores pose significant challenges to the design of shared last-level cache (LLC). This problem can be mitigated by replacing SRAM LLC with emerging non-volatile memories like Spin-Transfer Torque RAM (STT-RAM), which provides larger cache capacity and near-zero leakage power. However, without careful design, the slow write operations of STT-RAM may offset the capacity benefit, and the system may still suffer from contention in the shared LLC and on-chip interconnects. While there are cache optimization techniques to alleviate such problems, we reveal that the true potential of STT-RAM LLC may still be limited because now that the cache hit rate has been improved by the increased capacity, the on-chip network can become a performance bottleneck. CPU and GPU packets contend with each other for the shared network bandwidth. Moreover, the mixed-criticality read/write packets to STT-RAM add another layer of complexity to the network resource allocation. Therefore, being aware of the disparate latency tolerance of CPU/GPU applications and the asymmetric read/write latency of STT-RAM, we propose OSCAR to Orchestrate STT-RAM Caches traffic for heterogeneous ARchitectures. Specifically, an integration of asynchronous batch scheduling and priority based allocation for on-chip interconnect is proposed to maximize the potential of STT-RAM based LLC. Simulation results on a 28-GPU and 14-CPU system demonstrate an average of 17.4% performance improvement for CPUs, 10.8% performance improvement for GPUs, and 28.9% LLC energy saving compared to SRAM based LLC design.", 
    "Published": 2016, 
    "References": [
        {
            "ArticleName": "AMD. (2014) Compute Cores. http://www.amd.com/Documents/Compute_Cores_Whitepaper.pdf."
        }, 
        {
            "ArticleName": "Rachata Ausavarungnirun , Kevin Kai-Wei Chang , Lavanya Subramanian , Gabriel H. Loh , Onur Mutlu, Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, ACM SIGARCH Computer Architecture News, v.40 n.3, June 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2366231.2337207", 
            "DOIname": "10.1145/2366231.2337207", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2337207"
        }, 
        {
            "ArticleName": "Ali Bakhoda , John Kim , Tor M. Aamodt, Throughput-Effective On-Chip Networks for Manycore Accelerators, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.421-432, December 04-08, 2010", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2010.50", 
            "DOIname": "10.1109/MICRO.2010.50", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1934987"
        }, 
        {
            "ArticleName": "A. Bakhoda, G. L. Yuan, W. W. Fung, H. Wong, and T. M. Aamodt, \"Analyzing CUDA Workloads Using a Detailed GPU Simulator,\" in ISPASS, 2009."
        }, 
        {
            "ArticleName": "Martin Burtscher , Rupesh Nasre , Keshav Pingali, A quantitative study of irregular programs on GPUs, Proceedings of the 2012 IEEE International Symposium on Workload Characterization (IISWC), p.141-151, November 04-06, 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/IISWC.2012.6402918", 
            "DOIname": "10.1109/IISWC.2012.6402918", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2474126"
        }, 
        {
            "ArticleName": "Mu-Tien Chang , Paul Rosenfeld , Shih-Lien Lu , Bruce Jacob, Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.143-154, February 23-27, 2013", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2013.6522314", 
            "DOIname": "10.1109/HPCA.2013.6522314", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2495476"
        }, 
        {
            "ArticleName": "Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009", 
            "DOIhref": "https://dx.doi.org/10.1109/IISWC.2009.5306797", 
            "DOIname": "10.1109/IISWC.2009.5306797", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1680782"
        }, 
        {
            "ArticleName": "B. Dally, \"Project Denver,\" Processor to usher in new era of computing.{Online} Available from http://blogs. NVIDIA.com/2011/01/project-denver-processor-tousher-in-new-era-of-computing, 2011."
        }, 
        {
            "ArticleName": "Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York", 
            "DOIhref": "http://doi.acm.org/10.1145/1669112.1669150", 
            "DOIname": "10.1145/1669112.1669150", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1669150"
        }, 
        {
            "ArticleName": "Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, A\u00e9rgia: exploiting packet latency slack in on-chip networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France", 
            "DOIhref": "http://doi.acm.org/10.1145/1815961.1815976", 
            "DOIname": "10.1145/1815961.1815976", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1815976"
        }, 
        {
            "ArticleName": "Reetuparna Das , Satish Narayanasamy , Sudhir K. Satpathy , Ronald G. Dreslinski, Catnap: energy proportional multiple network-on-chip, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel", 
            "DOIhref": "http://doi.acm.org/10.1145/2485922.2485950", 
            "DOIname": "10.1145/2485922.2485950", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485950"
        }, 
        {
            "ArticleName": "D. DiTomaso, A. Kodi, and A. Louri, \"QORE: A Fault Tolerant Network-on-chip Architecture with Power-efficient Quad-function Channel (QFC) Buffers,\" in HPCA, 2014."
        }, 
        {
            "ArticleName": "Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California", 
            "DOIhref": "http://doi.acm.org/10.1145/1391469.1391610", 
            "DOIname": "10.1145/1391469.1391610", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1391610"
        }, 
        {
            "ArticleName": "Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1736020.1736058", 
            "DOIname": "10.1145/1736020.1736058", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1736058"
        }, 
        {
            "ArticleName": "Boris Grot , Stephen W. Keckler , Onur Mutlu, Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York", 
            "DOIhref": "http://doi.acm.org/10.1145/1669112.1669149", 
            "DOIname": "10.1145/1669112.1669149", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1669149"
        }, 
        {
            "ArticleName": "P. Hammarlund, R. Kumar, R. B. Osborne, R. Rajwar, R. Singhal, R. D'Sa, R. Chappell, S. Kaushik, S. Chennupaty, S. Jourdan, S. Gunther, T. Piazza, and T. Burton, \"Haswell: The Fourth-generation Intel Core Processor,\" IEEE Micro, no. 2, pp. 6--20, 2014."
        }, 
        {
            "ArticleName": "J. Hestness, S. W. Keckler, and D. Wood, \"A Comparative Analysis of Microarchitecture Effects on CPU and GPU Memory System Behavior,\" in IISWC, 2014."
        }, 
        {
            "ArticleName": "Intel. (2015) The Compute Architecture of Intel Processor Graphics Gen9. https://software.intel.com/sites/default/files/managed/c5/9a/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf."
        }, 
        {
            "ArticleName": "ITRS. (2013) Process Integration, Devices, and Structures (PIDS). http://www.itrs.net/Links/2013ITRS/2013Tables/PIDS_2013\\Tables.xlsx."
        }, 
        {
            "ArticleName": "Hyunjun Jang , Baik Song An , Nikhil Kulkarni , Ki Hwan Yum , Eun Jung Kim, A Hybrid Buffer Design with STT-MRAM for On-Chip Interconnects, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.193-200, May 09-11, 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/NOCS.2012.30", 
            "DOIname": "10.1109/NOCS.2012.30", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2311274"
        }, 
        {
            "ArticleName": "Hyunjun Jang , Jinchun Kim , Paul Gratz , Ki Hwan Yum , Eun Jung Kim, Bandwidth-efficient on-chip interconnect designs for GPGPUs, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2744769.2744803", 
            "DOIname": "10.1145/2744769.2744803", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2744803"
        }, 
        {
            "ArticleName": "Adwait Jog , Asit K. Mishra , Cong Xu , Yuan Xie , Vijaykrishnan Narayanan , Ravishankar Iyer , Chita R. Das, Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2228360.2228406", 
            "DOIname": "10.1145/2228360.2228406", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2228406"
        }, 
        {
            "ArticleName": "Onur Kayiran , Nachiappan Chidambaram Nachiappan , Adwait Jog , Rachata Ausavarungnirun , Mahmut T. Kandemir , Gabriel H. Loh , Onur Mutlu , Chita R. Das, Managing GPU Concurrency in Heterogeneous Architectures, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.62", 
            "DOIname": "10.1109/MICRO.2014.62", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742167"
        }, 
        {
            "ArticleName": "G. Kyriazis, \"Heterogeneous System Architecture: A Technical Review,\" AMD Fusion Developer Summit, 2012."
        }, 
        {
            "ArticleName": "Doowon Lee , Ritesh Parikh , Valeria Bertacco, Highly Fault-tolerant NoC Routing with Application-aware Congestion Management, Proceedings of the 9th International Symposium on Networks-on-Chip, September 28-30, 2015, Vancouver, BC, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/2786572.2786590", 
            "DOIname": "10.1145/2786572.2786590", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2786590"
        }, 
        {
            "ArticleName": "Jae W. Lee , Man Cheuk Ng , Krste Asanovic, Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.89-100, June 21-25, 2008", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2008.31", 
            "DOIname": "10.1109/ISCA.2008.31", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1382130"
        }, 
        {
            "ArticleName": "Jaekyu Lee , Hyesoon Kim, TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2012.6168947", 
            "DOIname": "10.1109/HPCA.2012.6168947", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2192675"
        }, 
        {
            "ArticleName": "Jaekyu Lee , Si Li , Hyesoon Kim , Sudhakar Yalamanchili, Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.4, October 2013", 
            "DOIhref": "http://doi.acm.org/10.1145/2504906", 
            "DOIname": "10.1145/2504906", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2504906"
        }, 
        {
            "ArticleName": "Jaekyu Lee , Si Li , Hyesoon Kim , Sudhakar Yalamanchili, Design space exploration of on-chip ring interconnection for a CPU-GPU heterogeneous architecture, Journal of Parallel and Distributed Computing, v.73 n.12, p.1525-1538, December, 2013", 
            "DOIhref": "https://dx.doi.org/10.1016/j.jpdc.2013.07.014", 
            "DOIname": "10.1016/j.jpdc.2013.07.014", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2537489"
        }, 
        {
            "ArticleName": "M. Mao, G. Sun, Y. Li, A. K. Jones, and Y. Chen, \"Prefetching Techniques for STT-RAM Based Last-level Cache in CMP systems,\" in ASP-DAC, 2014."
        }, 
        {
            "ArticleName": "Nick McKeown, The iSLIP scheduling algorithm for input-queued switches, IEEE/ACM Transactions on Networking (TON), v.7 n.2, p.188-201, April 1999", 
            "DOIhref": "https://dx.doi.org/10.1109/90.769767", 
            "DOIname": "10.1109/90.769767", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=310896"
        }, 
        {
            "ArticleName": "Vineeth Mekkat , Anup Holey , Pen-Chung Yew , Antonia Zhai, Managing shared last-level cache in a heterogeneous multicore processor, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2523753"
        }, 
        {
            "ArticleName": "Asit K. Mishra , Xiangyu Dong , Guangyu Sun , Yuan Xie , N. Vijaykrishnan , Chita R. Das, Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2000064.2000074", 
            "DOIname": "10.1145/2000064.2000074", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2000074"
        }, 
        {
            "ArticleName": "Asit K. Mishra , Onur Mutlu , Chita R. Das, A heterogeneous multiple network-on-chip design: an application-aware approach, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas", 
            "DOIhref": "http://doi.acm.org/10.1145/2463209.2488779", 
            "DOIname": "10.1145/2463209.2488779", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2488779"
        }, 
        {
            "ArticleName": "H. Noguchi, K. Ikegami, N. Shimomura, T. Tetsufumi, J. Ito, and S. Fujita, \"Highly Reliable and Low-power Nonvolatile Cache Memory with Advanced Perpendicular STT-MRAM for High-performance CPU,\" in VLSI, 2014."
        }, 
        {
            "ArticleName": "H. Noguchi, K. Ikegami, K. Kushida, K. Abe, S. Itai, S. Takaya, N. Shimomura, J. Ito, A. Kawasumi, H. Hara, and S. Fujita, \"7.5 A 3.3ns-access-time 71.2 uW/MHz 1Mb Embedded STT-MRAM Using Physically Eliminated Read-disturb Scheme and Normally-off Memory Architecture,\" in ISSCC, 2015."
        }, 
        {
            "ArticleName": "Jin Ouyang , Yuan Xie, LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.409-420, December 04-08, 2010", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2010.21", 
            "DOIname": "10.1109/MICRO.2010.21", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1934986"
        }, 
        {
            "ArticleName": "Mohammad Hossein Samavatian , Hamed Abbasitabar , Mohammad Arjomand , Hamid Sarbazi-Azad, An Efficient STT-RAM Last Level Cache Architecture for GPUs, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2593069.2593086", 
            "DOIname": "10.1145/2593069.2593086", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2593086"
        }, 
        {
            "ArticleName": "Clinton W. Smullen , Vidyabhushan Mohan , Anurag Nigam , Sudhanva Gurumurthi , Mircea R. Stan, Relaxing non-volatility for fast and energy-efficient STT-RAM caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.50-61, February 12-16, 2011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2014895"
        }, 
        {
            "ArticleName": "Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/378993.379244", 
            "DOIname": "10.1145/378993.379244", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=379244"
        }, 
        {
            "ArticleName": "J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang, N. Anssari, G. D. Liu, and W.-M. Hwu, \"Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing,\" Center for Reliable and High-Performance Computing, 2012."
        }, 
        {
            "ArticleName": "G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, \"A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs,\" in HPCA, 2009."
        }, 
        {
            "ArticleName": "Jin Sun , Roman Lysecky , Karthik Shankar , Avinash Kodi , Ahmed Louri , Janet Roveda, Workload assignment considering NBTI degradation in multicore systems, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.1, p.1-22, January 2014", 
            "DOIhref": "http://doi.acm.org/10.1145/2539124", 
            "DOIname": "10.1145/2539124", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2539124"
        }, 
        {
            "ArticleName": "Jue Wang , Xiangyu Dong , Yuan Xie, OAP: an obstruction-aware cache management policy for STT-RAM last-level caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485493"
        }, 
        {
            "ArticleName": "Z. Wang, D. A. Jim\u00e9nez, C. Xu, G. Sun, and Y. Xie, \"Adaptive Placement and Migration Policy for an STT-RAM-based Hybrid Cache,\" in HPCA, 2014."
        }, 
        {
            "ArticleName": "Jieming Yin , Pingqiang Zhou , Anup Holey , Sachin S. Sapatnekar , Antonia Zhai, Energy-efficient non-minimal path on-chip interconnection network for heterogeneous systems, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2333660.2333675", 
            "DOIname": "10.1145/2333660.2333675", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2333675"
        }, 
        {
            "ArticleName": "Jia Zhan , Jin Ouyang , Fen Ge , Jishen Zhao , Yuan Xie, DimNoC: a dim silicon approach towards power-efficient on-chip network, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California", 
            "DOIhref": "http://doi.acm.org/10.1145/2744769.2744824", 
            "DOIname": "10.1145/2744769.2744824", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2744824"
        }, 
        {
            "ArticleName": "J. Zhan, N. Stoimenov, J. Ouyang, L. Thiele, V. Narayanan, and Y. Xie, \"Designing energy-efficient NoC for real-time embedded systems through slack optimization,\" in DAC, 2013, p. 37."
        }, 
        {
            "ArticleName": "Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California", 
            "DOIhref": "http://doi.acm.org/10.1145/1687399.1687448", 
            "DOIname": "10.1145/1687399.1687448", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1687448"
        }, 
        {
            "ArticleName": "Amir Kavyan Ziabari , Jos\u00e9 L. Abell\u00e1n , Yenai Ma , Ajay Joshi , David Kaeli, Asymmetric NoC Architectures for GPU Systems, Proceedings of the 9th International Symposium on Networks-on-Chip, September 28-30, 2015, Vancouver, BC, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/2786572.2786596", 
            "DOIname": "10.1145/2786572.2786596", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2786596"
        }, 
        {
            "ArticleName": "Amir Kavyan Kavyan Ziabari , Jose L. Abell\u00e1n , Rafael Ubal , Chao Chen , Ajay Joshi , David Kaeli, Leveraging Silicon-Photonic NoC for Designing Scalable GPUs, Proceedings of the 29th ACM on International Conference on Supercomputing, June 08-11, 2015, Newport Beach, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2751205.2751229", 
            "DOIname": "10.1145/2751205.2751229", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2751229"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "University of California", 
            "Name": "Jia Zhan"
        }, 
        {
            "Affiliation": "Advanced Micro Devices, Inc.", 
            "Name": "Onur Kayiran"
        }, 
        {
            "Affiliation": "Advanced Micro Devices, Inc.", 
            "Name": "Gabriel H. Loh"
        }, 
        {
            "Affiliation": "The Pennsylvania State University", 
            "Name": "Chita R. Das"
        }, 
        {
            "Affiliation": "University of California", 
            "Name": "Yuan Xie"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3195672&preflayout=flat"
}