Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fa36c5cec3c64c7ab29b05cbd0416c97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_behav xil_defaultlib.Simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main - Copy/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:47]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port x [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main - Copy/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:48]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 8 for port A [C:/Users/iiHAK/Downloads/ArcProj1M1-main/ArcProj1M1-main - Copy/ArcProj1M1/ArcProj1M1.srcs/sources_1/new/TopModule.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
