Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri May 18 17:02:28 2018
| Host         : shlab_32-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab4_wrapper_control_sets_placed.rpt
| Design       : lab4_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   413 |
| Unused register locations in slices containing registers |  1071 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2088 |          670 |
| No           | No                    | Yes                    |             129 |           43 |
| No           | Yes                   | No                     |            1032 |          408 |
| Yes          | No                    | No                     |            3298 |         1023 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |            1436 |          498 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                3 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                             | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                    |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                                                                      | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                   | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1066]_i_1__0_n_0                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                      | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_0                                                                                                          |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                   |                3 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/E[0]                                                                                                                                                      | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                          |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                   |                3 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                 | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                    | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                             | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                              | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                    |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/load_mesg                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                     |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                           | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/load_mesg                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index_reg0                                                                                                                                                                      | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[4]_i_1_n_0                                                                                                                                                                    |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_0[0]                                                            |                3 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                               | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__4_n_0                                                                                      | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index0                                                                                                                                                                           | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/read_index[4]_i_1_n_0                                                                                                                                                                     |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                             |                                                                                                                                                                                                                                         |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg_0                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                |                                                                                                                                                                                                                                         |                2 |              5 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                     | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                    | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                                                       | lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                               |                4 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/fifo_node_payld_pop_early                                             | lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                               |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                              | lab4_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                              | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                3 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                    | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                    |                3 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                                                      | lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                                                      | lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                              |                3 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0                                                       | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                               |                3 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | lab4_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                               |                                                                                                                                                                                                                                         |                2 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/hw_done_i_1_n_0                                                                                                                                                                           |                5 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                   |                2 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_wdata0                                                                                                                                                                                |                3 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[0]_i_1_n_0                                                                                                                                                                   |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                   | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                  | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                  |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                             | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                   | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                   | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                          | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                             | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                   | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                        |                2 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                  | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                      |                1 |              8 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[9]_i_1_n_0                                                                                                                                                                   |                5 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                        |                                                                                                                                                                                                                                         |                4 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                           | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                             |                2 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                               | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                  | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                        |                                                                                                                                                                                                                                         |                5 |              9 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                    | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                5 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                         |                3 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             11 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             11 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             11 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             11 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             11 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                           |                                                                                                                                                                                                                                         |                5 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                    | lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                         |                5 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                     | lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                          |                4 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                    | lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                         |                7 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                         | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1]_0[0]                                                            |                3 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                     | lab4_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                          |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                             |                                                                                                                                                                                                                                         |                7 |             13 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             13 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                            | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |             13 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                5 |             13 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                              |                                                                                                                                                                                                                                         |                6 |             13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             14 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             14 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             14 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                         |                4 |             14 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                5 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             17 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                            |                8 |             18 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                   |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                           |                                                                                                                                                                                                                                         |                6 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                         |                                                                                                                                                                                                                                         |                8 |             27 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                                                                      | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               10 |             30 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/E[0]                                                                                                                                                      | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                9 |             30 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             31 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[3][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               20 |             32 |
|  lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/flag |                                                                                                                                                                                                                                     | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_wdata0                                                                                                                                                                                |               32 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[9][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               14 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               14 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_araddr[31]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[7][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               18 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                       | lab4_i/my_dma_0/inst/my_dma_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                       |               11 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                    |                6 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[12][31]_i_1_n_0                                                                                                                                                                | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               10 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[2][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[1][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |                7 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[5][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               17 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[4][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               17 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[10][31]_i_1_n_0                                                                                                                                                                | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               18 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_2_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               10 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[14][31]_i_1_n_0                                                                                                                                                                | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               15 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1_n_0                                                                                                                                                                  |                8 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[6][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               14 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[8][31]_i_1_n_0                                                                                                                                                                 | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               15 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[13][31]_i_1_n_0                                                                                                                                                                | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               14 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[11][31]_i_1_n_0                                                                                                                                                                | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               16 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[15][31]_i_1_n_0                                                                                                                                                                | lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer[0][31]_i_1_n_0                                                                                                                                                                     |               19 |             32 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             33 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             34 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                         |                                                                                                                                                                                                                                         |                9 |             34 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             34 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |               16 |             35 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             36 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                     |                                                                                                                                                                                                                                         |               10 |             36 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                |                                                                                                                                                                                                                                         |                6 |             36 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             37 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             37 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                                                                           |                                                                                                                                                                                                                                         |               11 |             37 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               12 |             39 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             41 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |               10 |             42 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                                                                                         |               15 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |               17 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                              |                                                                                                                                                                                                                                         |               17 |             43 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             46 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                         |               10 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             47 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             49 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             49 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             49 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             49 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |               16 |             56 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                           | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               12 |             58 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                       |               54 |             58 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                 | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               12 |             59 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |               31 |             63 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i             |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               28 |             65 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                         |               20 |             65 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             65 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               15 |             66 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               19 |             68 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               30 |             70 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                         |               21 |             73 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             73 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |               10 |             80 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                         |               11 |             88 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                             |                                                                                                                                                                                                                                         |               12 |             96 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               31 |            103 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         | lab4_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                              |                                                                                                                                                                                                                                         |               13 |            104 |
|  lab4_i/processing_system7_0/inst/FCLK_CLK0         |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              654 |           2083 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                    10 |
| 3      |                     9 |
| 4      |                    85 |
| 5      |                    11 |
| 6      |                    14 |
| 7      |                     9 |
| 8      |                    30 |
| 9      |                     8 |
| 10     |                     6 |
| 11     |                     5 |
| 12     |                    11 |
| 13     |                     5 |
| 14     |                     4 |
| 16+    |                   191 |
+--------+-----------------------+


