// /*
//  * Copyright (c) 2016 Open-RnD Sp. z o.o.
//  * Copyright (c) 2016 BayLibre, SAS
//  *
//  * SPDX-License-Identifier: Apache-2.0
//  */

// /**
//  * @file SoC configuration macros for the STM32L4 family processors.
//  *
//  * Based on reference manual:
//  *   STM32L4x1, STM32L4x2, STM32L431xx STM32L443xx STM32L433xx, STM32L4x5,
//  *   STM32l4x6 advanced ARM(r)-based 32-bit MCUs
//  *
//  * Chapter 2.2.2: Memory map and register boundary addresses
//  */

#ifndef _BLUENRG_LP_SOC_H_
#define _BLUENRG_LP_SOC_H_


//#include <sys/util.h>

// #ifndef _ASMLANGUAGE

#include <autoconf.h>
#include <BlueNRG_LP.h>

/* Add include for DTS generated information */
//#include <devicetree.h>
#include <rf_driver_ll_rcc.h>
#include <rf_driver_ll_pwr.h>
#include <rf_driver_ll_flash.h>
#include <rf_driver_ll_gpio.h>
#include <rf_driver_ll_usart.h>
#include <rf_driver_ll_utils.h>
#include <rf_driver_ll_bus.h>
#include <rf_driver_hal_gpio.h>
#include <rf_driver_hal_uart.h>
#include <system_BlueNRG_LP.h>
//#include <misc.h>
#endif /* _BLUENRG_LP_SOC_H_ */


/*
 * Copyright (c) 2018 Endre Karlson <endre.karlson@gmail.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/**
 * @file SoC configuration macros for the STM32L0 family processors.
 *
 * Based on reference manual:
 *   STM32L0X advanced ARM Â® -based 32-bit MCUs
 *
 * Chapter 2.2: Memory organization
 */


// #ifndef _BLUENRG_LP_SOC_H_
// #define _BLUENRG_LP_SOC_H_

// #ifndef _ASMLANGUAGE


// #endif /* !_ASMLANGUAGE */

// #endif /* _BLUENRG_LP_SOC_H_ */
