#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 18 12:55:17 2025
# Process ID: 118966
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/impl_FPAdd_550MHz.runs/synth_1
# Command line: vivado -log top_FPAdd_Test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/impl_FPAdd_550MHz.runs/synth_1/top_FPAdd_Test.vds
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/impl_FPAdd_550MHz.runs/synth_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 118974
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2431.391 ; gain = 371.770 ; free physical = 22655 ; free virtual = 34369
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3452.730; parent = 2431.395; children = 1021.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:476' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:483]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq550_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq550_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:853]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq550_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq550_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq550_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:186' bound to instance 'fracAdder' of component 'IntAdder_14_Freq550_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:865]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq550_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq550_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:194]
INFO: [Synth 8-3491] module 'LZC_13_Freq550_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:270' bound to instance 'IEEEFPAdd_5_10_Freq550_uid2LeadingZeroCounter' of component 'LZC_13_Freq550_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:876]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq550_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq550_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:276]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq550_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:342' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq550_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:884]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq550_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq550_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:349]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq550_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:405' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq550_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:903]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq550_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:413]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq550_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:413]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:483]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '13' to '1' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:144]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '13' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:141]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '13' to '4' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:140]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '4' to '1' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:137]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '4' to '3' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d4_reg' and it is trimmed from '9' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:229]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d3_reg' and it is trimmed from '9' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d2_reg' and it is trimmed from '9' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:227]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '9' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:226]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d2_reg' and it is trimmed from '9' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '9' to '8' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:230]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:378]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d2_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:429]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d11_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:441]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d10_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:440]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d9_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:439]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d8_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:438]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d7_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:437]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d6_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:436]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d5_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:435]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d4_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d3_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:433]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d2_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:432]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:431]
WARNING: [Synth 8-3936] Found unconnected internal register 'normalizedSignificand_d1_reg' and it is trimmed from '27' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_550MHz.vhd:775]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2503.359 ; gain = 443.738 ; free physical = 22568 ; free virtual = 34283
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3524.699; parent = 2503.363; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2518.203 ; gain = 458.582 ; free physical = 22568 ; free virtual = 34283
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3539.543; parent = 2518.207; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2518.203 ; gain = 458.582 ; free physical = 22568 ; free virtual = 34283
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3539.543; parent = 2518.207; children = 1021.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.203 ; gain = 0.000 ; free physical = 22568 ; free virtual = 34283
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/temp_550MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 1.818182 which will be rounded to 1.818 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/temp_550MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 0.909091 which will be rounded to 0.909 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/temp_550MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/temp_550MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/temp_550MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.953 ; gain = 0.000 ; free physical = 22575 ; free virtual = 34290
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.953 ; gain = 0.000 ; free physical = 22575 ; free virtual = 34290
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22579 ; free virtual = 34294
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22578 ; free virtual = 34293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22578 ; free virtual = 34293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22578 ; free virtual = 34295
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 39    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 124   
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22591 ; free virtual = 34311
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.577; parent = 1642.945; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22562 ; free virtual = 34282
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.452; parent = 1747.883; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22538 ; free virtual = 34258
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.222; parent = 1750.652; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22542 ; free virtual = 34263
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.222; parent = 1750.652; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22565 ; free virtual = 34286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.452; parent = 1750.883; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22565 ; free virtual = 34286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.452; parent = 1750.883; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22565 ; free virtual = 34286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.479; parent = 1750.910; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22565 ; free virtual = 34286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.546; parent = 1750.977; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22565 ; free virtual = 34286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.546; parent = 1750.977; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22565 ; free virtual = 34286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.562; parent = 1750.992; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_FPAdd_Test | uut/fracAdder/X_1_d4_reg[2]               | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_FPAdd_Test | uut/LeftShifterComponent/level0_d3_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_FPAdd_Test | uut/roundingAdder/X_1_d2_reg[14]          | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|top_FPAdd_Test | uut/xExpFieldZero_d6_reg                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_FPAdd_Test | uut/stickyLow_d6_reg                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |    40|
|5     |LUT3   |    15|
|6     |LUT4   |    16|
|7     |LUT5   |    19|
|8     |LUT6   |    26|
|9     |SRL16E |    11|
|10    |FDCE   |    17|
|11    |FDRE   |   154|
|12    |IBUF   |     3|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22565 ; free virtual = 34286
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.577; parent = 1751.008; children = 204.632
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3675.277; parent = 2653.941; children = 1021.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2685.953 ; gain = 458.582 ; free physical = 22626 ; free virtual = 34346
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2685.953 ; gain = 626.332 ; free physical = 22628 ; free virtual = 34348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.953 ; gain = 0.000 ; free physical = 22665 ; free virtual = 34385
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.953 ; gain = 0.000 ; free physical = 22733 ; free virtual = 34453
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8f2d672
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2685.953 ; gain = 974.277 ; free physical = 22881 ; free virtual = 34601
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/550MHz/impl_FPAdd_550MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:55:52 2025...
