module d_ff_tb;
  reg d, clk, reset;
  wire q;
  
  d_ff uut (.d(d), .clk(clk), .reset(reset), .q(q));
  
  always #5 clk = ~clk;
  
  initial begin
    $dumpfile("dump.vcd"); $dumpvars;
    reset = 1'b0;
    clk = 1'b0;
    d = 1'b1;
    
    #10 reset = 1'b1;
    
    #13 reset = 1'b0;
    d = 1'b0;
    
    #15 reset = 1'b1;
    
    #20 d = 1'b1;
    #20 d = 1'b0;
    #20 d = 1'b1;
    #100 $finish;
  end
endmodule