// Generated by CIRCT 42e53322a
module pack_ctrl(	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:2:3
  input  [1:0] rotate,	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:2:27
  input  [7:0] prefix_count,	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:2:44
  output [7:0] ctrl	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:2:68
);

  wire        _GEN;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:37:11
  wire        _GEN_0;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:36:11
  wire        _GEN_1;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:35:11
  wire        _GEN_2;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:34:11
  wire [31:0] _GEN_3 = {30'h0, prefix_count[5:4]};	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:3:15, :9:10, :10:10
  wire [31:0] _GEN_4 = {30'h0, rotate};	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:3:15, :11:10
  wire [31:0] _GEN_5 = (32'h1 - (_GEN_3 - _GEN_4) / 32'h2) % 32'h2;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:6:15, :7:15, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10
  wire [31:0] _GEN_6 = (32'h3 - (_GEN_3 + 32'h1 - _GEN_4) / 32'h2) % 32'h2;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:5:15, :6:15, :7:15, :10:10, :11:10, :17:10, :18:11, :19:11, :20:11, :21:11
  wire [31:0] _GEN_7 = (32'h1 - ({30'h0, prefix_count[3:2]} - _GEN_4)) % 32'h2;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:3:15, :6:15, :7:15, :11:10, :23:11, :24:11, :25:11, :26:11, :27:11
  wire [31:0] _GEN_8 = (32'h3 - ({30'h0, prefix_count[7:6]} - _GEN_4)) % 32'h2;	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:3:15, :5:15, :6:15, :11:10, :29:11, :30:11, :31:11, :32:11, :33:11
  assign _GEN_2 = _GEN_8[0];	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:33:11, :34:11
  assign _GEN_1 = _GEN_7[0];	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:27:11, :35:11
  assign _GEN_0 = _GEN_6[0];	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:21:11, :36:11
  assign _GEN = _GEN_5[0];	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:15:10, :37:11
  assign ctrl = {_GEN_2, ~_GEN_2, _GEN_1, ~_GEN_1, _GEN_0, ~_GEN_0, _GEN, ~_GEN};	// /tmp/tmp.lvF3Ab3xLH/4182_Digital-IDE_IP_repo_adi_util_pack_util_pack_common_pack_ctrl.cleaned.mlir:8:10, :16:10, :22:11, :28:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:5
endmodule

