// Seed: 3627574389
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  wire id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0
);
  id_2 :
  assert property (@(id_2) id_2);
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  uwire id_1, id_2, id_3, id_4;
  assign id_1 = id_2;
  assign id_4 = 1;
  wire id_5;
  assign module_3.id_1 = 0;
  integer id_6;
  assign id_6 = id_4;
endmodule
module module_3 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input uwire id_4,
    output logic id_5
);
  uwire id_7 = id_2;
  always id_5 <= "";
  module_2 modCall_1 ();
endmodule
