<stg><name>spmv_Pipeline_L2</name>


<trans_list>

<trans id="342" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="43" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="43" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="43" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="43" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="43" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="43" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="43" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="43" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="49" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="50" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="51" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="52" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="53" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="54" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="55" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="56" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y0_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_1_0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %sext_ln18_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18_1_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sext_ln18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln18_1_cast = sext i32 %sext_ln18_1_read

]]></Node>
<StgValue><ssdm name="sext_ln18_1_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %sext_ln18_cast = sext i32 %sext_ln18_read

]]></Node>
<StgValue><ssdm name="sext_ln18_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %values, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %columnIndex, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %columnIndex, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i64 %sext_ln18_cast, i64 %k_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 0, i32 %y0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.0:0 %k_1_0_load = load i64 %k_1_0

]]></Node>
<StgValue><ssdm name="k_1_0_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.0:1 %icmp_ln18 = icmp_slt  i64 %k_1_0_load, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0:2 %br_ln18 = br i1 %icmp_ln18, void %for.inc.0.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="64">
<![CDATA[
for.inc.split.0:3 %trunc_ln21 = trunc i64 %k_1_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.0:4 %zext_ln21 = zext i4 %trunc_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.0:5 %values_addr = getelementptr i32 %values, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="values_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.0:6 %values_load = load i4 %values_addr

]]></Node>
<StgValue><ssdm name="values_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.0:8 %columnIndex_addr = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="columnIndex_addr"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.0:9 %columnIndex_load = load i4 %columnIndex_addr

]]></Node>
<StgValue><ssdm name="columnIndex_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.0:16 %add_ln18 = add i64 %k_1_0_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.0:17 %icmp_ln18_1 = icmp_slt  i64 %add_ln18, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.0:18 %br_ln18 = br i1 %icmp_ln18_1, void %for.inc.split.0.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.1:13 %add_ln18_1 = add i64 %k_1_0_load, i64 2

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.1:14 %icmp_ln18_2 = icmp_slt  i64 %add_ln18_1, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.1:15 %br_ln18 = br i1 %icmp_ln18_2, void %for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.2:13 %add_ln18_2 = add i64 %k_1_0_load, i64 3

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.2:14 %icmp_ln18_3 = icmp_slt  i64 %add_ln18_2, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.2:15 %br_ln18 = br i1 %icmp_ln18_3, void %for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.3

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.3:13 %add_ln18_3 = add i64 %k_1_0_load, i64 4

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.3:14 %icmp_ln18_4 = icmp_slt  i64 %add_ln18_3, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.3:15 %br_ln18 = br i1 %icmp_ln18_4, void %for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.4

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.4:13 %add_ln18_4 = add i64 %k_1_0_load, i64 5

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.4:14 %icmp_ln18_5 = icmp_slt  i64 %add_ln18_4, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.4:15 %br_ln18 = br i1 %icmp_ln18_5, void %for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.5

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.5:13 %add_ln18_5 = add i64 %k_1_0_load, i64 6

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.5:14 %icmp_ln18_6 = icmp_slt  i64 %add_ln18_5, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18_6"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.5:15 %br_ln18 = br i1 %icmp_ln18_6, void %for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.6

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.6:13 %add_ln18_6 = add i64 %k_1_0_load, i64 7

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.6:14 %icmp_ln18_7 = icmp_slt  i64 %add_ln18_6, i64 %sext_ln18_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln18_7"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split.6:15 %br_ln18 = br i1 %icmp_ln18_7, void %for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.7

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.0:6 %values_load = load i4 %values_addr

]]></Node>
<StgValue><ssdm name="values_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.0:9 %columnIndex_load = load i4 %columnIndex_addr

]]></Node>
<StgValue><ssdm name="columnIndex_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.0:10 %zext_ln21_1 = zext i32 %columnIndex_load

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.0:11 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.0:12 %x_load = load i2 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.1:0 %add_ln21 = add i4 %trunc_ln21, i4 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.1:1 %zext_ln21_2 = zext i4 %add_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.1:2 %values_addr_1 = getelementptr i32 %values, i64 0, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="values_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.1:3 %values_load_1 = load i4 %values_addr_1

]]></Node>
<StgValue><ssdm name="values_load_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.1:5 %columnIndex_addr_1 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="columnIndex_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.1:6 %columnIndex_load_1 = load i4 %columnIndex_addr_1

]]></Node>
<StgValue><ssdm name="columnIndex_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.0:12 %x_load = load i2 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.1:3 %values_load_1 = load i4 %values_addr_1

]]></Node>
<StgValue><ssdm name="values_load_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.1:6 %columnIndex_load_1 = load i4 %columnIndex_addr_1

]]></Node>
<StgValue><ssdm name="columnIndex_load_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.1:7 %zext_ln21_3 = zext i32 %columnIndex_load_1

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.1:8 %x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="x_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.1:9 %x_load_1 = load i2 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.2:0 %add_ln21_1 = add i4 %trunc_ln21, i4 2

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.2:1 %zext_ln21_4 = zext i4 %add_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.2:2 %values_addr_2 = getelementptr i32 %values, i64 0, i64 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="values_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.2:3 %values_load_2 = load i4 %values_addr_2

]]></Node>
<StgValue><ssdm name="values_load_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.2:5 %columnIndex_addr_2 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="columnIndex_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.2:6 %columnIndex_load_2 = load i4 %columnIndex_addr_2

]]></Node>
<StgValue><ssdm name="columnIndex_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.0:7 %bitcast_ln21 = bitcast i32 %values_load

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.0:13 %bitcast_ln21_1 = bitcast i32 %x_load

]]></Node>
<StgValue><ssdm name="bitcast_ln21_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:14 %mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.1:9 %x_load_1 = load i2 %x_addr_1

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.2:3 %values_load_2 = load i4 %values_addr_2

]]></Node>
<StgValue><ssdm name="values_load_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.2:6 %columnIndex_load_2 = load i4 %columnIndex_addr_2

]]></Node>
<StgValue><ssdm name="columnIndex_load_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.2:7 %zext_ln21_5 = zext i32 %columnIndex_load_2

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.2:8 %x_addr_2 = getelementptr i32 %x, i64 0, i64 %zext_ln21_5

]]></Node>
<StgValue><ssdm name="x_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.2:9 %x_load_2 = load i2 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.3:0 %add_ln21_2 = add i4 %trunc_ln21, i4 3

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.3:1 %zext_ln21_6 = zext i4 %add_ln21_2

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.3:2 %values_addr_3 = getelementptr i32 %values, i64 0, i64 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="values_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.3:3 %values_load_3 = load i4 %values_addr_3

]]></Node>
<StgValue><ssdm name="values_load_3"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.3:5 %columnIndex_addr_3 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_6

]]></Node>
<StgValue><ssdm name="columnIndex_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.3:6 %columnIndex_load_3 = load i4 %columnIndex_addr_3

]]></Node>
<StgValue><ssdm name="columnIndex_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:14 %mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.1:4 %bitcast_ln21_8 = bitcast i32 %values_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln21_8"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.1:10 %bitcast_ln21_9 = bitcast i32 %x_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln21_9"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:11 %mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.2:9 %x_load_2 = load i2 %x_addr_2

]]></Node>
<StgValue><ssdm name="x_load_2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.3:3 %values_load_3 = load i4 %values_addr_3

]]></Node>
<StgValue><ssdm name="values_load_3"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.3:6 %columnIndex_load_3 = load i4 %columnIndex_addr_3

]]></Node>
<StgValue><ssdm name="columnIndex_load_3"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.3:7 %zext_ln21_7 = zext i32 %columnIndex_load_3

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.3:8 %x_addr_3 = getelementptr i32 %x, i64 0, i64 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="x_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.3:9 %x_load_3 = load i2 %x_addr_3

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.4:0 %add_ln21_3 = add i4 %trunc_ln21, i4 4

]]></Node>
<StgValue><ssdm name="add_ln21_3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.4:1 %zext_ln21_8 = zext i4 %add_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln21_8"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.4:2 %values_addr_4 = getelementptr i32 %values, i64 0, i64 %zext_ln21_8

]]></Node>
<StgValue><ssdm name="values_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.4:3 %values_load_4 = load i4 %values_addr_4

]]></Node>
<StgValue><ssdm name="values_load_4"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.4:5 %columnIndex_addr_4 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_8

]]></Node>
<StgValue><ssdm name="columnIndex_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.4:6 %columnIndex_load_4 = load i4 %columnIndex_addr_4

]]></Node>
<StgValue><ssdm name="columnIndex_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:14 %mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:11 %mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.2:4 %bitcast_ln21_2 = bitcast i32 %values_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.2:10 %bitcast_ln21_10 = bitcast i32 %x_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_10"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:11 %mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.3:9 %x_load_3 = load i2 %x_addr_3

]]></Node>
<StgValue><ssdm name="x_load_3"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.4:3 %values_load_4 = load i4 %values_addr_4

]]></Node>
<StgValue><ssdm name="values_load_4"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.4:6 %columnIndex_load_4 = load i4 %columnIndex_addr_4

]]></Node>
<StgValue><ssdm name="columnIndex_load_4"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.4:7 %zext_ln21_9 = zext i32 %columnIndex_load_4

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.4:8 %x_addr_4 = getelementptr i32 %x, i64 0, i64 %zext_ln21_9

]]></Node>
<StgValue><ssdm name="x_addr_4"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.4:9 %x_load_4 = load i2 %x_addr_4

]]></Node>
<StgValue><ssdm name="x_load_4"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.5:0 %add_ln21_4 = add i4 %trunc_ln21, i4 5

]]></Node>
<StgValue><ssdm name="add_ln21_4"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.5:1 %zext_ln21_10 = zext i4 %add_ln21_4

]]></Node>
<StgValue><ssdm name="zext_ln21_10"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.5:2 %values_addr_5 = getelementptr i32 %values, i64 0, i64 %zext_ln21_10

]]></Node>
<StgValue><ssdm name="values_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.5:3 %values_load_5 = load i4 %values_addr_5

]]></Node>
<StgValue><ssdm name="values_load_5"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.5:5 %columnIndex_addr_5 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_10

]]></Node>
<StgValue><ssdm name="columnIndex_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.5:6 %columnIndex_load_5 = load i4 %columnIndex_addr_5

]]></Node>
<StgValue><ssdm name="columnIndex_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:14 %mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:11 %mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:11 %mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.3:4 %bitcast_ln21_3 = bitcast i32 %values_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_3"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.3:10 %bitcast_ln21_11 = bitcast i32 %x_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_11"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:11 %mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.4:9 %x_load_4 = load i2 %x_addr_4

]]></Node>
<StgValue><ssdm name="x_load_4"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.5:3 %values_load_5 = load i4 %values_addr_5

]]></Node>
<StgValue><ssdm name="values_load_5"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.5:6 %columnIndex_load_5 = load i4 %columnIndex_addr_5

]]></Node>
<StgValue><ssdm name="columnIndex_load_5"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.5:7 %zext_ln21_11 = zext i32 %columnIndex_load_5

]]></Node>
<StgValue><ssdm name="zext_ln21_11"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.5:8 %x_addr_5 = getelementptr i32 %x, i64 0, i64 %zext_ln21_11

]]></Node>
<StgValue><ssdm name="x_addr_5"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.5:9 %x_load_5 = load i2 %x_addr_5

]]></Node>
<StgValue><ssdm name="x_load_5"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.6:0 %add_ln21_5 = add i4 %trunc_ln21, i4 6

]]></Node>
<StgValue><ssdm name="add_ln21_5"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.6:1 %zext_ln21_12 = zext i4 %add_ln21_5

]]></Node>
<StgValue><ssdm name="zext_ln21_12"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.6:2 %values_addr_6 = getelementptr i32 %values, i64 0, i64 %zext_ln21_12

]]></Node>
<StgValue><ssdm name="values_addr_6"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.6:3 %values_load_6 = load i4 %values_addr_6

]]></Node>
<StgValue><ssdm name="values_load_6"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.6:5 %columnIndex_addr_6 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_12

]]></Node>
<StgValue><ssdm name="columnIndex_addr_6"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.6:6 %columnIndex_load_6 = load i4 %columnIndex_addr_6

]]></Node>
<StgValue><ssdm name="columnIndex_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split.0:0 %y0_0_load = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:15 %y0_1 = fadd i32 %y0_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="y0_1"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:11 %mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:11 %mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:11 %mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.4:4 %bitcast_ln21_4 = bitcast i32 %values_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln21_4"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.4:10 %bitcast_ln21_12 = bitcast i32 %x_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln21_12"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:11 %mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.5:9 %x_load_5 = load i2 %x_addr_5

]]></Node>
<StgValue><ssdm name="x_load_5"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.6:3 %values_load_6 = load i4 %values_addr_6

]]></Node>
<StgValue><ssdm name="values_load_6"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.6:6 %columnIndex_load_6 = load i4 %columnIndex_addr_6

]]></Node>
<StgValue><ssdm name="columnIndex_load_6"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.6:7 %zext_ln21_13 = zext i32 %columnIndex_load_6

]]></Node>
<StgValue><ssdm name="zext_ln21_13"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.6:8 %x_addr_6 = getelementptr i32 %x, i64 0, i64 %zext_ln21_13

]]></Node>
<StgValue><ssdm name="x_addr_6"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.6:9 %x_load_6 = load i2 %x_addr_6

]]></Node>
<StgValue><ssdm name="x_load_6"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split.7:0 %add_ln21_6 = add i4 %trunc_ln21, i4 7

]]></Node>
<StgValue><ssdm name="add_ln21_6"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split.7:1 %zext_ln21_14 = zext i4 %add_ln21_6

]]></Node>
<StgValue><ssdm name="zext_ln21_14"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.7:2 %values_addr_7 = getelementptr i32 %values, i64 0, i64 %zext_ln21_14

]]></Node>
<StgValue><ssdm name="values_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.7:3 %values_load_7 = load i4 %values_addr_7

]]></Node>
<StgValue><ssdm name="values_load_7"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.7:5 %columnIndex_addr_7 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_14

]]></Node>
<StgValue><ssdm name="columnIndex_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.7:6 %columnIndex_load_7 = load i4 %columnIndex_addr_7

]]></Node>
<StgValue><ssdm name="columnIndex_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="213" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:15 %y0_1 = fadd i32 %y0_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="y0_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:11 %mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:11 %mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:11 %mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.5:4 %bitcast_ln21_5 = bitcast i32 %values_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln21_5"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.5:10 %bitcast_ln21_13 = bitcast i32 %x_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln21_13"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:11 %mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.6:9 %x_load_6 = load i2 %x_addr_6

]]></Node>
<StgValue><ssdm name="x_load_6"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.7:3 %values_load_7 = load i4 %values_addr_7

]]></Node>
<StgValue><ssdm name="values_load_7"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split.7:6 %columnIndex_load_7 = load i4 %columnIndex_addr_7

]]></Node>
<StgValue><ssdm name="columnIndex_load_7"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split.7:7 %zext_ln21_15 = zext i32 %columnIndex_load_7

]]></Node>
<StgValue><ssdm name="zext_ln21_15"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split.7:8 %x_addr_7 = getelementptr i32 %x, i64 0, i64 %zext_ln21_15

]]></Node>
<StgValue><ssdm name="x_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.7:9 %x_load_7 = load i2 %x_addr_7

]]></Node>
<StgValue><ssdm name="x_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="226" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:15 %y0_1 = fadd i32 %y0_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="y0_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:11 %mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:11 %mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:11 %mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.6:4 %bitcast_ln21_6 = bitcast i32 %values_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln21_6"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.6:10 %bitcast_ln21_14 = bitcast i32 %x_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln21_14"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:11 %mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split.7:9 %x_load_7 = load i2 %x_addr_7

]]></Node>
<StgValue><ssdm name="x_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="234" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:15 %y0_1 = fadd i32 %y0_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="y0_1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:11 %mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:11 %mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:11 %mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.7:4 %bitcast_ln21_7 = bitcast i32 %values_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln21_7"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split.7:10 %bitcast_ln21_15 = bitcast i32 %x_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln21_15"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:11 %mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.0:1 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.0:2 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.0:15 %y0_1 = fadd i32 %y0_0_load, i32 %mul

]]></Node>
<StgValue><ssdm name="y0_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:11 %mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:11 %mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:11 %mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="247" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:12 %y0_1_1 = fadd i32 %y0_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="y0_1_1"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:11 %mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:11 %mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="250" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:12 %y0_1_1 = fadd i32 %y0_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="y0_1_1"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:11 %mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="252" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:12 %y0_1_1 = fadd i32 %y0_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="y0_1_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="253" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:12 %y0_1_1 = fadd i32 %y0_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="y0_1_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="254" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.1:12 %y0_1_1 = fadd i32 %y0_1, i32 %mul_1

]]></Node>
<StgValue><ssdm name="y0_1_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="255" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:12 %y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="y0_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="256" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:12 %y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="y0_1_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="257" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:12 %y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="y0_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="258" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:12 %y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="y0_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="259" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.2:12 %y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="y0_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="260" st_id="24" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:12 %y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="y0_1_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="261" st_id="25" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:12 %y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="y0_1_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="262" st_id="26" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:12 %y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="y0_1_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="263" st_id="27" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:12 %y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="y0_1_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="264" st_id="28" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.3:12 %y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="y0_1_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="265" st_id="29" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:12 %y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="y0_1_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="266" st_id="30" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:12 %y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="y0_1_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="267" st_id="31" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:12 %y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="y0_1_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="268" st_id="32" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:12 %y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="y0_1_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="269" st_id="33" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.4:12 %y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="y0_1_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="270" st_id="34" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:12 %y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="y0_1_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="271" st_id="35" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:12 %y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="y0_1_5"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="272" st_id="36" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:12 %y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="y0_1_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="273" st_id="37" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:12 %y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="y0_1_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="274" st_id="38" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.5:12 %y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="y0_1_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="275" st_id="39" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:12 %y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="y0_1_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="276" st_id="40" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:12 %y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="y0_1_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="277" st_id="41" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:12 %y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="y0_1_6"/></StgValue>
</operation>

<operation id="278" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.7:13 %add_ln18_7 = add i64 %k_1_0_load, i64 8

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="279" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.7:14 %store_ln18 = store i64 %add_ln18_7, i64 %k_1_0

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="280" st_id="42" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:12 %y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="y0_1_6"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="281" st_id="43" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.6:12 %y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="y0_1_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="282" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:12 %y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="y0_1_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="283" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:12 %y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="y0_1_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="284" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:12 %y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="y0_1_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="285" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:12 %y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="y0_1_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="286" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split.7:12 %y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="y0_1_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="287" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.7:15 %store_ln18 = store i32 %y0_1_7, i32 %y0_0

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="288" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
<literal name="icmp_ln18_1" val="1"/>
<literal name="icmp_ln18_2" val="1"/>
<literal name="icmp_ln18_3" val="1"/>
<literal name="icmp_ln18_4" val="1"/>
<literal name="icmp_ln18_5" val="1"/>
<literal name="icmp_ln18_6" val="1"/>
<literal name="icmp_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.7:16 %br_ln18 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="289" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:0 %y0_0_load11 = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load11"/></StgValue>
</operation>

<operation id="290" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="291" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:2 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_6_out, i32 %y0_1_6

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="292" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:3 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_5_out, i32 %y0_1_5

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="293" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:4 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_4_out, i32 %y0_1_4

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="294" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:5 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="295" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:6 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="296" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:7 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="297" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:8 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="298" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub:9 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="299" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:0 %y0_0_load_6 = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load_6"/></StgValue>
</operation>

<operation id="300" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_6

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="301" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:2 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_5_out, i32 %y0_1_5

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="302" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:3 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_4_out, i32 %y0_1_4

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="303" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:4 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="304" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:5 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:6 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:7 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="307" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub:8 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="308" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:0 %y0_0_load_5 = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load_5"/></StgValue>
</operation>

<operation id="309" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_5

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="310" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:2 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_4_out, i32 %y0_1_4

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="311" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:3 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="312" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:4 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="313" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:5 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="314" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:6 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="315" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub:7 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="316" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub:0 %y0_0_load_4 = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load_4"/></StgValue>
</operation>

<operation id="317" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="318" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub:2 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub:3 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="320" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub:4 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="321" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub:5 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="322" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub:6 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="323" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub:0 %y0_0_load_3 = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load_3"/></StgValue>
</operation>

<operation id="324" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="325" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub:2 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="326" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub:3 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="327" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub:4 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="328" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub:5 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="329" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub:0 %y0_0_load_2 = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load_2"/></StgValue>
</operation>

<operation id="330" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_2

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="331" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub:2 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="332" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub:3 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="333" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub:4 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="334" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.0.for.inc16.loopexit_crit_edge.exitStub:0 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="335" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split.0.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="336" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.0.for.inc16.loopexit_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="337" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.0.for.inc16.loopexit_crit_edge.exitStub:0 %y0_0_load_1 = load i32 %y0_0

]]></Node>
<StgValue><ssdm name="y0_0_load_1"/></StgValue>
</operation>

<operation id="338" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.0.for.inc16.loopexit_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="339" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
for.inc.0.for.inc16.loopexit_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="340" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i3 0, void %for.inc.0.for.inc16.loopexit_crit_edge.exitStub, i3 1, void %for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub, i3 2, void %for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub, i3 3, void %for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub, i3 4, void %for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub, i3 5, void %for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub, i3 6, void %for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub, i3 7, void %for.inc.split.0.for.inc16.loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="341" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="3">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i3 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
