
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099478                       # Number of seconds simulated
sim_ticks                                 99478008792                       # Number of ticks simulated
final_tick                               625810516548                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179886                       # Simulator instruction rate (inst/s)
host_op_rate                                   226836                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5439260                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903560                       # Number of bytes of host memory used
host_seconds                                 18288.89                       # Real time elapsed on the host
sim_insts                                  3289923372                       # Number of instructions simulated
sim_ops                                    4148586067                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       596736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       987904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1940864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3530880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1564032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1564032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4662                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7718                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15163                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27585                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12219                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12219                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5998673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9930878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19510483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35494076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20587                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15722389                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15722389                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15722389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5998673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9930878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19510483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51216465                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238556377                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21373312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17539962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989513                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8802140                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128623                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93466                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191367519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117334751                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21373312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525606                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5536924                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5422237                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    225603367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.637765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.000196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200319880     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880239      0.83%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3418029      1.52%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013836      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1652254      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1460029      0.65%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          811652      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034449      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12012999      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    225603367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089594                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491853                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189786221                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7015659                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25209529                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62034                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3529916                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511741                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143820396                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3529916                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190067754                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         659154                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5492742                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973441                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880354                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143776044                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         96244                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202563411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667286005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667286005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30572974                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34223                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2544801                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313675                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70268                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642434                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142687276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136011229                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62399                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16966807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35124046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    225603367                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.602878                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.289945                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168981446     74.90%     74.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22519478      9.98%     84.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11784982      5.22%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8324433      3.69%     93.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318007      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2973944      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267943      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265990      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167144      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    225603367                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49964     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161881     44.54%     58.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151597     41.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114754933     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868379      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12186207      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184623      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136011229                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.570143                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363442                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498051662                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159688539                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133706578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136374671                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       279145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137830                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95683                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3529916                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         460343                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53927                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142721500                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15767                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313675                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1145125                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2186340                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134474068                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12095046                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1537157                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19279662                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047185                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184616                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563699                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133706633                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133706578                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231253                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213061054                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.560482                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367178                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19457509                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006441                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    222073451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.555060                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.406778                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171754384     77.34%     77.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24541096     11.05%     88.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414649      4.24%     92.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4963582      2.24%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206995      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2001438      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941319      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479928      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770060      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    222073451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770060                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362025100                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288973364                       # The number of ROB writes
system.switch_cpus0.timesIdled                2816322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               12953010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.385564                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.385564                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419188                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419188                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604678898                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186756453                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133228878                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238556377                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19645744                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16060286                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1916511                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8001264                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7693784                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2010543                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86016                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    189266143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110409856                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19645744                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9704327                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22979669                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5324579                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4186647                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11596810                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1917987                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219808571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196828902     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1091073      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1666824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2299680      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2365930      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1975242      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1115892      0.51%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1665714      0.76%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10799314      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219808571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082353                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462825                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       187099777                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6370851                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22917374                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44695                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3375873                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3244055                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     135302063                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3375873                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187623177                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1281010                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3752507                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22447610                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1328388                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     135223814                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          975                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        299790                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       531008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          748                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    187903972                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    629327055                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    629327055                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162282767                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25621187                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37231                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21389                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3866861                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12843110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7039470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124462                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1531892                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         135056763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37219                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        128053277                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25314                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15439967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36741710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5535                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219808571                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165679329     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22055831     10.03%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11405747      5.19%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8605608      3.92%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6698799      3.05%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2686105      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1705409      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       862991      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       108752      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219808571                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22912      9.97%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86760     37.74%     47.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120190     52.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107293681     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1986409      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15842      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11771765      9.19%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6985580      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     128053277                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.536784                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             229862                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001795                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    476170300                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150534276                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    126128585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     128283139                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       298235                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2133536                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174714                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3375873                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1009459                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121932                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    135093982                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           33                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12843110                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7039470                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21377                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1111968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1095957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2207925                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    126305482                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11098836                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1747794                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18082830                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17849579                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6983994                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.529458                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             126128759                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            126128585                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72596683                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        194515952                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.528716                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373217                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95042345                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116810931                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18290038                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1947884                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216432698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539710                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168676549     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23551653     10.88%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8947867      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4312200      1.99%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3575474      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2131785      0.98%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1814931      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       801375      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2620864      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216432698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95042345                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116810931                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17574327                       # Number of memory references committed
system.switch_cpus1.commit.loads             10709571                       # Number of loads committed
system.switch_cpus1.commit.membars              15842                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16753030                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105289587                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2383427                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2620864                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           348912803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          273578048                       # The number of ROB writes
system.switch_cpus1.timesIdled                2950409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18747806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95042345                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116810931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95042345                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.510001                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.510001                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.398406                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.398406                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       569214809                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      174999147                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125896299                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31684                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               238556377                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21796031                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17653587                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1994389                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8603719                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8211022                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2445823                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89991                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    184146122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             121191357                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21796031                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10656845                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26544371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6127991                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3977069                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11522680                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1994173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    218756008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.680816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.054022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       192211637     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2473302      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1939643      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4570333      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          984499      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1531123      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1174800      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          738835      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13131836      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    218756008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091366                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.508020                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       182111706                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6071768                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26438040                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        87722                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4046770                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3761516                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42283                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     148639420                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76668                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4046770                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       182613589                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1564864                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3120650                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25993867                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1416259                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     148501170                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        20801                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272609                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       532531                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       172376                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    208875217                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    692982626                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    692982626                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169528554                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39346655                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37587                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21158                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4686582                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14436886                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7180565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       133665                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1597784                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147441730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37567                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138441695                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       140593                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24714069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51521068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    218756008                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.632859                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.303904                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    159104093     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25546191     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12389066      5.66%     90.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8294492      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7676052      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2580287      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2660578      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       377207      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       128042      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    218756008                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         396661     58.83%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        139002     20.62%     79.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       138577     20.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116275638     83.99%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097323      1.51%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16421      0.01%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12930541      9.34%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7121772      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138441695                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.580331                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             674240                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004870                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    496454231                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172193841                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134892678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139115935                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       347496                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3279563                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       202695                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4046770                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1016225                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        95117                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147479297                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        10056                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14436886                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7180565                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21145                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         80572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          475                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1082919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1133890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2216809                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135921063                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12484560                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2520632                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19605008                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19265957                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7120448                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.569765                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134893653                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134892678                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79872350                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        220581121                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.565454                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.362100                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99316743                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121970430                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25509957                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1997547                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    214709238                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.568073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372776                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    163497388     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24099608     11.22%     87.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10523497      4.90%     92.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5975638      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4332298      2.02%     97.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1699490      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1316043      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       948194      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2317082      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    214709238                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99316743                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121970430                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18135193                       # Number of memory references committed
system.switch_cpus2.commit.loads             11157323                       # Number of loads committed
system.switch_cpus2.commit.membars              16422                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17524951                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109899640                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2483137                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2317082                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           359872543                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          299007674                       # The number of ROB writes
system.switch_cpus2.timesIdled                2976603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19800369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99316743                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121970430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99316743                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.401975                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.401975                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.416324                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.416324                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       612211199                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187836344                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137261309                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32844                       # number of misc regfile writes
system.l2.replacements                          27585                       # number of replacements
system.l2.tagsinuse                      32767.977916                       # Cycle average of tags in use
system.l2.total_refs                          1626752                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60353                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.953954                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1197.413890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.807221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2071.323136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.689059                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3407.167595                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.510838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5430.204464                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4861.459005                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8358.681036                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7406.721671                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.036542                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000391                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.103979                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.165717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.148360                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.255087                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.226035                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28195                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42387                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57785                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128367                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53723                       # number of Writeback hits
system.l2.Writeback_hits::total                 53723                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28195                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57785                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128367                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28195                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42387                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57785                       # number of overall hits
system.l2.overall_hits::total                  128367                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4662                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7714                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15163                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27581                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7718                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15163                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27585                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4662                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7718                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15163                       # number of overall misses
system.l2.overall_misses::total                 27585                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2396065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    781565582                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2092097                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1264297046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1883457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2477714561                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4529948808                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       553290                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        553290                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2396065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    781565582                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2092097                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1264850336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1883457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2477714561                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4530502098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2396065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    781565582                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2092097                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1264850336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1883457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2477714561                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4530502098                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              155948                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53723                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53723                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32857                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50105                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               155952                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32857                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50105                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              155952                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.141888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.153969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.207860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176860                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.141888                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.154037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.207860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176881                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.141888                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.154037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.207860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176881                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149754.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167645.984985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 160930.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163896.428053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 144881.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163405.299809                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164241.644900                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 138322.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 138322.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149754.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167645.984985                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 160930.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163883.173879                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 144881.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163405.299809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164237.886460                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149754.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167645.984985                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 160930.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163883.173879                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 144881.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163405.299809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164237.886460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12219                       # number of writebacks
system.l2.writebacks::total                     12219                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4662                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7714                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27581                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27585                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27585                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1462947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    510054940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1334601                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    814683914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1125155                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1594247210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2922908767                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       319977                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       319977                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1462947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    510054940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1334601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    815003891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1125155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1594247210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2923228744                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1462947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    510054940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1334601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    815003891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1125155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1594247210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2923228744                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.141888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.153969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176860                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.141888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.154037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.207860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.141888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.154037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.207860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176881                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91434.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109406.894037                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102661.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105611.085559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 86550.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105140.619271                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105975.445669                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 79994.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79994.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91434.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109406.894037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 102661.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105597.809147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 86550.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105140.619271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105971.678231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91434.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109406.894037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 102661.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105597.809147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 86550.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105140.619271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105971.678231                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996525                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011579294                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189565.571429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996525                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571640                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571640                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571640                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571640                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571640                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571640                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2940177                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2940177                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2940177                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2940177                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2940177                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2940177                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154746.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154746.157895                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154746.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154746.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154746.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154746.157895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2529580                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2529580                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2529580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2529580                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2529580                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2529580                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158098.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158098.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158098.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158098.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158098.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158098.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32857                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162365596                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33113                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.379217                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.300601                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.699399                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903518                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096482                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9010744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9010744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16083553                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16083553                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16083553                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16083553                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84493                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84493                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84493                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7649316536                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7649316536                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7649316536                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7649316536                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7649316536                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7649316536                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9095237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9095237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16168046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16168046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16168046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16168046                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009290                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005226                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005226                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005226                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005226                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 90531.955736                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90531.955736                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 90531.955736                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90531.955736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 90531.955736                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90531.955736                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9304                       # number of writebacks
system.cpu0.dcache.writebacks::total             9304                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51636                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51636                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51636                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51636                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51636                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51636                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32857                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32857                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32857                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32857                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2667721201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2667721201                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2667721201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2667721201                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2667721201                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2667721201                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81191.867821                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81191.867821                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81191.867821                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81191.867821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81191.867821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81191.867821                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997240                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008460192                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045558.198783                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997240                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11596790                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11596790                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11596790                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11596790                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11596790                       # number of overall hits
system.cpu1.icache.overall_hits::total       11596790                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2962913                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2962913                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2962913                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2962913                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2962913                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2962913                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11596810                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11596810                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11596810                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11596810                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11596810                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11596810                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148145.650000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148145.650000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148145.650000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148145.650000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148145.650000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148145.650000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2201114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2201114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2201114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2201114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2201114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2201114                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169316.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169316.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169316.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169316.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169316.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169316.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50105                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170569536                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50361                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3386.937035                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.313724                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.686276                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911382                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088618                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8144468                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8144468                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6829322                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6829322                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16656                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16656                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15842                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15842                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14973790                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14973790                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14973790                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14973790                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142115                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142115                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2769                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2769                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144884                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144884                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144884                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144884                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14182415934                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14182415934                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    389981345                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    389981345                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14572397279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14572397279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14572397279                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14572397279                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8286583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8286583                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6832091                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6832091                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15118674                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15118674                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15118674                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15118674                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017150                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009583                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99795.348373                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99795.348373                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 140838.333333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 140838.333333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100579.755384                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100579.755384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100579.755384                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100579.755384                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       660480                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        82560                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23263                       # number of writebacks
system.cpu1.dcache.writebacks::total            23263                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92014                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92014                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2765                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2765                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94779                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94779                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94779                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50101                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50105                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50105                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4119358128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4119358128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       588690                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       588690                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4119946818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4119946818                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4119946818                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4119946818                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003314                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003314                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003314                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003314                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82221.075987                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82221.075987                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 147172.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 147172.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82226.261211                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82226.261211                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82226.261211                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82226.261211                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               490.996696                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010238789                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2057512.808554                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996696                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          478                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.766026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11522663                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11522663                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11522663                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11522663                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11522663                       # number of overall hits
system.cpu2.icache.overall_hits::total       11522663                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2524772                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2524772                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2524772                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2524772                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2524772                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2524772                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11522680                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11522680                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11522680                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11522680                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11522680                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11522680                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       148516                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       148516                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       148516                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       148516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       148516                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       148516                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2009863                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2009863                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2009863                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2009863                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2009863                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2009863                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 154604.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 154604.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 154604.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 154604.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 154604.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 154604.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72948                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179173932                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 73204                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2447.597563                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.836997                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.163003                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901707                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098293                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9353480                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9353480                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6945027                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6945027                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20882                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20882                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16422                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16422                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16298507                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16298507                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16298507                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16298507                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       174618                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       174618                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       174618                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        174618                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       174618                       # number of overall misses
system.cpu2.dcache.overall_misses::total       174618                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17684099775                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17684099775                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17684099775                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17684099775                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17684099775                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17684099775                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9528098                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9528098                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6945027                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6945027                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16473125                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16473125                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16473125                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16473125                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018327                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018327                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010600                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010600                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010600                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010600                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101273.063344                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101273.063344                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101273.063344                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101273.063344                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101273.063344                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101273.063344                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21156                       # number of writebacks
system.cpu2.dcache.writebacks::total            21156                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101670                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101670                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101670                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101670                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101670                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101670                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72948                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72948                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72948                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72948                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72948                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6415840445                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6415840445                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6415840445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6415840445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6415840445                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6415840445                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007656                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004428                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004428                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004428                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004428                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87950.875212                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87950.875212                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87950.875212                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87950.875212                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87950.875212                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87950.875212                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
