INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_xbar_0/sim/MB1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_clk_wiz_0_1/MB1_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB1_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_clk_wiz_0_1/MB1_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB1_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.ip_user_files/bd/MB1/ip/MB1_lmb_bram_0/sim/MB1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.ip_user_files/bd/MB1/sim/MB1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB1
INFO: [VRFC 10-311] analyzing module MB1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_H0P1HC
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1QCZCJP
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_PTCARV
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1N6ANJ6
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1553WMY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.gen/sources_1/bd/MB1/hdl/MB1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MB1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.srcs/sources_1/new/pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.srcs/sources_1/new/signal_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_processor
ERROR: [VRFC 10-807] illegal context for real expression [C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.srcs/sources_1/new/signal_processor.v:21]
ERROR: [VRFC 10-8530] module 'signal_processor' is ignored due to previous errors [C:/Users/rojo_/COMPE475_Project/project_1_2023.2/project_1_2023.2.srcs/sources_1/new/signal_processor.v:3]
