`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 1


`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0

`line 18 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
 
module dmi_cdc (
   
  input  logic             tck_i,
  input  logic             trst_ni,
  input  dm::dmi_req_t     jtag_dmi_req_i,
  output logic             jtag_dmi_ready_o,
  input  logic             jtag_dmi_valid_i,
  input  logic             jtag_dmi_cdc_clear_i,  
                                                  
                                                  

`line 30 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  output dm::dmi_resp_t    jtag_dmi_resp_o,
  output logic             jtag_dmi_valid_o,
  input  logic             jtag_dmi_ready_i,

`line 34 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
   
  input  logic             clk_i,
  input  logic             rst_ni,

`line 38 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  output logic             core_dmi_rst_no,
  output dm::dmi_req_t     core_dmi_req_o,
  output logic             core_dmi_valid_o,
  input  logic             core_dmi_ready_i,

`line 43 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  input dm::dmi_resp_t     core_dmi_resp_i,
  output logic             core_dmi_ready_o,
  input  logic             core_dmi_valid_i
);

`line 48 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  logic                    core_clear_pending;

`line 50 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  cdc_2phase_clearable #(.T(dm::dmi_req_t)) i_cdc_req (
    .src_rst_ni  ( trst_ni              ),
    .src_clear_i ( jtag_dmi_cdc_clear_i ),
    .src_clk_i   ( tck_i                ),
    .src_clear_pending_o(),  
    .src_data_i  ( jtag_dmi_req_i       ),
    .src_valid_i ( jtag_dmi_valid_i     ),
    .src_ready_o ( jtag_dmi_ready_o     ),

`line 59 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
    .dst_rst_ni  ( rst_ni               ),
    .dst_clear_i ( 1'b0                 ),  
                                            
    .dst_clear_pending_o( core_clear_pending ),  
                                                 
                                                 
                                                 
    .dst_clk_i   ( clk_i                ),
    .dst_data_o  ( core_dmi_req_o       ),
    .dst_valid_o ( core_dmi_valid_o     ),
    .dst_ready_i ( core_dmi_ready_i     )
  );

`line 72 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  cdc_2phase_clearable #(.T(dm::dmi_resp_t)) i_cdc_resp (
    .src_rst_ni  ( rst_ni               ),
    .src_clear_i ( 1'b0                 ),  
                                            
    .src_clear_pending_o(),  
    .src_clk_i   ( clk_i                ),
    .src_data_i  ( core_dmi_resp_i      ),
    .src_valid_i ( core_dmi_valid_i     ),
    .src_ready_o ( core_dmi_ready_o     ),

`line 82 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
    .dst_rst_ni  ( trst_ni              ),
    .dst_clear_i ( jtag_dmi_cdc_clear_i ),
    .dst_clear_pending_o(),  
    .dst_clk_i   ( tck_i                ),
    .dst_data_o  ( jtag_dmi_resp_o      ),
    .dst_valid_o ( jtag_dmi_valid_o     ),
    .dst_ready_i ( jtag_dmi_ready_i     )
  );

`line 91 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
   
   
   
   

`line 96 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  logic                    core_clear_pending_q;
  logic                    core_dmi_rst_nq;
  logic                    clear_pending_rise_edge_detect;

`line 100 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  assign clear_pending_rise_edge_detect = !core_clear_pending_q && core_clear_pending;

`line 102 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  always_ff @(posedge clk_i, negedge rst_ni) begin
    if (!rst_ni) begin
      core_dmi_rst_nq       <= 1'b1;
      core_clear_pending_q <= 1'b0;
    end else begin
      core_dmi_rst_nq       <= ~clear_pending_rise_edge_detect;  
      core_clear_pending_q <= core_clear_pending;
    end
  end

`line 112 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
  assign core_dmi_rst_no = core_dmi_rst_nq;

`line 114 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 0
endmodule : dmi_cdc

`line 116 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/riscv-dbg-bbbc33cfee9a7ddc/src/dmi_cdc.sv" 2
