aag 11 4 4 1 3
2
4
6
8
10 2
12 10
14 6
16 14
23
18 12 5
20 16 9
22 19 21
i0 i_r1
i1 controllable_g1
i2 i_r2
i3 controllable_g2
l0 r11
l1 r12
l2 r21
l3 r22
o0 err
c
example2: r1 -> XXg1 ^ r2 -> XXg2
realizable
