
*** Running vivado
    with args -log TOP_OV7670_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_OV7670_HDMI.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP_OV7670_HDMI.tcl -notrace
Command: synth_design -top TOP_OV7670_HDMI -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1102.758 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit resetbridge [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:63]
INFO: [Synth 8-6157] synthesizing module 'TOP_OV7670_HDMI' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'btn_detector' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6155] done synthesizing module 'btn_detector' (1#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:475]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (2#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:335]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:255]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:315]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:235]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (3#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:104]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (4#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:366]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Master' (5#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SCCB/SCCB_Master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (6#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33448]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 40 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (7#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61605]
WARNING: [Synth 8-7071] port 'CLKOUT2' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT3' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT4' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7071] port 'CLKOUT5' of module 'PLLE2_BASE' is unconnected for instance 'u_pll' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
WARNING: [Synth 8-7023] instance 'u_pll' of module 'PLLE2_BASE' has 12 connections declared, but only 8 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:59]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (9#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (10#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:49]
INFO: [Synth 8-6157] synthesizing module 'VGA_decoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_decoder' (11#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (12#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (13#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Frame_Buffer' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Frame_Buffer' (14#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-3876] $readmem data file 'younghee.mem' is read successfully [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'rom' (15#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (16#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/QVGA_MemController.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (17#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/VGA/OV7670_VGA_Display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'TOP_Hand_Signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter ZBW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AreaSel' (18#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/AreaSel.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'AreaSel' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
	Parameter IMG_WIDTH bound to: 640 - type: integer 
	Parameter IMG_HEIGHT bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter ZONES bound to: 80 - type: integer 
	Parameter IMG_WB bound to: 10 - type: integer 
	Parameter IMG_HB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb_color_detect' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
	Parameter ABS_TH bound to: 8 - type: integer 
	Parameter MARGIN bound to: 6 - type: integer 
	Parameter HIST_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rgb_color_detect' (19#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/rgb_color_detect.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'hand_signal' (20#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/hand_signal.sv:1]
WARNING: [Synth 8-689] width (10) of port connection 'y_pixel' does not match port width (9) of module 'hand_signal' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:40]
INFO: [Synth 8-6157] synthesizing module 'print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
	Parameter X_SIZE bound to: 640 - type: integer 
	Parameter Y_SIZE bound to: 480 - type: integer 
	Parameter NX bound to: 10 - type: integer 
	Parameter NY bound to: 8 - type: integer 
	Parameter X_UNIT bound to: 64 - type: integer 
	Parameter Y_UNIT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'print_grid' (21#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/DIV_GRID/print_grid.sv:1]
WARNING: [Synth 8-7071] port 'zone_id' of module 'print_grid' is unconnected for instance 'u_print_grid' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
WARNING: [Synth 8-7023] instance 'u_print_grid' of module 'print_grid' has 11 connections declared, but only 10 given [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'TOP_Hand_Signal' (22#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/new/TOP_Hand_Signal.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_Top' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
	Parameter COUNT_BIT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:51]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (23#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Packet_Controller' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
	Parameter BYTES_PER_PACKET bound to: 4 - type: integer 
	Parameter PACKET_COUNT bound to: 10 - type: integer 
	Parameter TIMER_100MS bound to: 12500000 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSMIT bound to: 2'b01 
	Parameter WAIT_TIMER bound to: 2'b10 
	Parameter COOLDOWN bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:161]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Packet_Controller' (24#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:84]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
	Parameter SLAVE_CS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SCLK_DIV bound to: 125 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CP_DELAY bound to: 1 - type: integer 
	Parameter CP0 bound to: 2 - type: integer 
	Parameter CP1 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (25#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:224]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_Top' (26#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/SPI/SPI_Master_Top.v:3]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
	Parameter kGenerateSerialClk bound to: 0 - type: bool 
	Parameter kClkPrimitive bound to: PLL - type: string 
	Parameter kClkRange bound to: 1 - type: integer 
	Parameter kRstActiveHigh bound to: 1 - type: bool 
	Parameter kD0Swap bound to: 0 - type: bool 
	Parameter kD1Swap bound to: 0 - type: bool 
	Parameter kD2Swap bound to: 0 - type: bool 
	Parameter kClkSwap bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (27#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (28#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/SyncAsyncReset.vhd:72]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (29#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (30#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (31#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/HDMI/rgb2dvi.vhd:94]
INFO: [Synth 8-6155] done synthesizing module 'TOP_OV7670_HDMI' (32#1) [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/sources_1/TOP/new/TOP_OV7670_HDMI.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.059 ; gain = 80.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.059 ; gain = 80.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.059 ; gain = 80.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1183.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_pclk_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.srcs/constrs_1/imports/source/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_OV7670_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_OV7670_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1285.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1285.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.828 ; gain = 183.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.828 ; gain = 183.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1285.828 ; gain = 183.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'hpd_state_reg' in module 'OV7670_Master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_Packet_Controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                HPD_IDLE |                             0001 |                               00
                 HPD_LOW |                             0010 |                               01
              HPD_STABLE |                             0100 |                               10
                HPD_HIGH |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hpd_state_reg' using encoding 'one-hot' in module 'OV7670_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                TRANSMIT |                               01 |                               01
                COOLDOWN |                               10 |                               11
              WAIT_TIMER |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_Packet_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                CP_DELAY |                               01 |                               01
                     CP0 |                               10 |                               10
                     CP1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_Master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1285.828 ; gain = 183.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 9     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 162   
	               29 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   4 Input   29 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 3     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	  10 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 11    
	  10 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 279   
	   7 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1340.086 ; gain = 237.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------+---------------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                        | Depth x Width | Implemented As | 
+----------------+---------------------------------------------------+---------------+----------------+
|rom             | p_0_out                                           | 131072x16     | LUT            | 
|TOP_OV7670_HDMI | U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg_rep | 256x16        | Block RAM      | 
+----------------+---------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TOP_OV7670_HDMI | U_Frame_Buffer/mem_reg | 75 K x 16(NO_CHANGE)   | W |   | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 1340.086 ; gain = 237.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|TOP_OV7670_HDMI | U_Frame_Buffer/mem_reg | 75 K x 16(NO_CHANGE)   | W |   | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_disp/U_Frame_Buffer/mem_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    66|
|3     |LUT1       |    16|
|4     |LUT2       |   319|
|5     |LUT3       |   125|
|6     |LUT4       |   257|
|7     |LUT5       |   269|
|8     |LUT6       |  3219|
|9     |MUXF7      |   899|
|10    |MUXF8      |   320|
|11    |OSERDESE2  |     8|
|13    |PLLE2_BASE |     1|
|14    |RAMB18E1   |     1|
|15    |RAMB36E1   |    48|
|18    |FDCE       |   139|
|19    |FDPE       |     4|
|20    |FDRE       |  5517|
|21    |FDSE       |    25|
|22    |IBUF       |    14|
|23    |IBUFG      |     1|
|24    |OBUF       |     7|
|25    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1460.270 ; gain = 357.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:41 . Memory (MB): peak = 1460.270 ; gain = 254.742
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1460.270 ; gain = 357.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1460.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1340 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_pclk_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TOP_OV7670_HDMI' is not ideal for floorplanning, since the cellview 'hand_signal' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1460.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 1460.270 ; gain = 357.512
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/working/FPAG_Harman/250718_OV7670_HDMI_V2/250718_OV7670_HDMI_V2.runs/synth_1/TOP_OV7670_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_OV7670_HDMI_utilization_synth.rpt -pb TOP_OV7670_HDMI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 16:59:23 2025...
