INFO: [HLS 200-10] Running '/tools/amd/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'guilherme.manske' on host 'cadmicro-inf-el8-623207' (Linux_x86_64 version 4.18.0-553.22.1.el8_10.x86_64) on Tue Jan 14 16:09:25 -03 2025
INFO: [HLS 200-10] On os "Rocky Linux release 8.10 (Green Obsidian)"
INFO: [HLS 200-10] In directory '/home/gme/guilherme.manske/ip/divisor'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/gme/guilherme.manske/ip/divisor/vitis/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/gme/guilherme.manske/ip/divisor/vitis/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project vitis 
INFO: [HLS 200-10] Opening project '/home/gme/guilherme.manske/ip/divisor/vitis'.
INFO: [HLS 200-1510] Running: set_top div 
INFO: [HLS 200-1510] Running: add_files src/div.cpp 
INFO: [HLS 200-10] Adding design file 'src/div.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/gme/guilherme.manske/ip/divisor/vitis/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=divisor
INFO: [HLS 200-1464] Running solution command: config_export -library=Arith
INFO: [HLS 200-1464] Running solution command: config_export -vendor=GbManske
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name divisor -library Arith -vendor GbManske 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 16:09:31 2025...
INFO: [HLS 200-802] Generated output file vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 6.25 seconds. CPU system time: 0.18 seconds. Elapsed time: 15.75 seconds; current allocated memory: 6.105 MB.
INFO: [HLS 200-112] Total CPU user time: 7.04 seconds. Total CPU system time: 0.29 seconds. Total elapsed time: 42.78 seconds; peak allocated memory: 268.910 MB.
