module module_0 (
    input id_1,
    output [1 : 1 'b0] id_2,
    input logic [id_1 : id_1] id_3,
    input id_4
);
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_1),
      .id_4(id_3)
  );
endmodule
