--	Registradores de interface do RISC-V
-- Thiago Cardoso e Thiago Gomes


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ex_mem is

generic(WSIZE : natural := 32);      
    
port(
	clk : in std_logic;
	
	wb_in, m_in, branch_in, zero_in : in std_logic;
	wb_out, m_out, branch_out, zero_out : out std_logic;
	rs2_in, rd_in : in std_logic_vector(4 downto 0);
	rs2_out, rd_out : out std_logic_vector(4 downto 0);
	pc_in, imm_in, ula_in : in std_logic_vector(WSIZE -1 downto 0);
	pc_out, imm_out, ula_out : out std_logic_vector(WSIZE -1 downto 0);
	
	
	--instr_in : in std_logic_vector(WSIZE -1 downto 0);
	--instr_out : out std_logic_vector(WSIZE -1 downto 0)
);
end ex_mem;

architecture main of ex_mem is

begin

process(clk) begin

	if rising_edge(clk) then
		pc_out <= pc_in;
		instr_out <= instr_in;
	end if;

end process;

end main;