
Studio_G15.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a768  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800a940  0800a940  0000b940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a998  0800a998  0000c23c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a998  0800a998  0000b998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9a0  0800a9a0  0000c23c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9a0  0800a9a0  0000b9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a9a4  0800a9a4  0000b9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20000000  0800a9a8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f94  20000240  0800abe4  0000c240  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200011d4  0800abe4  0000d1d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c23c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ef0e  00000000  00000000  0000c26c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b35  00000000  00000000  0002b17a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d0  00000000  00000000  0002ecb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011b9  00000000  00000000  00030380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a152  00000000  00000000  00031539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d349  00000000  00000000  0005b68b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001153e3  00000000  00000000  000789d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018ddb7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063ac  00000000  00000000  0018ddfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001941a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000240 	.word	0x20000240
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a928 	.word	0x0800a928

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000244 	.word	0x20000244
 8000214:	0800a928 	.word	0x0800a928

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_frsub>:
 8000bf4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	e002      	b.n	8000c00 <__addsf3>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_fsub>:
 8000bfc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c00 <__addsf3>:
 8000c00:	0042      	lsls	r2, r0, #1
 8000c02:	bf1f      	itttt	ne
 8000c04:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c08:	ea92 0f03 	teqne	r2, r3
 8000c0c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c10:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c14:	d06a      	beq.n	8000cec <__addsf3+0xec>
 8000c16:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c1a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1e:	bfc1      	itttt	gt
 8000c20:	18d2      	addgt	r2, r2, r3
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	4048      	eorgt	r0, r1
 8000c26:	4041      	eorgt	r1, r0
 8000c28:	bfb8      	it	lt
 8000c2a:	425b      	neglt	r3, r3
 8000c2c:	2b19      	cmp	r3, #25
 8000c2e:	bf88      	it	hi
 8000c30:	4770      	bxhi	lr
 8000c32:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c3e:	bf18      	it	ne
 8000c40:	4240      	negne	r0, r0
 8000c42:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c46:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c4a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c4e:	bf18      	it	ne
 8000c50:	4249      	negne	r1, r1
 8000c52:	ea92 0f03 	teq	r2, r3
 8000c56:	d03f      	beq.n	8000cd8 <__addsf3+0xd8>
 8000c58:	f1a2 0201 	sub.w	r2, r2, #1
 8000c5c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c60:	eb10 000c 	adds.w	r0, r0, ip
 8000c64:	f1c3 0320 	rsb	r3, r3, #32
 8000c68:	fa01 f103 	lsl.w	r1, r1, r3
 8000c6c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c70:	d502      	bpl.n	8000c78 <__addsf3+0x78>
 8000c72:	4249      	negs	r1, r1
 8000c74:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c78:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c7c:	d313      	bcc.n	8000ca6 <__addsf3+0xa6>
 8000c7e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c82:	d306      	bcc.n	8000c92 <__addsf3+0x92>
 8000c84:	0840      	lsrs	r0, r0, #1
 8000c86:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c8a:	f102 0201 	add.w	r2, r2, #1
 8000c8e:	2afe      	cmp	r2, #254	@ 0xfe
 8000c90:	d251      	bcs.n	8000d36 <__addsf3+0x136>
 8000c92:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c9a:	bf08      	it	eq
 8000c9c:	f020 0001 	biceq.w	r0, r0, #1
 8000ca0:	ea40 0003 	orr.w	r0, r0, r3
 8000ca4:	4770      	bx	lr
 8000ca6:	0049      	lsls	r1, r1, #1
 8000ca8:	eb40 0000 	adc.w	r0, r0, r0
 8000cac:	3a01      	subs	r2, #1
 8000cae:	bf28      	it	cs
 8000cb0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cb4:	d2ed      	bcs.n	8000c92 <__addsf3+0x92>
 8000cb6:	fab0 fc80 	clz	ip, r0
 8000cba:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cbe:	ebb2 020c 	subs.w	r2, r2, ip
 8000cc2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc6:	bfaa      	itet	ge
 8000cc8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ccc:	4252      	neglt	r2, r2
 8000cce:	4318      	orrge	r0, r3
 8000cd0:	bfbc      	itt	lt
 8000cd2:	40d0      	lsrlt	r0, r2
 8000cd4:	4318      	orrlt	r0, r3
 8000cd6:	4770      	bx	lr
 8000cd8:	f092 0f00 	teq	r2, #0
 8000cdc:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ce0:	bf06      	itte	eq
 8000ce2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ce6:	3201      	addeq	r2, #1
 8000ce8:	3b01      	subne	r3, #1
 8000cea:	e7b5      	b.n	8000c58 <__addsf3+0x58>
 8000cec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cf0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf4:	bf18      	it	ne
 8000cf6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cfa:	d021      	beq.n	8000d40 <__addsf3+0x140>
 8000cfc:	ea92 0f03 	teq	r2, r3
 8000d00:	d004      	beq.n	8000d0c <__addsf3+0x10c>
 8000d02:	f092 0f00 	teq	r2, #0
 8000d06:	bf08      	it	eq
 8000d08:	4608      	moveq	r0, r1
 8000d0a:	4770      	bx	lr
 8000d0c:	ea90 0f01 	teq	r0, r1
 8000d10:	bf1c      	itt	ne
 8000d12:	2000      	movne	r0, #0
 8000d14:	4770      	bxne	lr
 8000d16:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d1a:	d104      	bne.n	8000d26 <__addsf3+0x126>
 8000d1c:	0040      	lsls	r0, r0, #1
 8000d1e:	bf28      	it	cs
 8000d20:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d24:	4770      	bx	lr
 8000d26:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d2a:	bf3c      	itt	cc
 8000d2c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d30:	4770      	bxcc	lr
 8000d32:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d36:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d3a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d3e:	4770      	bx	lr
 8000d40:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d44:	bf16      	itet	ne
 8000d46:	4608      	movne	r0, r1
 8000d48:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d4c:	4601      	movne	r1, r0
 8000d4e:	0242      	lsls	r2, r0, #9
 8000d50:	bf06      	itte	eq
 8000d52:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d56:	ea90 0f01 	teqeq	r0, r1
 8000d5a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d5e:	4770      	bx	lr

08000d60 <__aeabi_ui2f>:
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	e004      	b.n	8000d70 <__aeabi_i2f+0x8>
 8000d66:	bf00      	nop

08000d68 <__aeabi_i2f>:
 8000d68:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d6c:	bf48      	it	mi
 8000d6e:	4240      	negmi	r0, r0
 8000d70:	ea5f 0c00 	movs.w	ip, r0
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d7c:	4601      	mov	r1, r0
 8000d7e:	f04f 0000 	mov.w	r0, #0
 8000d82:	e01c      	b.n	8000dbe <__aeabi_l2f+0x2a>

08000d84 <__aeabi_ul2f>:
 8000d84:	ea50 0201 	orrs.w	r2, r0, r1
 8000d88:	bf08      	it	eq
 8000d8a:	4770      	bxeq	lr
 8000d8c:	f04f 0300 	mov.w	r3, #0
 8000d90:	e00a      	b.n	8000da8 <__aeabi_l2f+0x14>
 8000d92:	bf00      	nop

08000d94 <__aeabi_l2f>:
 8000d94:	ea50 0201 	orrs.w	r2, r0, r1
 8000d98:	bf08      	it	eq
 8000d9a:	4770      	bxeq	lr
 8000d9c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000da0:	d502      	bpl.n	8000da8 <__aeabi_l2f+0x14>
 8000da2:	4240      	negs	r0, r0
 8000da4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da8:	ea5f 0c01 	movs.w	ip, r1
 8000dac:	bf02      	ittt	eq
 8000dae:	4684      	moveq	ip, r0
 8000db0:	4601      	moveq	r1, r0
 8000db2:	2000      	moveq	r0, #0
 8000db4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000db8:	bf08      	it	eq
 8000dba:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dbe:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dc2:	fabc f28c 	clz	r2, ip
 8000dc6:	3a08      	subs	r2, #8
 8000dc8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dcc:	db10      	blt.n	8000df0 <__aeabi_l2f+0x5c>
 8000dce:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd8:	f1c2 0220 	rsb	r2, r2, #32
 8000ddc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000de0:	fa20 f202 	lsr.w	r2, r0, r2
 8000de4:	eb43 0002 	adc.w	r0, r3, r2
 8000de8:	bf08      	it	eq
 8000dea:	f020 0001 	biceq.w	r0, r0, #1
 8000dee:	4770      	bx	lr
 8000df0:	f102 0220 	add.w	r2, r2, #32
 8000df4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df8:	f1c2 0220 	rsb	r2, r2, #32
 8000dfc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e00:	fa21 f202 	lsr.w	r2, r1, r2
 8000e04:	eb43 0002 	adc.w	r0, r3, r2
 8000e08:	bf08      	it	eq
 8000e0a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0e:	4770      	bx	lr

08000e10 <__aeabi_uldivmod>:
 8000e10:	b953      	cbnz	r3, 8000e28 <__aeabi_uldivmod+0x18>
 8000e12:	b94a      	cbnz	r2, 8000e28 <__aeabi_uldivmod+0x18>
 8000e14:	2900      	cmp	r1, #0
 8000e16:	bf08      	it	eq
 8000e18:	2800      	cmpeq	r0, #0
 8000e1a:	bf1c      	itt	ne
 8000e1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000e20:	f04f 30ff 	movne.w	r0, #4294967295
 8000e24:	f000 b96a 	b.w	80010fc <__aeabi_idiv0>
 8000e28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e30:	f000 f806 	bl	8000e40 <__udivmoddi4>
 8000e34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e3c:	b004      	add	sp, #16
 8000e3e:	4770      	bx	lr

08000e40 <__udivmoddi4>:
 8000e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e44:	9d08      	ldr	r5, [sp, #32]
 8000e46:	460c      	mov	r4, r1
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d14e      	bne.n	8000eea <__udivmoddi4+0xaa>
 8000e4c:	4694      	mov	ip, r2
 8000e4e:	458c      	cmp	ip, r1
 8000e50:	4686      	mov	lr, r0
 8000e52:	fab2 f282 	clz	r2, r2
 8000e56:	d962      	bls.n	8000f1e <__udivmoddi4+0xde>
 8000e58:	b14a      	cbz	r2, 8000e6e <__udivmoddi4+0x2e>
 8000e5a:	f1c2 0320 	rsb	r3, r2, #32
 8000e5e:	4091      	lsls	r1, r2
 8000e60:	fa20 f303 	lsr.w	r3, r0, r3
 8000e64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e68:	4319      	orrs	r1, r3
 8000e6a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f f68c 	uxth.w	r6, ip
 8000e76:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e7a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e7e:	fb07 1114 	mls	r1, r7, r4, r1
 8000e82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e86:	fb04 f106 	mul.w	r1, r4, r6
 8000e8a:	4299      	cmp	r1, r3
 8000e8c:	d90a      	bls.n	8000ea4 <__udivmoddi4+0x64>
 8000e8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e92:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e96:	f080 8112 	bcs.w	80010be <__udivmoddi4+0x27e>
 8000e9a:	4299      	cmp	r1, r3
 8000e9c:	f240 810f 	bls.w	80010be <__udivmoddi4+0x27e>
 8000ea0:	3c02      	subs	r4, #2
 8000ea2:	4463      	add	r3, ip
 8000ea4:	1a59      	subs	r1, r3, r1
 8000ea6:	fa1f f38e 	uxth.w	r3, lr
 8000eaa:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eae:	fb07 1110 	mls	r1, r7, r0, r1
 8000eb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb6:	fb00 f606 	mul.w	r6, r0, r6
 8000eba:	429e      	cmp	r6, r3
 8000ebc:	d90a      	bls.n	8000ed4 <__udivmoddi4+0x94>
 8000ebe:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec6:	f080 80fc 	bcs.w	80010c2 <__udivmoddi4+0x282>
 8000eca:	429e      	cmp	r6, r3
 8000ecc:	f240 80f9 	bls.w	80010c2 <__udivmoddi4+0x282>
 8000ed0:	4463      	add	r3, ip
 8000ed2:	3802      	subs	r0, #2
 8000ed4:	1b9b      	subs	r3, r3, r6
 8000ed6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000eda:	2100      	movs	r1, #0
 8000edc:	b11d      	cbz	r5, 8000ee6 <__udivmoddi4+0xa6>
 8000ede:	40d3      	lsrs	r3, r2
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	428b      	cmp	r3, r1
 8000eec:	d905      	bls.n	8000efa <__udivmoddi4+0xba>
 8000eee:	b10d      	cbz	r5, 8000ef4 <__udivmoddi4+0xb4>
 8000ef0:	e9c5 0100 	strd	r0, r1, [r5]
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e7f5      	b.n	8000ee6 <__udivmoddi4+0xa6>
 8000efa:	fab3 f183 	clz	r1, r3
 8000efe:	2900      	cmp	r1, #0
 8000f00:	d146      	bne.n	8000f90 <__udivmoddi4+0x150>
 8000f02:	42a3      	cmp	r3, r4
 8000f04:	d302      	bcc.n	8000f0c <__udivmoddi4+0xcc>
 8000f06:	4290      	cmp	r0, r2
 8000f08:	f0c0 80f0 	bcc.w	80010ec <__udivmoddi4+0x2ac>
 8000f0c:	1a86      	subs	r6, r0, r2
 8000f0e:	eb64 0303 	sbc.w	r3, r4, r3
 8000f12:	2001      	movs	r0, #1
 8000f14:	2d00      	cmp	r5, #0
 8000f16:	d0e6      	beq.n	8000ee6 <__udivmoddi4+0xa6>
 8000f18:	e9c5 6300 	strd	r6, r3, [r5]
 8000f1c:	e7e3      	b.n	8000ee6 <__udivmoddi4+0xa6>
 8000f1e:	2a00      	cmp	r2, #0
 8000f20:	f040 8090 	bne.w	8001044 <__udivmoddi4+0x204>
 8000f24:	eba1 040c 	sub.w	r4, r1, ip
 8000f28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f2c:	fa1f f78c 	uxth.w	r7, ip
 8000f30:	2101      	movs	r1, #1
 8000f32:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f36:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f3a:	fb08 4416 	mls	r4, r8, r6, r4
 8000f3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f42:	fb07 f006 	mul.w	r0, r7, r6
 8000f46:	4298      	cmp	r0, r3
 8000f48:	d908      	bls.n	8000f5c <__udivmoddi4+0x11c>
 8000f4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f52:	d202      	bcs.n	8000f5a <__udivmoddi4+0x11a>
 8000f54:	4298      	cmp	r0, r3
 8000f56:	f200 80cd 	bhi.w	80010f4 <__udivmoddi4+0x2b4>
 8000f5a:	4626      	mov	r6, r4
 8000f5c:	1a1c      	subs	r4, r3, r0
 8000f5e:	fa1f f38e 	uxth.w	r3, lr
 8000f62:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f66:	fb08 4410 	mls	r4, r8, r0, r4
 8000f6a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f6e:	fb00 f707 	mul.w	r7, r0, r7
 8000f72:	429f      	cmp	r7, r3
 8000f74:	d908      	bls.n	8000f88 <__udivmoddi4+0x148>
 8000f76:	eb1c 0303 	adds.w	r3, ip, r3
 8000f7a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f7e:	d202      	bcs.n	8000f86 <__udivmoddi4+0x146>
 8000f80:	429f      	cmp	r7, r3
 8000f82:	f200 80b0 	bhi.w	80010e6 <__udivmoddi4+0x2a6>
 8000f86:	4620      	mov	r0, r4
 8000f88:	1bdb      	subs	r3, r3, r7
 8000f8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f8e:	e7a5      	b.n	8000edc <__udivmoddi4+0x9c>
 8000f90:	f1c1 0620 	rsb	r6, r1, #32
 8000f94:	408b      	lsls	r3, r1
 8000f96:	fa22 f706 	lsr.w	r7, r2, r6
 8000f9a:	431f      	orrs	r7, r3
 8000f9c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000fa0:	fa04 f301 	lsl.w	r3, r4, r1
 8000fa4:	ea43 030c 	orr.w	r3, r3, ip
 8000fa8:	40f4      	lsrs	r4, r6
 8000faa:	fa00 f801 	lsl.w	r8, r0, r1
 8000fae:	0c38      	lsrs	r0, r7, #16
 8000fb0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000fb4:	fbb4 fef0 	udiv	lr, r4, r0
 8000fb8:	fa1f fc87 	uxth.w	ip, r7
 8000fbc:	fb00 441e 	mls	r4, r0, lr, r4
 8000fc0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000fc4:	fb0e f90c 	mul.w	r9, lr, ip
 8000fc8:	45a1      	cmp	r9, r4
 8000fca:	fa02 f201 	lsl.w	r2, r2, r1
 8000fce:	d90a      	bls.n	8000fe6 <__udivmoddi4+0x1a6>
 8000fd0:	193c      	adds	r4, r7, r4
 8000fd2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000fd6:	f080 8084 	bcs.w	80010e2 <__udivmoddi4+0x2a2>
 8000fda:	45a1      	cmp	r9, r4
 8000fdc:	f240 8081 	bls.w	80010e2 <__udivmoddi4+0x2a2>
 8000fe0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fe4:	443c      	add	r4, r7
 8000fe6:	eba4 0409 	sub.w	r4, r4, r9
 8000fea:	fa1f f983 	uxth.w	r9, r3
 8000fee:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ff2:	fb00 4413 	mls	r4, r0, r3, r4
 8000ff6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ffa:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ffe:	45a4      	cmp	ip, r4
 8001000:	d907      	bls.n	8001012 <__udivmoddi4+0x1d2>
 8001002:	193c      	adds	r4, r7, r4
 8001004:	f103 30ff 	add.w	r0, r3, #4294967295
 8001008:	d267      	bcs.n	80010da <__udivmoddi4+0x29a>
 800100a:	45a4      	cmp	ip, r4
 800100c:	d965      	bls.n	80010da <__udivmoddi4+0x29a>
 800100e:	3b02      	subs	r3, #2
 8001010:	443c      	add	r4, r7
 8001012:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001016:	fba0 9302 	umull	r9, r3, r0, r2
 800101a:	eba4 040c 	sub.w	r4, r4, ip
 800101e:	429c      	cmp	r4, r3
 8001020:	46ce      	mov	lr, r9
 8001022:	469c      	mov	ip, r3
 8001024:	d351      	bcc.n	80010ca <__udivmoddi4+0x28a>
 8001026:	d04e      	beq.n	80010c6 <__udivmoddi4+0x286>
 8001028:	b155      	cbz	r5, 8001040 <__udivmoddi4+0x200>
 800102a:	ebb8 030e 	subs.w	r3, r8, lr
 800102e:	eb64 040c 	sbc.w	r4, r4, ip
 8001032:	fa04 f606 	lsl.w	r6, r4, r6
 8001036:	40cb      	lsrs	r3, r1
 8001038:	431e      	orrs	r6, r3
 800103a:	40cc      	lsrs	r4, r1
 800103c:	e9c5 6400 	strd	r6, r4, [r5]
 8001040:	2100      	movs	r1, #0
 8001042:	e750      	b.n	8000ee6 <__udivmoddi4+0xa6>
 8001044:	f1c2 0320 	rsb	r3, r2, #32
 8001048:	fa20 f103 	lsr.w	r1, r0, r3
 800104c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001050:	fa24 f303 	lsr.w	r3, r4, r3
 8001054:	4094      	lsls	r4, r2
 8001056:	430c      	orrs	r4, r1
 8001058:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800105c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001060:	fa1f f78c 	uxth.w	r7, ip
 8001064:	fbb3 f0f8 	udiv	r0, r3, r8
 8001068:	fb08 3110 	mls	r1, r8, r0, r3
 800106c:	0c23      	lsrs	r3, r4, #16
 800106e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001072:	fb00 f107 	mul.w	r1, r0, r7
 8001076:	4299      	cmp	r1, r3
 8001078:	d908      	bls.n	800108c <__udivmoddi4+0x24c>
 800107a:	eb1c 0303 	adds.w	r3, ip, r3
 800107e:	f100 36ff 	add.w	r6, r0, #4294967295
 8001082:	d22c      	bcs.n	80010de <__udivmoddi4+0x29e>
 8001084:	4299      	cmp	r1, r3
 8001086:	d92a      	bls.n	80010de <__udivmoddi4+0x29e>
 8001088:	3802      	subs	r0, #2
 800108a:	4463      	add	r3, ip
 800108c:	1a5b      	subs	r3, r3, r1
 800108e:	b2a4      	uxth	r4, r4
 8001090:	fbb3 f1f8 	udiv	r1, r3, r8
 8001094:	fb08 3311 	mls	r3, r8, r1, r3
 8001098:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800109c:	fb01 f307 	mul.w	r3, r1, r7
 80010a0:	42a3      	cmp	r3, r4
 80010a2:	d908      	bls.n	80010b6 <__udivmoddi4+0x276>
 80010a4:	eb1c 0404 	adds.w	r4, ip, r4
 80010a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80010ac:	d213      	bcs.n	80010d6 <__udivmoddi4+0x296>
 80010ae:	42a3      	cmp	r3, r4
 80010b0:	d911      	bls.n	80010d6 <__udivmoddi4+0x296>
 80010b2:	3902      	subs	r1, #2
 80010b4:	4464      	add	r4, ip
 80010b6:	1ae4      	subs	r4, r4, r3
 80010b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80010bc:	e739      	b.n	8000f32 <__udivmoddi4+0xf2>
 80010be:	4604      	mov	r4, r0
 80010c0:	e6f0      	b.n	8000ea4 <__udivmoddi4+0x64>
 80010c2:	4608      	mov	r0, r1
 80010c4:	e706      	b.n	8000ed4 <__udivmoddi4+0x94>
 80010c6:	45c8      	cmp	r8, r9
 80010c8:	d2ae      	bcs.n	8001028 <__udivmoddi4+0x1e8>
 80010ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80010ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80010d2:	3801      	subs	r0, #1
 80010d4:	e7a8      	b.n	8001028 <__udivmoddi4+0x1e8>
 80010d6:	4631      	mov	r1, r6
 80010d8:	e7ed      	b.n	80010b6 <__udivmoddi4+0x276>
 80010da:	4603      	mov	r3, r0
 80010dc:	e799      	b.n	8001012 <__udivmoddi4+0x1d2>
 80010de:	4630      	mov	r0, r6
 80010e0:	e7d4      	b.n	800108c <__udivmoddi4+0x24c>
 80010e2:	46d6      	mov	lr, sl
 80010e4:	e77f      	b.n	8000fe6 <__udivmoddi4+0x1a6>
 80010e6:	4463      	add	r3, ip
 80010e8:	3802      	subs	r0, #2
 80010ea:	e74d      	b.n	8000f88 <__udivmoddi4+0x148>
 80010ec:	4606      	mov	r6, r0
 80010ee:	4623      	mov	r3, r4
 80010f0:	4608      	mov	r0, r1
 80010f2:	e70f      	b.n	8000f14 <__udivmoddi4+0xd4>
 80010f4:	3e02      	subs	r6, #2
 80010f6:	4463      	add	r3, ip
 80010f8:	e730      	b.n	8000f5c <__udivmoddi4+0x11c>
 80010fa:	bf00      	nop

080010fc <__aeabi_idiv0>:
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <easyCase>:
void Reset(){
	registerFrame[0x01].U16 = 0;
	registerFrame[0x10].U16 = 0;
}

void easyCase(){
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
	base.Base_case = registerFrame[0x01].U16;
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <easyCase+0x28>)
 8001106:	885a      	ldrh	r2, [r3, #2]
 8001108:	4b08      	ldr	r3, [pc, #32]	@ (800112c <easyCase+0x2c>)
 800110a:	86da      	strh	r2, [r3, #54]	@ 0x36
	base.Vacuum_case = registerFrame[0x02].U16;
 800110c:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <easyCase+0x28>)
 800110e:	889a      	ldrh	r2, [r3, #4]
 8001110:	4b06      	ldr	r3, [pc, #24]	@ (800112c <easyCase+0x2c>)
 8001112:	871a      	strh	r2, [r3, #56]	@ 0x38
	base.Gripper_case = registerFrame[0x03].U16;
 8001114:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <easyCase+0x28>)
 8001116:	88da      	ldrh	r2, [r3, #6]
 8001118:	4b04      	ldr	r3, [pc, #16]	@ (800112c <easyCase+0x2c>)
 800111a:	875a      	strh	r2, [r3, #58]	@ 0x3a
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	20001030 	.word	0x20001030
 800112c:	20000284 	.word	0x20000284

08001130 <Heartbeat>:

void Heartbeat(){
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
	registerFrame[0x00].U16 = 22881;
 8001134:	4b04      	ldr	r3, [pc, #16]	@ (8001148 <Heartbeat+0x18>)
 8001136:	f645 1261 	movw	r2, #22881	@ 0x5961
 800113a:	801a      	strh	r2, [r3, #0]
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20001030 	.word	0x20001030

0800114c <Routine>:

void Routine(){
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	if(registerFrame[0x00].U16 == 18537)
 8001150:	4b28      	ldr	r3, [pc, #160]	@ (80011f4 <Routine+0xa8>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f644 0269 	movw	r2, #18537	@ 0x4869
 8001158:	4293      	cmp	r3, r2
 800115a:	d149      	bne.n	80011f0 <Routine+0xa4>
	{
		//Gripper 0x04 not sure!?!?
		registerFrame[0x04].U16 = base.ReedStatus;   					//Gripper status 0b0010 = 0000 0000 0000 0010
 800115c:	4b26      	ldr	r3, [pc, #152]	@ (80011f8 <Routine+0xac>)
 800115e:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8001160:	4b24      	ldr	r3, [pc, #144]	@ (80011f4 <Routine+0xa8>)
 8001162:	811a      	strh	r2, [r3, #8]
		registerFrame[0x10].U16 = base.BaseStatus;							//Z-axis status 0010 = 1
 8001164:	4b24      	ldr	r3, [pc, #144]	@ (80011f8 <Routine+0xac>)
 8001166:	881a      	ldrh	r2, [r3, #0]
 8001168:	4b22      	ldr	r3, [pc, #136]	@ (80011f4 <Routine+0xa8>)
 800116a:	841a      	strh	r2, [r3, #32]
		registerFrame[0x11].U16 = AMT.Linear_Position			*10;	//Z-axis position
 800116c:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <Routine+0xb0>)
 800116e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001172:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001176:	ee67 7a87 	vmul.f32	s15, s15, s14
 800117a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800117e:	ee17 3a90 	vmov	r3, s15
 8001182:	b29a      	uxth	r2, r3
 8001184:	4b1b      	ldr	r3, [pc, #108]	@ (80011f4 <Routine+0xa8>)
 8001186:	845a      	strh	r2, [r3, #34]	@ 0x22
		registerFrame[0x12].U16 = fabs(AMT.Linear_Velocity)		*10;	//Z-axis speed
 8001188:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <Routine+0xb0>)
 800118a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800118e:	eef0 7ae7 	vabs.f32	s15, s15
 8001192:	ee17 0a90 	vmov	r0, s15
 8001196:	f7ff f9a3 	bl	80004e0 <__aeabi_f2d>
 800119a:	f04f 0200 	mov.w	r2, #0
 800119e:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <Routine+0xb4>)
 80011a0:	f7ff f9f6 	bl	8000590 <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f7ff fcb2 	bl	8000b14 <__aeabi_d2uiz>
 80011b0:	4603      	mov	r3, r0
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	4b0f      	ldr	r3, [pc, #60]	@ (80011f4 <Routine+0xa8>)
 80011b6:	849a      	strh	r2, [r3, #36]	@ 0x24
		registerFrame[0x13].U16 = fabs(AMT.Linear_Acceleration)	*10;	//Z-axis acceleration
 80011b8:	4b10      	ldr	r3, [pc, #64]	@ (80011fc <Routine+0xb0>)
 80011ba:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80011be:	eef0 7ae7 	vabs.f32	s15, s15
 80011c2:	ee17 0a90 	vmov	r0, s15
 80011c6:	f7ff f98b 	bl	80004e0 <__aeabi_f2d>
 80011ca:	f04f 0200 	mov.w	r2, #0
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <Routine+0xb4>)
 80011d0:	f7ff f9de 	bl	8000590 <__aeabi_dmul>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	4610      	mov	r0, r2
 80011da:	4619      	mov	r1, r3
 80011dc:	f7ff fc9a 	bl	8000b14 <__aeabi_d2uiz>
 80011e0:	4603      	mov	r3, r0
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	4b03      	ldr	r3, [pc, #12]	@ (80011f4 <Routine+0xa8>)
 80011e6:	84da      	strh	r2, [r3, #38]	@ 0x26
		registerFrame[0x40].U16 = 4								*10;	//X-axis position
 80011e8:	4b02      	ldr	r3, [pc, #8]	@ (80011f4 <Routine+0xa8>)
 80011ea:	2228      	movs	r2, #40	@ 0x28
 80011ec:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	}
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20001030 	.word	0x20001030
 80011f8:	20000284 	.word	0x20000284
 80011fc:	20000a78 	.word	0x20000a78
 8001200:	40240000 	.word	0x40240000

08001204 <Vacuum>:

void Vacuum(){
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	if(registerFrame[0x02].U16 == 0b0000){
 8001208:	4b0d      	ldr	r3, [pc, #52]	@ (8001240 <Vacuum+0x3c>)
 800120a:	889b      	ldrh	r3, [r3, #4]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d108      	bne.n	8001222 <Vacuum+0x1e>
		base.Vacuum = 0;			//Vacuum status: Off
 8001210:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <Vacuum+0x40>)
 8001212:	2200      	movs	r2, #0
 8001214:	829a      	strh	r2, [r3, #20]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);			// Vacuum off
 8001216:	2200      	movs	r2, #0
 8001218:	2120      	movs	r1, #32
 800121a:	480b      	ldr	r0, [pc, #44]	@ (8001248 <Vacuum+0x44>)
 800121c:	f004 fa76 	bl	800570c <HAL_GPIO_WritePin>
	else if(registerFrame[0x02].U16 == 0b0001){
		base.Vacuum = 1;			//Vacuum status: On
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);			// Vacuum on

	}
}
 8001220:	e00b      	b.n	800123a <Vacuum+0x36>
	else if(registerFrame[0x02].U16 == 0b0001){
 8001222:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <Vacuum+0x3c>)
 8001224:	889b      	ldrh	r3, [r3, #4]
 8001226:	2b01      	cmp	r3, #1
 8001228:	d107      	bne.n	800123a <Vacuum+0x36>
		base.Vacuum = 1;			//Vacuum status: On
 800122a:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <Vacuum+0x40>)
 800122c:	2201      	movs	r2, #1
 800122e:	829a      	strh	r2, [r3, #20]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);			// Vacuum on
 8001230:	2201      	movs	r2, #1
 8001232:	2120      	movs	r1, #32
 8001234:	4804      	ldr	r0, [pc, #16]	@ (8001248 <Vacuum+0x44>)
 8001236:	f004 fa69 	bl	800570c <HAL_GPIO_WritePin>
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20001030 	.word	0x20001030
 8001244:	20000284 	.word	0x20000284
 8001248:	48000800 	.word	0x48000800

0800124c <GripperMovement>:

void GripperMovement(){
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	if(registerFrame[0x03].U16 == 0b0000){
 8001250:	4b14      	ldr	r3, [pc, #80]	@ (80012a4 <GripperMovement+0x58>)
 8001252:	88db      	ldrh	r3, [r3, #6]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d10f      	bne.n	8001278 <GripperMovement+0x2c>
		base.Gripper = 0;			//Gripper Movement: Backward
 8001258:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <GripperMovement+0x5c>)
 800125a:	2200      	movs	r2, #0
 800125c:	82da      	strh	r2, [r3, #22]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);			// Backward
 800125e:	2201      	movs	r2, #1
 8001260:	2110      	movs	r1, #16
 8001262:	4812      	ldr	r0, [pc, #72]	@ (80012ac <GripperMovement+0x60>)
 8001264:	f004 fa52 	bl	800570c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800126e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001272:	f004 fa4b 	bl	800570c <HAL_GPIO_WritePin>
	else if(registerFrame[0x03].U16 == 0b0001){
		base.Gripper = 1;			//Gripper Movement: Forward
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);			//Forward
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
	}
}
 8001276:	e012      	b.n	800129e <GripperMovement+0x52>
	else if(registerFrame[0x03].U16 == 0b0001){
 8001278:	4b0a      	ldr	r3, [pc, #40]	@ (80012a4 <GripperMovement+0x58>)
 800127a:	88db      	ldrh	r3, [r3, #6]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d10e      	bne.n	800129e <GripperMovement+0x52>
		base.Gripper = 1;			//Gripper Movement: Forward
 8001280:	4b09      	ldr	r3, [pc, #36]	@ (80012a8 <GripperMovement+0x5c>)
 8001282:	2201      	movs	r2, #1
 8001284:	82da      	strh	r2, [r3, #22]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);			//Forward
 8001286:	2200      	movs	r2, #0
 8001288:	2110      	movs	r1, #16
 800128a:	4808      	ldr	r0, [pc, #32]	@ (80012ac <GripperMovement+0x60>)
 800128c:	f004 fa3e 	bl	800570c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 8001290:	2201      	movs	r2, #1
 8001292:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001296:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800129a:	f004 fa37 	bl	800570c <HAL_GPIO_WritePin>
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20001030 	.word	0x20001030
 80012a8:	20000284 	.word	0x20000284
 80012ac:	48000800 	.word	0x48000800

080012b0 <SetShelves>:



void SetShelves(){
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
	registerFrame[0x10].U16 = 1; 		//Z-axis update z-xis moving status to "Set Shelves"
 80012b4:	4b17      	ldr	r3, [pc, #92]	@ (8001314 <SetShelves+0x64>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	841a      	strh	r2, [r3, #32]
	// save Position = floor[0] for moving to that position
	// set shelves 1 = 100 mm shelves 2 = 250 mm
	registerFrame[0x23].U16 = 10 *10; 	//0 = Position Shelve 1
 80012ba:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <SetShelves+0x64>)
 80012bc:	2264      	movs	r2, #100	@ 0x64
 80012be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	registerFrame[0x24].U16 = 20 *10;
 80012c2:	4b14      	ldr	r3, [pc, #80]	@ (8001314 <SetShelves+0x64>)
 80012c4:	22c8      	movs	r2, #200	@ 0xc8
 80012c6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	registerFrame[0x25].U16 = 30 *10;
 80012ca:	4b12      	ldr	r3, [pc, #72]	@ (8001314 <SetShelves+0x64>)
 80012cc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80012d0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
	registerFrame[0x26].U16 = 40 *10;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <SetShelves+0x64>)
 80012d6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80012da:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	registerFrame[0x27].U16 = 50 *10;
 80012de:	4b0d      	ldr	r3, [pc, #52]	@ (8001314 <SetShelves+0x64>)
 80012e0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80012e4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
	//finish
	if (base.sw == 1){
 80012e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <SetShelves+0x68>)
 80012ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d10c      	bne.n	800130a <SetShelves+0x5a>
		base.BaseStatus = 0;
 80012f0:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <SetShelves+0x68>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = base.BaseStatus;
 80012f6:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <SetShelves+0x68>)
 80012f8:	881a      	ldrh	r2, [r3, #0]
 80012fa:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <SetShelves+0x64>)
 80012fc:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = 0;
 80012fe:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <SetShelves+0x64>)
 8001300:	2200      	movs	r2, #0
 8001302:	841a      	strh	r2, [r3, #32]
		base.sw = 0;
 8001304:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <SetShelves+0x68>)
 8001306:	2200      	movs	r2, #0
 8001308:	87da      	strh	r2, [r3, #62]	@ 0x3e
	}
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	20001030 	.word	0x20001030
 8001318:	20000284 	.word	0x20000284

0800131c <RunPoint>:

void RunPoint(){
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
	base.GoalPoint = (registerFrame[0x30].U16)/10; //Get Goal point from BaseSytem(Point Mode) that we pick/write After pressing Run Button
 8001320:	4b12      	ldr	r3, [pc, #72]	@ (800136c <RunPoint+0x50>)
 8001322:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001326:	4a12      	ldr	r2, [pc, #72]	@ (8001370 <RunPoint+0x54>)
 8001328:	fba2 2303 	umull	r2, r3, r2, r3
 800132c:	08db      	lsrs	r3, r3, #3
 800132e:	b29a      	uxth	r2, r3
 8001330:	4b10      	ldr	r3, [pc, #64]	@ (8001374 <RunPoint+0x58>)
 8001332:	861a      	strh	r2, [r3, #48]	@ 0x30
	registerFrame[0x10].U16 = 16;
 8001334:	4b0d      	ldr	r3, [pc, #52]	@ (800136c <RunPoint+0x50>)
 8001336:	2210      	movs	r2, #16
 8001338:	841a      	strh	r2, [r3, #32]
//	Traject(j);
	//finish
	if(base.swp == 1){
 800133a:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <RunPoint+0x58>)
 800133c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001340:	2b01      	cmp	r3, #1
 8001342:	d10d      	bne.n	8001360 <RunPoint+0x44>
		base.BaseStatus = 0;
 8001344:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <RunPoint+0x58>)
 8001346:	2200      	movs	r2, #0
 8001348:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = base.BaseStatus;
 800134a:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <RunPoint+0x58>)
 800134c:	881a      	ldrh	r2, [r3, #0]
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <RunPoint+0x50>)
 8001350:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = 0;
 8001352:	4b06      	ldr	r3, [pc, #24]	@ (800136c <RunPoint+0x50>)
 8001354:	2200      	movs	r2, #0
 8001356:	841a      	strh	r2, [r3, #32]
		base.swp = 0;
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <RunPoint+0x58>)
 800135a:	2200      	movs	r2, #0
 800135c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
	}
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	20001030 	.word	0x20001030
 8001370:	cccccccd 	.word	0xcccccccd
 8001374:	20000284 	.word	0x20000284

08001378 <SetHome>:

void SetHome(){
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	registerFrame[0x10].U16 = 2;
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <SetHome+0x4c>)
 800137e:	2202      	movs	r2, #2
 8001380:	841a      	strh	r2, [r3, #32]
	base.MotorHome = 300;		// Set duty cycle to go upward at slowest speed
 8001382:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <SetHome+0x50>)
 8001384:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001388:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET)		// Top photo limit was triggered
 800138c:	2140      	movs	r1, #64	@ 0x40
 800138e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001392:	f004 f9a3 	bl	80056dc <HAL_GPIO_ReadPin>
 8001396:	4603      	mov	r3, r0
 8001398:	2b01      	cmp	r3, #1
 800139a:	d110      	bne.n	80013be <SetHome+0x46>
		{
			base.BaseStatus = 0;
 800139c:	4b0a      	ldr	r3, [pc, #40]	@ (80013c8 <SetHome+0x50>)
 800139e:	2200      	movs	r2, #0
 80013a0:	801a      	strh	r2, [r3, #0]
			base.MotorHome = 150;		// Set duty cycle to hold position gripper
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <SetHome+0x50>)
 80013a4:	2296      	movs	r2, #150	@ 0x96
 80013a6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
			AMT_encoder_reset(&AMT);	// Set linear position to ...
 80013aa:	4808      	ldr	r0, [pc, #32]	@ (80013cc <SetHome+0x54>)
 80013ac:	f000 f94e 	bl	800164c <AMT_encoder_reset>
			registerFrame[0x01].U16 = base.BaseStatus;
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <SetHome+0x50>)
 80013b2:	881a      	ldrh	r2, [r3, #0]
 80013b4:	4b03      	ldr	r3, [pc, #12]	@ (80013c4 <SetHome+0x4c>)
 80013b6:	805a      	strh	r2, [r3, #2]
			registerFrame[0x10].U16 = 0;
 80013b8:	4b02      	ldr	r3, [pc, #8]	@ (80013c4 <SetHome+0x4c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	841a      	strh	r2, [r3, #32]

		}
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20001030 	.word	0x20001030
 80013c8:	20000284 	.word	0x20000284
 80013cc:	20000a78 	.word	0x20000a78

080013d0 <RunJog>:

void RunJog(){
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
	base.Pick = registerFrame[0x21].U16 ; 	//Get Pick from BaseSystem
 80013d4:	4b13      	ldr	r3, [pc, #76]	@ (8001424 <RunJog+0x54>)
 80013d6:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <RunJog+0x58>)
 80013dc:	865a      	strh	r2, [r3, #50]	@ 0x32
	base.Place = registerFrame[0x22].U16 ;	//Get Place from BaseSystem
 80013de:	4b11      	ldr	r3, [pc, #68]	@ (8001424 <RunJog+0x54>)
 80013e0:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80013e4:	4b10      	ldr	r3, [pc, #64]	@ (8001428 <RunJog+0x58>)
 80013e6:	869a      	strh	r2, [r3, #52]	@ 0x34
	registerFrame[0x10].U16 = 4;
 80013e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <RunJog+0x54>)
 80013ea:	2204      	movs	r2, #4
 80013ec:	841a      	strh	r2, [r3, #32]
	registerFrame[0x10].U16 = 8;
 80013ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <RunJog+0x54>)
 80013f0:	2208      	movs	r2, #8
 80013f2:	841a      	strh	r2, [r3, #32]
	//pick place 5 time
	if(base.sp == 1){
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <RunJog+0x58>)
 80013f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d10d      	bne.n	800141a <RunJog+0x4a>
		base.BaseStatus = 0;
 80013fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001428 <RunJog+0x58>)
 8001400:	2200      	movs	r2, #0
 8001402:	801a      	strh	r2, [r3, #0]
		registerFrame[0x01].U16 = base.BaseStatus;
 8001404:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <RunJog+0x58>)
 8001406:	881a      	ldrh	r2, [r3, #0]
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <RunJog+0x54>)
 800140a:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = 0;
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <RunJog+0x54>)
 800140e:	2200      	movs	r2, #0
 8001410:	841a      	strh	r2, [r3, #32]
		base.sp = 0;
 8001412:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <RunJog+0x58>)
 8001414:	2200      	movs	r2, #0
 8001416:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	}
}
 800141a:	bf00      	nop
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	20001030 	.word	0x20001030
 8001428:	20000284 	.word	0x20000284

0800142c <AMT_encoder_init>:
float ALPHA = 0.3f;									// smoothing param

//-------------------------------------------Function Code-------------------------------------------------------//

void AMT_encoder_init(AMT_Encoder *AMT_data,TIM_HandleTypeDef *Encoder_timer)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
	AMT_data->EncoderTIM = Encoder_timer;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_Encoder_Start(AMT_data->EncoderTIM, TIM_CHANNEL_ALL);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001440:	213c      	movs	r1, #60	@ 0x3c
 8001442:	4618      	mov	r0, r3
 8001444:	f005 fe92 	bl	800716c <HAL_TIM_Encoder_Start>
	AMT_data->Position[QEI_NOW] = 0.0;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
	AMT_data->Position[QEI_PREV] = 0.0;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	605a      	str	r2, [r3, #4]
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	0000      	movs	r0, r0
	...

08001460 <AMT_encoder_update>:

void AMT_encoder_update(AMT_Encoder *AMT_data, TIM_HandleTypeDef *Encoder_timer, uint64_t current_time)
{
 8001460:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001464:	b086      	sub	sp, #24
 8001466:	af00      	add	r7, sp, #0
 8001468:	60f8      	str	r0, [r7, #12]
 800146a:	60b9      	str	r1, [r7, #8]
 800146c:	e9c7 2300 	strd	r2, r3, [r7]
	//collect data
	AMT_data->TimeStamp[QEI_NOW] = current_time;
 8001470:	68f9      	ldr	r1, [r7, #12]
 8001472:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001476:	e9c1 2302 	strd	r2, r3, [r1, #8]
	AMT_data->Position[QEI_NOW] = __HAL_TIM_GET_COUNTER(Encoder_timer);
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	601a      	str	r2, [r3, #0]

	//Postion 1 turn calculation
	AMT_data->QEIPostion_1turn = AMT_data->Position[QEI_NOW] % cnt_per_rev;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a69      	ldr	r2, [pc, #420]	@ (8001630 <AMT_encoder_update+0x1d0>)
 800148a:	6812      	ldr	r2, [r2, #0]
 800148c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001490:	fb01 f202 	mul.w	r2, r1, r2
 8001494:	1a9b      	subs	r3, r3, r2
 8001496:	461a      	mov	r2, r3
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	621a      	str	r2, [r3, #32]

	//calculate dx
	diffPosition = AMT_data->Position[QEI_NOW] - AMT_data->Position[QEI_PREV];
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	461a      	mov	r2, r3
 80014a8:	4b62      	ldr	r3, [pc, #392]	@ (8001634 <AMT_encoder_update+0x1d4>)
 80014aa:	601a      	str	r2, [r3, #0]

	//Handle Warp around
	if(diffPosition > 32767)
 80014ac:	4b61      	ldr	r3, [pc, #388]	@ (8001634 <AMT_encoder_update+0x1d4>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80014b4:	db06      	blt.n	80014c4 <AMT_encoder_update+0x64>
		diffPosition -= 65535;
 80014b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001634 <AMT_encoder_update+0x1d4>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f5a3 437f 	sub.w	r3, r3, #65280	@ 0xff00
 80014be:	3bff      	subs	r3, #255	@ 0xff
 80014c0:	4a5c      	ldr	r2, [pc, #368]	@ (8001634 <AMT_encoder_update+0x1d4>)
 80014c2:	6013      	str	r3, [r2, #0]
	if(diffPosition < -32767)
 80014c4:	4b5b      	ldr	r3, [pc, #364]	@ (8001634 <AMT_encoder_update+0x1d4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80014cc:	dc06      	bgt.n	80014dc <AMT_encoder_update+0x7c>
		diffPosition += 65535;
 80014ce:	4b59      	ldr	r3, [pc, #356]	@ (8001634 <AMT_encoder_update+0x1d4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80014d6:	33ff      	adds	r3, #255	@ 0xff
 80014d8:	4a56      	ldr	r2, [pc, #344]	@ (8001634 <AMT_encoder_update+0x1d4>)
 80014da:	6013      	str	r3, [r2, #0]

	//calculate dt
	diffTime = (AMT_data->TimeStamp[QEI_NOW] - AMT_data->TimeStamp[QEI_PREV] );
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80014e8:	1a84      	subs	r4, r0, r2
 80014ea:	eb61 0503 	sbc.w	r5, r1, r3
 80014ee:	4620      	mov	r0, r4
 80014f0:	4629      	mov	r1, r5
 80014f2:	f7ff fc47 	bl	8000d84 <__aeabi_ul2f>
 80014f6:	4603      	mov	r3, r0
 80014f8:	4a4f      	ldr	r2, [pc, #316]	@ (8001638 <AMT_encoder_update+0x1d8>)
 80014fa:	6013      	str	r3, [r2, #0]

	//calculate anglar velocity
	float Vin = (PID_velo.out/1000)*24;
 80014fc:	4b4f      	ldr	r3, [pc, #316]	@ (800163c <AMT_encoder_update+0x1dc>)
 80014fe:	ed93 7a06 	vldr	s14, [r3, #24]
 8001502:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001640 <AMT_encoder_update+0x1e0>
 8001506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150a:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 800150e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001512:	edc7 7a05 	vstr	s15, [r7, #20]
//	AMT_data->Angular_Velocity = lowPassFilter(SteadyStateKalmanFilter(&Vel_filtered,Vin, (diffPosition * 60.0) / (cnt_per_rev * (diffTime / 1e6))));	//RPM
	AMT_data->Angular_Velocity = (diffPosition * 60.0) / (cnt_per_rev * (diffTime / 1e6));	//RPM
 8001516:	4b47      	ldr	r3, [pc, #284]	@ (8001634 <AMT_encoder_update+0x1d4>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f7fe ffce 	bl	80004bc <__aeabi_i2d>
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	4b47      	ldr	r3, [pc, #284]	@ (8001644 <AMT_encoder_update+0x1e4>)
 8001526:	f7ff f833 	bl	8000590 <__aeabi_dmul>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4690      	mov	r8, r2
 8001530:	4699      	mov	r9, r3
 8001532:	4b3f      	ldr	r3, [pc, #252]	@ (8001630 <AMT_encoder_update+0x1d0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe ffb0 	bl	800049c <__aeabi_ui2d>
 800153c:	4604      	mov	r4, r0
 800153e:	460d      	mov	r5, r1
 8001540:	4b3d      	ldr	r3, [pc, #244]	@ (8001638 <AMT_encoder_update+0x1d8>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7fe ffcb 	bl	80004e0 <__aeabi_f2d>
 800154a:	a337      	add	r3, pc, #220	@ (adr r3, 8001628 <AMT_encoder_update+0x1c8>)
 800154c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001550:	f7ff f948 	bl	80007e4 <__aeabi_ddiv>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4620      	mov	r0, r4
 800155a:	4629      	mov	r1, r5
 800155c:	f7ff f818 	bl	8000590 <__aeabi_dmul>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4640      	mov	r0, r8
 8001566:	4649      	mov	r1, r9
 8001568:	f7ff f93c 	bl	80007e4 <__aeabi_ddiv>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f7ff faee 	bl	8000b54 <__aeabi_d2f>
 8001578:	4602      	mov	r2, r0
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	625a      	str	r2, [r3, #36]	@ 0x24

	// Calculate Linear
	AMT_data->Linear_Position += (diffPosition*pulley_cir)/cnt_per_rev;			//mm
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001584:	4b2b      	ldr	r3, [pc, #172]	@ (8001634 <AMT_encoder_update+0x1d4>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	ee07 3a90 	vmov	s15, r3
 800158c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001590:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <AMT_encoder_update+0x1e8>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800159a:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <AMT_encoder_update+0x1d0>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80015a6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80015aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	AMT_data->Linear_Velocity = (AMT_data->Angular_Velocity / 60.0) * pulley_cir;		//mm/s
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7fe ff91 	bl	80004e0 <__aeabi_f2d>
 80015be:	f04f 0200 	mov.w	r2, #0
 80015c2:	4b20      	ldr	r3, [pc, #128]	@ (8001644 <AMT_encoder_update+0x1e4>)
 80015c4:	f7ff f90e 	bl	80007e4 <__aeabi_ddiv>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4614      	mov	r4, r2
 80015ce:	461d      	mov	r5, r3
 80015d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001648 <AMT_encoder_update+0x1e8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7fe ff83 	bl	80004e0 <__aeabi_f2d>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4620      	mov	r0, r4
 80015e0:	4629      	mov	r1, r5
 80015e2:	f7fe ffd5 	bl	8000590 <__aeabi_dmul>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	f7ff fab1 	bl	8000b54 <__aeabi_d2f>
 80015f2:	4602      	mov	r2, r0
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	AMT_data->Linear_Velo[QEI_NOW] = AMT_data->Linear_Velocity;					//Uodate Velo
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	619a      	str	r2, [r3, #24]
//	AMT_data->Linear_Acceleration = ((AMT_data->Linear_Velo[QEI_NOW] - AMT_data->Linear_Velo[QEI_PREV]) *  1e6) / (diffTime);		//mm/s^2

	//store value for next loop
	AMT_data->Position[QEI_PREV] = AMT_data->Position[QEI_NOW];
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	605a      	str	r2, [r3, #4]
	AMT_data->TimeStamp[QEI_PREV] = AMT_data->TimeStamp[QEI_NOW];
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800160e:	68f9      	ldr	r1, [r7, #12]
 8001610:	e9c1 2304 	strd	r2, r3, [r1, #16]
	AMT_data->Linear_Velo[QEI_PREV] = AMT_data->Linear_Velo[QEI_NOW];
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	699a      	ldr	r2, [r3, #24]
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	61da      	str	r2, [r3, #28]
}
 800161c:	bf00      	nop
 800161e:	3718      	adds	r7, #24
 8001620:	46bd      	mov	sp, r7
 8001622:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001626:	bf00      	nop
 8001628:	00000000 	.word	0x00000000
 800162c:	412e8480 	.word	0x412e8480
 8001630:	20000000 	.word	0x20000000
 8001634:	2000025c 	.word	0x2000025c
 8001638:	20000260 	.word	0x20000260
 800163c:	20000b30 	.word	0x20000b30
 8001640:	447a0000 	.word	0x447a0000
 8001644:	404e0000 	.word	0x404e0000
 8001648:	20000004 	.word	0x20000004

0800164c <AMT_encoder_reset>:

void AMT_encoder_reset(AMT_Encoder *AMT_data)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	AMT_data->Linear_Position = 600;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <AMT_encoder_reset+0x1c>)
 8001658:	631a      	str	r2, [r3, #48]	@ 0x30
//	AMT_data->Position[QEI_NOW] = 0;

}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	44160000 	.word	0x44160000

0800166c <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001670:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <modbus_1t5_Timeout+0x3c>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2201      	movs	r2, #1
 8001676:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <modbus_1t5_Timeout+0x3c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2200      	movs	r2, #0
 8001682:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001684:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <modbus_1t5_Timeout+0x3c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	691b      	ldr	r3, [r3, #16]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <modbus_1t5_Timeout+0x3c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	691b      	ldr	r3, [r3, #16]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f042 0201 	orr.w	r2, r2, #1
 800169a:	601a      	str	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	20000264 	.word	0x20000264

080016ac <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80016b4:	4b04      	ldr	r3, [pc, #16]	@ (80016c8 <modbus_3t5_Timeout+0x1c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2201      	movs	r2, #1
 80016ba:	755a      	strb	r2, [r3, #21]

}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	20000264 	.word	0x20000264

080016cc <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f007 ffc5 	bl	8009664 <HAL_UART_GetError>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b20      	cmp	r3, #32
 80016de:	d101      	bne.n	80016e4 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 80016e0:	f7ff ffc4 	bl	800166c <modbus_1t5_Timeout>

	}
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 80016f6:	4a25      	ldr	r2, [pc, #148]	@ (800178c <Modbus_init+0xa0>)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 80016fc:	4b23      	ldr	r3, [pc, #140]	@ (800178c <Modbus_init+0xa0>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	683a      	ldr	r2, [r7, #0]
 8001702:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	691b      	ldr	r3, [r3, #16]
 8001708:	4a21      	ldr	r2, [pc, #132]	@ (8001790 <Modbus_init+0xa4>)
 800170a:	210e      	movs	r1, #14
 800170c:	4618      	mov	r0, r3
 800170e:	f006 f9b9 	bl	8007a84 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	2110      	movs	r1, #16
 8001718:	4618      	mov	r0, r3
 800171a:	f007 ff4d 	bl	80095b8 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	4618      	mov	r0, r3
 8001724:	f007 ff64 	bl	80095f0 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	4a19      	ldr	r2, [pc, #100]	@ (8001794 <Modbus_init+0xa8>)
 800172e:	2104      	movs	r1, #4
 8001730:	4618      	mov	r0, r3
 8001732:	f007 f963 	bl	80089fc <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001736:	4b15      	ldr	r3, [pc, #84]	@ (800178c <Modbus_init+0xa0>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800173c:	4b13      	ldr	r3, [pc, #76]	@ (800178c <Modbus_init+0xa0>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b12      	ldr	r3, [pc, #72]	@ (800178c <Modbus_init+0xa0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001748:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800174c:	4413      	add	r3, r2
 800174e:	3302      	adds	r3, #2
 8001750:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001754:	4619      	mov	r1, r3
 8001756:	f007 fb53 	bl	8008e00 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 800175a:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <Modbus_init+0xa0>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	691b      	ldr	r3, [r3, #16]
 8001760:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b01      	cmp	r3, #1
 8001768:	d10c      	bne.n	8001784 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 800176a:	4b08      	ldr	r3, [pc, #32]	@ (800178c <Modbus_init+0xa0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	4618      	mov	r0, r3
 8001772:	f005 f90b 	bl	800698c <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001776:	4b05      	ldr	r3, [pc, #20]	@ (800178c <Modbus_init+0xa0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	2100      	movs	r1, #0
 800177e:	4618      	mov	r0, r3
 8001780:	f005 fbb2 	bl	8006ee8 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000264 	.word	0x20000264
 8001790:	080016ad 	.word	0x080016ad
 8001794:	080016cd 	.word	0x080016cd

08001798 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 80017a4:	23ff      	movs	r3, #255	@ 0xff
 80017a6:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 80017a8:	23ff      	movs	r3, #255	@ 0xff
 80017aa:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 80017ac:	e013      	b.n	80017d6 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	1c5a      	adds	r2, r3, #1
 80017b2:	607a      	str	r2, [r7, #4]
 80017b4:	781a      	ldrb	r2, [r3, #0]
 80017b6:	7bbb      	ldrb	r3, [r7, #14]
 80017b8:	4053      	eors	r3, r2
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 80017be:	4a0f      	ldr	r2, [pc, #60]	@ (80017fc <CRC16+0x64>)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	4413      	add	r3, r2
 80017c4:	781a      	ldrb	r2, [r3, #0]
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	4053      	eors	r3, r2
 80017ca:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 80017cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001800 <CRC16+0x68>)
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	4413      	add	r3, r2
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 80017d6:	883b      	ldrh	r3, [r7, #0]
 80017d8:	1e5a      	subs	r2, r3, #1
 80017da:	803a      	strh	r2, [r7, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1e6      	bne.n	80017ae <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80017e0:	7bfb      	ldrb	r3, [r7, #15]
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	b21a      	sxth	r2, r3
 80017e6:	7bbb      	ldrb	r3, [r7, #14]
 80017e8:	b21b      	sxth	r3, r3
 80017ea:	4313      	orrs	r3, r2
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	b29b      	uxth	r3, r3
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	20000108 	.word	0x20000108
 8001800:	20000008 	.word	0x20000008

08001804 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 800180a:	4b7e      	ldr	r3, [pc, #504]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	7ddb      	ldrb	r3, [r3, #23]
 8001810:	3b01      	subs	r3, #1
 8001812:	2b03      	cmp	r3, #3
 8001814:	d80a      	bhi.n	800182c <Modbus_Protocal_Worker+0x28>
 8001816:	a201      	add	r2, pc, #4	@ (adr r2, 800181c <Modbus_Protocal_Worker+0x18>)
 8001818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800181c:	08001837 	.word	0x08001837
 8001820:	080019cb 	.word	0x080019cb
 8001824:	080018c3 	.word	0x080018c3
 8001828:	08001907 	.word	0x08001907
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 800182c:	4b75      	ldr	r3, [pc, #468]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2201      	movs	r2, #1
 8001832:	75da      	strb	r2, [r3, #23]
		break;
 8001834:	e0e1      	b.n	80019fa <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001836:	4b73      	ldr	r3, [pc, #460]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800183e:	2b00      	cmp	r3, #0
 8001840:	d006      	beq.n	8001850 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 8001842:	4b70      	ldr	r3, [pc, #448]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2202      	movs	r2, #2
 8001848:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 800184a:	f000 f9cd 	bl	8001be8 <Modbus_Emission>
 800184e:	e018      	b.n	8001882 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 8001850:	4b6c      	ldr	r3, [pc, #432]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800185a:	4b6a      	ldr	r3, [pc, #424]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8001864:	b29b      	uxth	r3, r3
 8001866:	429a      	cmp	r2, r3
 8001868:	d00b      	beq.n	8001882 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 800186a:	4b66      	ldr	r3, [pc, #408]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2200      	movs	r2, #0
 8001870:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 8001872:	4b64      	ldr	r3, [pc, #400]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2200      	movs	r2, #0
 8001878:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 800187a:	4b62      	ldr	r3, [pc, #392]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2203      	movs	r2, #3
 8001880:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 8001882:	4b60      	ldr	r3, [pc, #384]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800188c:	2b20      	cmp	r3, #32
 800188e:	f040 80ad 	bne.w	80019ec <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001892:	4b5c      	ldr	r3, [pc, #368]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2200      	movs	r2, #0
 8001898:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 800189c:	4b59      	ldr	r3, [pc, #356]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80018a2:	4b58      	ldr	r3, [pc, #352]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	4b57      	ldr	r3, [pc, #348]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 80018ae:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80018b2:	4413      	add	r3, r2
 80018b4:	3302      	adds	r3, #2
 80018b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80018ba:	4619      	mov	r1, r3
 80018bc:	f007 faa0 	bl	8008e00 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 80018c0:	e094      	b.n	80019ec <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 80018c2:	4b50      	ldr	r3, [pc, #320]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	7d1b      	ldrb	r3, [r3, #20]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 8091 	beq.w	80019f0 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80018ce:	4b4d      	ldr	r3, [pc, #308]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	22fe      	movs	r2, #254	@ 0xfe
 80018d4:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80018d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 80018e0:	4b48      	ldr	r3, [pc, #288]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 80018f0:	4b44      	ldr	r3, [pc, #272]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018f2:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80018f4:	1a8a      	subs	r2, r1, r2
 80018f6:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 80018f8:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80018fc:	4b41      	ldr	r3, [pc, #260]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2204      	movs	r2, #4
 8001902:	75da      	strb	r2, [r3, #23]
		}
		break;
 8001904:	e074      	b.n	80019f0 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001906:	4b3f      	ldr	r3, [pc, #252]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f993 3016 	ldrsb.w	r3, [r3, #22]
 800190e:	f113 0f02 	cmn.w	r3, #2
 8001912:	d150      	bne.n	80019b6 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001914:	4b3b      	ldr	r3, [pc, #236]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2200      	movs	r2, #0
 800191a:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 800191c:	4b39      	ldr	r3, [pc, #228]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001924:	4b37      	ldr	r3, [pc, #220]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800192c:	3b02      	subs	r3, #2
 800192e:	4619      	mov	r1, r3
 8001930:	4610      	mov	r0, r2
 8001932:	f7ff ff31 	bl	8001798 <CRC16>
 8001936:	4603      	mov	r3, r0
 8001938:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800193a:	793a      	ldrb	r2, [r7, #4]
 800193c:	4b31      	ldr	r3, [pc, #196]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800193e:	6819      	ldr	r1, [r3, #0]
 8001940:	4b30      	ldr	r3, [pc, #192]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001948:	3b02      	subs	r3, #2
 800194a:	440b      	add	r3, r1
 800194c:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 8001950:	429a      	cmp	r2, r3
 8001952:	d10c      	bne.n	800196e <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001954:	797a      	ldrb	r2, [r7, #5]
 8001956:	4b2b      	ldr	r3, [pc, #172]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001958:	6819      	ldr	r1, [r3, #0]
 800195a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001962:	3b01      	subs	r3, #1
 8001964:	440b      	add	r3, r1
 8001966:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800196a:	429a      	cmp	r2, r3
 800196c:	d004      	beq.n	8001978 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800196e:	4b25      	ldr	r3, [pc, #148]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	22ff      	movs	r2, #255	@ 0xff
 8001974:	759a      	strb	r2, [r3, #22]
				break;
 8001976:	e040      	b.n	80019fa <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001978:	4b22      	ldr	r3, [pc, #136]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001980:	4b20      	ldr	r3, [pc, #128]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	429a      	cmp	r2, r3
 8001988:	d113      	bne.n	80019b2 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 800198a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001992:	4b1c      	ldr	r3, [pc, #112]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 800199a:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 800199c:	4b19      	ldr	r3, [pc, #100]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80019a4:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 80019a6:	461a      	mov	r2, r3
 80019a8:	f008 ffb0 	bl	800a90c <memcpy>

			//execute command
			Modbus_frame_response();
 80019ac:	f000 f904 	bl	8001bb8 <Modbus_frame_response>
 80019b0:	e001      	b.n	80019b6 <Modbus_Protocal_Worker+0x1b2>
				break;
 80019b2:	bf00      	nop
					}
		break;


	}
}
 80019b4:	e021      	b.n	80019fa <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80019b6:	4b13      	ldr	r3, [pc, #76]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	7d5b      	ldrb	r3, [r3, #21]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d019      	beq.n	80019f4 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 80019c0:	4b10      	ldr	r3, [pc, #64]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2201      	movs	r2, #1
 80019c6:	75da      	strb	r2, [r3, #23]
		break;
 80019c8:	e014      	b.n	80019f4 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80019ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019d4:	2b20      	cmp	r3, #32
 80019d6:	d10f      	bne.n	80019f8 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 80019d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 80019e2:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <Modbus_Protocal_Worker+0x200>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2201      	movs	r2, #1
 80019e8:	75da      	strb	r2, [r3, #23]
		break;
 80019ea:	e005      	b.n	80019f8 <Modbus_Protocal_Worker+0x1f4>
		break;
 80019ec:	bf00      	nop
 80019ee:	e004      	b.n	80019fa <Modbus_Protocal_Worker+0x1f6>
		break;
 80019f0:	bf00      	nop
 80019f2:	e002      	b.n	80019fa <Modbus_Protocal_Worker+0x1f6>
		break;
 80019f4:	bf00      	nop
 80019f6:	e000      	b.n	80019fa <Modbus_Protocal_Worker+0x1f6>
		break;
 80019f8:	bf00      	nop
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20000264 	.word	0x20000264

08001a08 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	7e5b      	ldrb	r3, [r3, #25]
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	4a1a      	ldr	r2, [pc, #104]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	7e92      	ldrb	r2, [r2, #26]
 8001a1e:	4413      	add	r3, r2
 8001a20:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8001a22:	88fa      	ldrh	r2, [r7, #6]
 8001a24:	4b17      	ldr	r3, [pc, #92]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d903      	bls.n	8001a36 <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001a2e:	2002      	movs	r0, #2
 8001a30:	f000 f8a0 	bl	8001b74 <ModbusErrorReply>
			 return;
 8001a34:	e023      	b.n	8001a7e <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001a36:	4b13      	ldr	r3, [pc, #76]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	4b12      	ldr	r3, [pc, #72]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6859      	ldr	r1, [r3, #4]
 8001a40:	88fb      	ldrh	r3, [r7, #6]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	440b      	add	r3, r1
 8001a46:	7ed2      	ldrb	r2, [r2, #27]
 8001a48:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	6859      	ldr	r1, [r3, #4]
 8001a54:	88fb      	ldrh	r3, [r7, #6]
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	440b      	add	r3, r1
 8001a5a:	7f12      	ldrb	r2, [r2, #28]
 8001a5c:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8001a5e:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8001a66:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001a6c:	2208      	movs	r2, #8
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f008 ff4c 	bl	800a90c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8001a74:	4b03      	ldr	r3, [pc, #12]	@ (8001a84 <modbusWrite1Register+0x7c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2205      	movs	r2, #5
 8001a7a:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000264 	.word	0x20000264

08001a88 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001a88:	b590      	push	{r4, r7, lr}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001a8e:	4b38      	ldr	r3, [pc, #224]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	7edb      	ldrb	r3, [r3, #27]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4a35      	ldr	r2, [pc, #212]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	7f12      	ldrb	r2, [r2, #28]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001aa2:	4b33      	ldr	r3, [pc, #204]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	7e5b      	ldrb	r3, [r3, #25]
 8001aa8:	021b      	lsls	r3, r3, #8
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	4a30      	ldr	r2, [pc, #192]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001aae:	6812      	ldr	r2, [r2, #0]
 8001ab0:	7e92      	ldrb	r2, [r2, #26]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8001ab6:	88fb      	ldrh	r3, [r7, #6]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d002      	beq.n	8001ac2 <modbusRead1Register+0x3a>
 8001abc:	88fb      	ldrh	r3, [r7, #6]
 8001abe:	2b7d      	cmp	r3, #125	@ 0x7d
 8001ac0:	d903      	bls.n	8001aca <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001ac2:	2003      	movs	r0, #3
 8001ac4:	f000 f856 	bl	8001b74 <ModbusErrorReply>
		 return;
 8001ac8:	e04e      	b.n	8001b68 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001aca:	88ba      	ldrh	r2, [r7, #4]
 8001acc:	4b28      	ldr	r3, [pc, #160]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d808      	bhi.n	8001ae8 <modbusRead1Register+0x60>
 8001ad6:	88ba      	ldrh	r2, [r7, #4]
 8001ad8:	88fb      	ldrh	r3, [r7, #6]
 8001ada:	4413      	add	r3, r2
 8001adc:	461a      	mov	r2, r3
 8001ade:	4b24      	ldr	r3, [pc, #144]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d903      	bls.n	8001af0 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001ae8:	2002      	movs	r0, #2
 8001aea:	f000 f843 	bl	8001b74 <ModbusErrorReply>
		 return;
 8001aee:	e03b      	b.n	8001b68 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001af0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2203      	movs	r2, #3
 8001af6:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	0052      	lsls	r2, r2, #1
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001b0a:	2400      	movs	r4, #0
 8001b0c:	e020      	b.n	8001b50 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001b0e:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	88bb      	ldrh	r3, [r7, #4]
 8001b16:	4423      	add	r3, r4
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	18d1      	adds	r1, r2, r3
 8001b1c:	4b14      	ldr	r3, [pc, #80]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	1c63      	adds	r3, r4, #1
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	7849      	ldrb	r1, [r1, #1]
 8001b26:	4413      	add	r3, r2
 8001b28:	460a      	mov	r2, r1
 8001b2a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8001b2e:	4b10      	ldr	r3, [pc, #64]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	88bb      	ldrh	r3, [r7, #4]
 8001b36:	4423      	add	r3, r4
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	18d1      	adds	r1, r2, r3
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	0063      	lsls	r3, r4, #1
 8001b42:	3303      	adds	r3, #3
 8001b44:	7809      	ldrb	r1, [r1, #0]
 8001b46:	4413      	add	r3, r2
 8001b48:	460a      	mov	r2, r1
 8001b4a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 8001b4e:	3401      	adds	r4, #1
 8001b50:	88fb      	ldrh	r3, [r7, #6]
 8001b52:	429c      	cmp	r4, r3
 8001b54:	dbdb      	blt.n	8001b0e <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	4b04      	ldr	r3, [pc, #16]	@ (8001b70 <modbusRead1Register+0xe8>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	0052      	lsls	r2, r2, #1
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd90      	pop	{r4, r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000264 	.word	0x20000264

08001b74 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <ModbusErrorReply+0x40>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	7e1a      	ldrb	r2, [r3, #24]
 8001b84:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb4 <ModbusErrorReply+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 8001b92:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <ModbusErrorReply+0x40>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	79fa      	ldrb	r2, [r7, #7]
 8001b98:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001b9c:	4b05      	ldr	r3, [pc, #20]	@ (8001bb4 <ModbusErrorReply+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 8001ba6:	bf00      	nop
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	20000264 	.word	0x20000264

08001bb8 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001bbc:	4b09      	ldr	r3, [pc, #36]	@ (8001be4 <Modbus_frame_response+0x2c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	7e1b      	ldrb	r3, [r3, #24]
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	d004      	beq.n	8001bd0 <Modbus_frame_response+0x18>
 8001bc6:	2b06      	cmp	r3, #6
 8001bc8:	d105      	bne.n	8001bd6 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001bca:	f7ff ff1d 	bl	8001a08 <modbusWrite1Register>
		break;
 8001bce:	e006      	b.n	8001bde <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001bd0:	f7ff ff5a 	bl	8001a88 <modbusRead1Register>
		break;
 8001bd4:	e003      	b.n	8001bde <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8001bd6:	2001      	movs	r0, #1
 8001bd8:	f7ff ffcc 	bl	8001b74 <ModbusErrorReply>
		break;
 8001bdc:	bf00      	nop

	}
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000264 	.word	0x20000264

08001be8 <Modbus_Emission>:

void Modbus_Emission()
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001bee:	4b38      	ldr	r3, [pc, #224]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf8:	2b20      	cmp	r3, #32
 8001bfa:	d15d      	bne.n	8001cb8 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001bfc:	4b34      	ldr	r3, [pc, #208]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b33      	ldr	r3, [pc, #204]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	7812      	ldrb	r2, [r2, #0]
 8001c06:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001c0a:	4b31      	ldr	r3, [pc, #196]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8001c12:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001c14:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001c1c:	4b2c      	ldr	r3, [pc, #176]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8001c24:	461a      	mov	r2, r3
 8001c26:	f008 fe71 	bl	800a90c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001c2a:	4b29      	ldr	r3, [pc, #164]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b26      	ldr	r3, [pc, #152]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3203      	adds	r2, #3
 8001c3a:	b292      	uxth	r2, r2
 8001c3c:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001c40:	4b23      	ldr	r3, [pc, #140]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001c48:	4b21      	ldr	r3, [pc, #132]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001c50:	3b02      	subs	r3, #2
 8001c52:	4619      	mov	r1, r3
 8001c54:	4610      	mov	r0, r2
 8001c56:	f7ff fd9f 	bl	8001798 <CRC16>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001c6a:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001c6c:	7939      	ldrb	r1, [r7, #4]
 8001c6e:	4413      	add	r3, r2
 8001c70:	460a      	mov	r2, r1
 8001c72:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001c76:	4b16      	ldr	r3, [pc, #88]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001c82:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001c84:	7979      	ldrb	r1, [r7, #5]
 8001c86:	4413      	add	r3, r2
 8001c88:	460a      	mov	r2, r1
 8001c8a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001c8e:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c98:	2b20      	cmp	r3, #32
 8001c9a:	d10d      	bne.n	8001cb8 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001cac:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001cae:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f007 f824 	bl	8008d00 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	@ (8001cd0 <Modbus_Emission+0xe8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	755a      	strb	r2, [r3, #21]

}
 8001cc8:	bf00      	nop
 8001cca:	3708      	adds	r7, #8
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20000264 	.word	0x20000264

08001cd4 <MOTOR_init>:
#include "Motor.h"

//-------------------------------------------Function Code-------------------------------------------------------//

void MOTOR_init(MOTOR* MT,TIM_HandleTypeDef* htimx,uint16_t timd_chx,uint16_t timp_chx)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	4611      	mov	r1, r2
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	80fb      	strh	r3, [r7, #6]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	80bb      	strh	r3, [r7, #4]
	MT->htimx = htimx;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	68ba      	ldr	r2, [r7, #8]
 8001cee:	601a      	str	r2, [r3, #0]
	MT->timd_chx = timd_chx;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	88fa      	ldrh	r2, [r7, #6]
 8001cf4:	809a      	strh	r2, [r3, #4]
	MT->timp_chx = timp_chx;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	88ba      	ldrh	r2, [r7, #4]
 8001cfa:	80da      	strh	r2, [r3, #6]
	HAL_TIM_PWM_Start_IT(htimx, timp_chx);		// PWM
 8001cfc:	88bb      	ldrh	r3, [r7, #4]
 8001cfe:	4619      	mov	r1, r3
 8001d00:	68b8      	ldr	r0, [r7, #8]
 8001d02:	f004 ff29 	bl	8006b58 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(htimx, timd_chx);		// Direction
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	68b8      	ldr	r0, [r7, #8]
 8001d0c:	f004 ff24 	bl	8006b58 <HAL_TIM_PWM_Start_IT>

}
 8001d10:	bf00      	nop
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <MOTOR_set_duty>:

void MOTOR_set_duty(MOTOR* MT, float percent_duty)
{
 8001d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d1c:	b089      	sub	sp, #36	@ 0x24
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	61f8      	str	r0, [r7, #28]
 8001d22:	ed87 0a06 	vstr	s0, [r7, #24]
    if (MT == NULL || MT->htimx == NULL) {
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	f000 8263 	beq.w	80021f4 <MOTOR_set_duty+0x4dc>
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 825e 	beq.w	80021f4 <MOTOR_set_duty+0x4dc>
        return;
    }
    if(percent_duty*42.499 >= 42499) percent_duty = 42499;
 8001d38:	69b8      	ldr	r0, [r7, #24]
 8001d3a:	f7fe fbd1 	bl	80004e0 <__aeabi_f2d>
 8001d3e:	a394      	add	r3, pc, #592	@ (adr r3, 8001f90 <MOTOR_set_duty+0x278>)
 8001d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d44:	f7fe fc24 	bl	8000590 <__aeabi_dmul>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	4619      	mov	r1, r3
 8001d50:	a395      	add	r3, pc, #596	@ (adr r3, 8001fa8 <MOTOR_set_duty+0x290>)
 8001d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d56:	f7fe fea1 	bl	8000a9c <__aeabi_dcmpge>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MOTOR_set_duty+0x4c>
 8001d60:	4b8f      	ldr	r3, [pc, #572]	@ (8001fa0 <MOTOR_set_duty+0x288>)
 8001d62:	61bb      	str	r3, [r7, #24]
    if(percent_duty*42.499 <= -42499) percent_duty = -42499;
 8001d64:	69b8      	ldr	r0, [r7, #24]
 8001d66:	f7fe fbbb 	bl	80004e0 <__aeabi_f2d>
 8001d6a:	a389      	add	r3, pc, #548	@ (adr r3, 8001f90 <MOTOR_set_duty+0x278>)
 8001d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d70:	f7fe fc0e 	bl	8000590 <__aeabi_dmul>
 8001d74:	4602      	mov	r2, r0
 8001d76:	460b      	mov	r3, r1
 8001d78:	4610      	mov	r0, r2
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	a386      	add	r3, pc, #536	@ (adr r3, 8001f98 <MOTOR_set_duty+0x280>)
 8001d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d82:	f7fe fe81 	bl	8000a88 <__aeabi_dcmple>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MOTOR_set_duty+0x78>
 8001d8c:	4b85      	ldr	r3, [pc, #532]	@ (8001fa4 <MOTOR_set_duty+0x28c>)
 8001d8e:	61bb      	str	r3, [r7, #24]

    if (percent_duty == 0) {
 8001d90:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d94:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9c:	d16e      	bne.n	8001e7c <MOTOR_set_duty+0x164>
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 0);
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	889b      	ldrh	r3, [r3, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d105      	bne.n	8001db2 <MOTOR_set_duty+0x9a>
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2200      	movs	r2, #0
 8001dae:	635a      	str	r2, [r3, #52]	@ 0x34
 8001db0:	e02c      	b.n	8001e0c <MOTOR_set_duty+0xf4>
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	889b      	ldrh	r3, [r3, #4]
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d105      	bne.n	8001dc6 <MOTOR_set_duty+0xae>
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	6393      	str	r3, [r2, #56]	@ 0x38
 8001dc4:	e022      	b.n	8001e0c <MOTOR_set_duty+0xf4>
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	889b      	ldrh	r3, [r3, #4]
 8001dca:	2b08      	cmp	r3, #8
 8001dcc:	d105      	bne.n	8001dda <MOTOR_set_duty+0xc2>
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001dd8:	e018      	b.n	8001e0c <MOTOR_set_duty+0xf4>
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	889b      	ldrh	r3, [r3, #4]
 8001dde:	2b0c      	cmp	r3, #12
 8001de0:	d105      	bne.n	8001dee <MOTOR_set_duty+0xd6>
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	2300      	movs	r3, #0
 8001dea:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dec:	e00e      	b.n	8001e0c <MOTOR_set_duty+0xf4>
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	889b      	ldrh	r3, [r3, #4]
 8001df2:	2b10      	cmp	r3, #16
 8001df4:	d105      	bne.n	8001e02 <MOTOR_set_duty+0xea>
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e00:	e004      	b.n	8001e0c <MOTOR_set_duty+0xf4>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	2300      	movs	r3, #0
 8001e0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, 0);
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	88db      	ldrh	r3, [r3, #6]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d105      	bne.n	8001e20 <MOTOR_set_duty+0x108>
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e1e:	e1ea      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	88db      	ldrh	r3, [r3, #6]
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d105      	bne.n	8001e34 <MOTOR_set_duty+0x11c>
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	2300      	movs	r3, #0
 8001e30:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e32:	e1e0      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	88db      	ldrh	r3, [r3, #6]
 8001e38:	2b08      	cmp	r3, #8
 8001e3a:	d105      	bne.n	8001e48 <MOTOR_set_duty+0x130>
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	2300      	movs	r3, #0
 8001e44:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e46:	e1d6      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	88db      	ldrh	r3, [r3, #6]
 8001e4c:	2b0c      	cmp	r3, #12
 8001e4e:	d105      	bne.n	8001e5c <MOTOR_set_duty+0x144>
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	2300      	movs	r3, #0
 8001e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5a:	e1cc      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	88db      	ldrh	r3, [r3, #6]
 8001e60:	2b10      	cmp	r3, #16
 8001e62:	d105      	bne.n	8001e70 <MOTOR_set_duty+0x158>
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e6e:	e1c2      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	2300      	movs	r3, #0
 8001e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7a:	e1bc      	b.n	80021f6 <MOTOR_set_duty+0x4de>
    } else if (percent_duty > 0) {
 8001e7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e88:	f340 80d6 	ble.w	8002038 <MOTOR_set_duty+0x320>
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 0);
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	889b      	ldrh	r3, [r3, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d105      	bne.n	8001ea0 <MOTOR_set_duty+0x188>
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e9e:	e02c      	b.n	8001efa <MOTOR_set_duty+0x1e2>
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	889b      	ldrh	r3, [r3, #4]
 8001ea4:	2b04      	cmp	r3, #4
 8001ea6:	d105      	bne.n	8001eb4 <MOTOR_set_duty+0x19c>
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	6393      	str	r3, [r2, #56]	@ 0x38
 8001eb2:	e022      	b.n	8001efa <MOTOR_set_duty+0x1e2>
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	889b      	ldrh	r3, [r3, #4]
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d105      	bne.n	8001ec8 <MOTOR_set_duty+0x1b0>
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001ec6:	e018      	b.n	8001efa <MOTOR_set_duty+0x1e2>
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	889b      	ldrh	r3, [r3, #4]
 8001ecc:	2b0c      	cmp	r3, #12
 8001ece:	d105      	bne.n	8001edc <MOTOR_set_duty+0x1c4>
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eda:	e00e      	b.n	8001efa <MOTOR_set_duty+0x1e2>
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	889b      	ldrh	r3, [r3, #4]
 8001ee0:	2b10      	cmp	r3, #16
 8001ee2:	d105      	bne.n	8001ef0 <MOTOR_set_duty+0x1d8>
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	2300      	movs	r3, #0
 8001eec:	6493      	str	r3, [r2, #72]	@ 0x48
 8001eee:	e004      	b.n	8001efa <MOTOR_set_duty+0x1e2>
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, (uint32_t)(percent_duty*42.499));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	88db      	ldrh	r3, [r3, #6]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d113      	bne.n	8001f2a <MOTOR_set_duty+0x212>
 8001f02:	69b8      	ldr	r0, [r7, #24]
 8001f04:	f7fe faec 	bl	80004e0 <__aeabi_f2d>
 8001f08:	a321      	add	r3, pc, #132	@ (adr r3, 8001f90 <MOTOR_set_duty+0x278>)
 8001f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0e:	f7fe fb3f 	bl	8000590 <__aeabi_dmul>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4610      	mov	r0, r2
 8001f18:	4619      	mov	r1, r3
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681c      	ldr	r4, [r3, #0]
 8001f20:	f7fe fdf8 	bl	8000b14 <__aeabi_d2uiz>
 8001f24:	4603      	mov	r3, r0
 8001f26:	6363      	str	r3, [r4, #52]	@ 0x34
 8001f28:	e165      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	88db      	ldrh	r3, [r3, #6]
 8001f2e:	2b04      	cmp	r3, #4
 8001f30:	d113      	bne.n	8001f5a <MOTOR_set_duty+0x242>
 8001f32:	69b8      	ldr	r0, [r7, #24]
 8001f34:	f7fe fad4 	bl	80004e0 <__aeabi_f2d>
 8001f38:	a315      	add	r3, pc, #84	@ (adr r3, 8001f90 <MOTOR_set_duty+0x278>)
 8001f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3e:	f7fe fb27 	bl	8000590 <__aeabi_dmul>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4610      	mov	r0, r2
 8001f48:	4619      	mov	r1, r3
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681c      	ldr	r4, [r3, #0]
 8001f50:	f7fe fde0 	bl	8000b14 <__aeabi_d2uiz>
 8001f54:	4603      	mov	r3, r0
 8001f56:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001f58:	e14d      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	88db      	ldrh	r3, [r3, #6]
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d126      	bne.n	8001fb0 <MOTOR_set_duty+0x298>
 8001f62:	69b8      	ldr	r0, [r7, #24]
 8001f64:	f7fe fabc 	bl	80004e0 <__aeabi_f2d>
 8001f68:	a309      	add	r3, pc, #36	@ (adr r3, 8001f90 <MOTOR_set_duty+0x278>)
 8001f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6e:	f7fe fb0f 	bl	8000590 <__aeabi_dmul>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	4610      	mov	r0, r2
 8001f78:	4619      	mov	r1, r3
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681c      	ldr	r4, [r3, #0]
 8001f80:	f7fe fdc8 	bl	8000b14 <__aeabi_d2uiz>
 8001f84:	4603      	mov	r3, r0
 8001f86:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001f88:	e135      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001f8a:	bf00      	nop
 8001f8c:	f3af 8000 	nop.w
 8001f90:	3b645a1d 	.word	0x3b645a1d
 8001f94:	40453fdf 	.word	0x40453fdf
 8001f98:	00000000 	.word	0x00000000
 8001f9c:	c0e4c060 	.word	0xc0e4c060
 8001fa0:	47260300 	.word	0x47260300
 8001fa4:	c7260300 	.word	0xc7260300
 8001fa8:	00000000 	.word	0x00000000
 8001fac:	40e4c060 	.word	0x40e4c060
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	88db      	ldrh	r3, [r3, #6]
 8001fb4:	2b0c      	cmp	r3, #12
 8001fb6:	d113      	bne.n	8001fe0 <MOTOR_set_duty+0x2c8>
 8001fb8:	69b8      	ldr	r0, [r7, #24]
 8001fba:	f7fe fa91 	bl	80004e0 <__aeabi_f2d>
 8001fbe:	a390      	add	r3, pc, #576	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 8001fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc4:	f7fe fae4 	bl	8000590 <__aeabi_dmul>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	4610      	mov	r0, r2
 8001fce:	4619      	mov	r1, r3
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681c      	ldr	r4, [r3, #0]
 8001fd6:	f7fe fd9d 	bl	8000b14 <__aeabi_d2uiz>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	6423      	str	r3, [r4, #64]	@ 0x40
 8001fde:	e10a      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	88db      	ldrh	r3, [r3, #6]
 8001fe4:	2b10      	cmp	r3, #16
 8001fe6:	d113      	bne.n	8002010 <MOTOR_set_duty+0x2f8>
 8001fe8:	69b8      	ldr	r0, [r7, #24]
 8001fea:	f7fe fa79 	bl	80004e0 <__aeabi_f2d>
 8001fee:	a384      	add	r3, pc, #528	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 8001ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff4:	f7fe facc 	bl	8000590 <__aeabi_dmul>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681c      	ldr	r4, [r3, #0]
 8002006:	f7fe fd85 	bl	8000b14 <__aeabi_d2uiz>
 800200a:	4603      	mov	r3, r0
 800200c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800200e:	e0f2      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8002010:	69b8      	ldr	r0, [r7, #24]
 8002012:	f7fe fa65 	bl	80004e0 <__aeabi_f2d>
 8002016:	a37a      	add	r3, pc, #488	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 8002018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201c:	f7fe fab8 	bl	8000590 <__aeabi_dmul>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681c      	ldr	r4, [r3, #0]
 800202e:	f7fe fd71 	bl	8000b14 <__aeabi_d2uiz>
 8002032:	4603      	mov	r3, r0
 8002034:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8002036:	e0de      	b.n	80021f6 <MOTOR_set_duty+0x4de>
    } else {
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timd_chx, 42499);
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	889b      	ldrh	r3, [r3, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d106      	bne.n	800204e <MOTOR_set_duty+0x336>
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f24a 6203 	movw	r2, #42499	@ 0xa603
 800204a:	635a      	str	r2, [r3, #52]	@ 0x34
 800204c:	e031      	b.n	80020b2 <MOTOR_set_duty+0x39a>
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	889b      	ldrh	r3, [r3, #4]
 8002052:	2b04      	cmp	r3, #4
 8002054:	d106      	bne.n	8002064 <MOTOR_set_duty+0x34c>
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	f24a 6303 	movw	r3, #42499	@ 0xa603
 8002060:	6393      	str	r3, [r2, #56]	@ 0x38
 8002062:	e026      	b.n	80020b2 <MOTOR_set_duty+0x39a>
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	889b      	ldrh	r3, [r3, #4]
 8002068:	2b08      	cmp	r3, #8
 800206a:	d106      	bne.n	800207a <MOTOR_set_duty+0x362>
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	f24a 6303 	movw	r3, #42499	@ 0xa603
 8002076:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002078:	e01b      	b.n	80020b2 <MOTOR_set_duty+0x39a>
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	889b      	ldrh	r3, [r3, #4]
 800207e:	2b0c      	cmp	r3, #12
 8002080:	d106      	bne.n	8002090 <MOTOR_set_duty+0x378>
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	f24a 6303 	movw	r3, #42499	@ 0xa603
 800208c:	6413      	str	r3, [r2, #64]	@ 0x40
 800208e:	e010      	b.n	80020b2 <MOTOR_set_duty+0x39a>
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	889b      	ldrh	r3, [r3, #4]
 8002094:	2b10      	cmp	r3, #16
 8002096:	d106      	bne.n	80020a6 <MOTOR_set_duty+0x38e>
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	f24a 6303 	movw	r3, #42499	@ 0xa603
 80020a2:	6493      	str	r3, [r2, #72]	@ 0x48
 80020a4:	e005      	b.n	80020b2 <MOTOR_set_duty+0x39a>
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	f24a 6303 	movw	r3, #42499	@ 0xa603
 80020b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
        __HAL_TIM_SET_COMPARE(MT->htimx, MT->timp_chx, (uint32_t)fabs((percent_duty*42.499)));
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	88db      	ldrh	r3, [r3, #6]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d117      	bne.n	80020ea <MOTOR_set_duty+0x3d2>
 80020ba:	69b8      	ldr	r0, [r7, #24]
 80020bc:	f7fe fa10 	bl	80004e0 <__aeabi_f2d>
 80020c0:	a34f      	add	r3, pc, #316	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 80020c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c6:	f7fe fa63 	bl	8000590 <__aeabi_dmul>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	613a      	str	r2, [r7, #16]
 80020d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681c      	ldr	r4, [r3, #0]
 80020dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020e0:	f7fe fd18 	bl	8000b14 <__aeabi_d2uiz>
 80020e4:	4603      	mov	r3, r0
 80020e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80020e8:	e085      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	88db      	ldrh	r3, [r3, #6]
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d117      	bne.n	8002122 <MOTOR_set_duty+0x40a>
 80020f2:	69b8      	ldr	r0, [r7, #24]
 80020f4:	f7fe f9f4 	bl	80004e0 <__aeabi_f2d>
 80020f8:	a341      	add	r3, pc, #260	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 80020fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fe:	f7fe fa47 	bl	8000590 <__aeabi_dmul>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	60ba      	str	r2, [r7, #8]
 8002108:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681c      	ldr	r4, [r3, #0]
 8002114:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002118:	f7fe fcfc 	bl	8000b14 <__aeabi_d2uiz>
 800211c:	4603      	mov	r3, r0
 800211e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002120:	e069      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	88db      	ldrh	r3, [r3, #6]
 8002126:	2b08      	cmp	r3, #8
 8002128:	d117      	bne.n	800215a <MOTOR_set_duty+0x442>
 800212a:	69b8      	ldr	r0, [r7, #24]
 800212c:	f7fe f9d8 	bl	80004e0 <__aeabi_f2d>
 8002130:	a333      	add	r3, pc, #204	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 8002132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002136:	f7fe fa2b 	bl	8000590 <__aeabi_dmul>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	603a      	str	r2, [r7, #0]
 8002140:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002144:	607b      	str	r3, [r7, #4]
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681c      	ldr	r4, [r3, #0]
 800214c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002150:	f7fe fce0 	bl	8000b14 <__aeabi_d2uiz>
 8002154:	4603      	mov	r3, r0
 8002156:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002158:	e04d      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	88db      	ldrh	r3, [r3, #6]
 800215e:	2b0c      	cmp	r3, #12
 8002160:	d116      	bne.n	8002190 <MOTOR_set_duty+0x478>
 8002162:	69b8      	ldr	r0, [r7, #24]
 8002164:	f7fe f9bc 	bl	80004e0 <__aeabi_f2d>
 8002168:	a325      	add	r3, pc, #148	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 800216a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216e:	f7fe fa0f 	bl	8000590 <__aeabi_dmul>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4615      	mov	r5, r2
 8002178:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681c      	ldr	r4, [r3, #0]
 8002182:	4628      	mov	r0, r5
 8002184:	4631      	mov	r1, r6
 8002186:	f7fe fcc5 	bl	8000b14 <__aeabi_d2uiz>
 800218a:	4603      	mov	r3, r0
 800218c:	6423      	str	r3, [r4, #64]	@ 0x40
 800218e:	e032      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	88db      	ldrh	r3, [r3, #6]
 8002194:	2b10      	cmp	r3, #16
 8002196:	d116      	bne.n	80021c6 <MOTOR_set_duty+0x4ae>
 8002198:	69b8      	ldr	r0, [r7, #24]
 800219a:	f7fe f9a1 	bl	80004e0 <__aeabi_f2d>
 800219e:	a318      	add	r3, pc, #96	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 80021a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a4:	f7fe f9f4 	bl	8000590 <__aeabi_dmul>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	4692      	mov	sl, r2
 80021ae:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681c      	ldr	r4, [r3, #0]
 80021b8:	4650      	mov	r0, sl
 80021ba:	4659      	mov	r1, fp
 80021bc:	f7fe fcaa 	bl	8000b14 <__aeabi_d2uiz>
 80021c0:	4603      	mov	r3, r0
 80021c2:	64a3      	str	r3, [r4, #72]	@ 0x48
 80021c4:	e017      	b.n	80021f6 <MOTOR_set_duty+0x4de>
 80021c6:	69b8      	ldr	r0, [r7, #24]
 80021c8:	f7fe f98a 	bl	80004e0 <__aeabi_f2d>
 80021cc:	a30c      	add	r3, pc, #48	@ (adr r3, 8002200 <MOTOR_set_duty+0x4e8>)
 80021ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d2:	f7fe f9dd 	bl	8000590 <__aeabi_dmul>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4690      	mov	r8, r2
 80021dc:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681c      	ldr	r4, [r3, #0]
 80021e6:	4640      	mov	r0, r8
 80021e8:	4649      	mov	r1, r9
 80021ea:	f7fe fc93 	bl	8000b14 <__aeabi_d2uiz>
 80021ee:	4603      	mov	r3, r0
 80021f0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80021f2:	e000      	b.n	80021f6 <MOTOR_set_duty+0x4de>
        return;
 80021f4:	bf00      	nop
    }
}
 80021f6:	3724      	adds	r7, #36	@ 0x24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021fe:	bf00      	nop
 8002200:	3b645a1d 	.word	0x3b645a1d
 8002204:	40453fdf 	.word	0x40453fdf

08002208 <PID_controller_init>:
float boundary = 0.05;

//-------------------------------------------Function Code-------------------------------------------------------//

void PID_controller_init(PID_struct* PID,float UP_Kp, float UP_Ki, float UP_Kd)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	ed87 0a02 	vstr	s0, [r7, #8]
 8002214:	edc7 0a01 	vstr	s1, [r7, #4]
 8002218:	ed87 1a00 	vstr	s2, [r7]
 PID->Kp = UP_Kp;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	601a      	str	r2, [r3, #0]
 PID->Ki = UP_Ki;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	605a      	str	r2, [r3, #4]
 PID->Kd = UP_Kd;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	609a      	str	r2, [r3, #8]

 PID->Error[n] = 0;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	60da      	str	r2, [r3, #12]
 PID->Error[n_1] = 0;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	611a      	str	r2, [r3, #16]
 PID->Error[n_2] = 0;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	615a      	str	r2, [r3, #20]
 PID->out = 0;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f04f 0200 	mov.w	r2, #0
 800224c:	619a      	str	r2, [r3, #24]
}
 800224e:	bf00      	nop
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	0000      	movs	r0, r0
 800225c:	0000      	movs	r0, r0
	...

08002260 <PS2X_Reader>:
    PS2->on = 0;
}
extern PS2_typedef ps2;

void PS2X_Reader()
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b084      	sub	sp, #16
 8002264:	af00      	add	r7, sp, #0
//	ps2.ps2Y = 0;
//	ps2.ps2X = 0;
	if (ps2.ps2RX[0] == 69) 		//Press L4 to switch to use Joy stick
 8002266:	4b94      	ldr	r3, [pc, #592]	@ (80024b8 <PS2X_Reader+0x258>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b45      	cmp	r3, #69	@ 0x45
 800226c:	d105      	bne.n	800227a <PS2X_Reader+0x1a>
	{
		ps2.mode = 1;
 800226e:	4b92      	ldr	r3, [pc, #584]	@ (80024b8 <PS2X_Reader+0x258>)
 8002270:	2201      	movs	r2, #1
 8002272:	66da      	str	r2, [r3, #108]	@ 0x6c
		ps2.on = 0;
 8002274:	4b90      	ldr	r3, [pc, #576]	@ (80024b8 <PS2X_Reader+0x258>)
 8002276:	2200      	movs	r2, #0
 8002278:	67da      	str	r2, [r3, #124]	@ 0x7c
//		ps2.ps2YPos = 132;
	}
	if (ps2.ps2RX[0] == 70)		//Press L5 to switch to use Button
 800227a:	4b8f      	ldr	r3, [pc, #572]	@ (80024b8 <PS2X_Reader+0x258>)
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	2b46      	cmp	r3, #70	@ 0x46
 8002280:	d10d      	bne.n	800229e <PS2X_Reader+0x3e>
	{
		ps2.mode = 2;
 8002282:	4b8d      	ldr	r3, [pc, #564]	@ (80024b8 <PS2X_Reader+0x258>)
 8002284:	2202      	movs	r2, #2
 8002286:	66da      	str	r2, [r3, #108]	@ 0x6c
		PID_velo.out = 0;
 8002288:	4b8c      	ldr	r3, [pc, #560]	@ (80024bc <PS2X_Reader+0x25c>)
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
		ps2.on =1;
 8002290:	4b89      	ldr	r3, [pc, #548]	@ (80024b8 <PS2X_Reader+0x258>)
 8002292:	2201      	movs	r2, #1
 8002294:	67da      	str	r2, [r3, #124]	@ 0x7c
		ps2.PIDPos = AMT.Linear_Position;
 8002296:	4b8a      	ldr	r3, [pc, #552]	@ (80024c0 <PS2X_Reader+0x260>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	4a87      	ldr	r2, [pc, #540]	@ (80024b8 <PS2X_Reader+0x258>)
 800229c:	6793      	str	r3, [r2, #120]	@ 0x78


	}
	//Mode Joy stick
	if (ps2.mode == 1)
 800229e:	4b86      	ldr	r3, [pc, #536]	@ (80024b8 <PS2X_Reader+0x258>)
 80022a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	f040 80ac 	bne.w	8002400 <PS2X_Reader+0x1a0>
	{
		//Read Ps2 Joy stick in VERTICAL
		if(ps2.ps2RX[0] == 81){
 80022a8:	4b83      	ldr	r3, [pc, #524]	@ (80024b8 <PS2X_Reader+0x258>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2b51      	cmp	r3, #81	@ 0x51
 80022ae:	d169      	bne.n	8002384 <PS2X_Reader+0x124>
			if (ps2.ps2RX[2] == 83){
 80022b0:	4b81      	ldr	r3, [pc, #516]	@ (80024b8 <PS2X_Reader+0x258>)
 80022b2:	789b      	ldrb	r3, [r3, #2]
 80022b4:	2b53      	cmp	r3, #83	@ 0x53
 80022b6:	d103      	bne.n	80022c0 <PS2X_Reader+0x60>
				ps2.digit = 1;
 80022b8:	4b7f      	ldr	r3, [pc, #508]	@ (80024b8 <PS2X_Reader+0x258>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	e00e      	b.n	80022de <PS2X_Reader+0x7e>
			}
			else if (ps2.ps2RX[3] == 83){
 80022c0:	4b7d      	ldr	r3, [pc, #500]	@ (80024b8 <PS2X_Reader+0x258>)
 80022c2:	78db      	ldrb	r3, [r3, #3]
 80022c4:	2b53      	cmp	r3, #83	@ 0x53
 80022c6:	d103      	bne.n	80022d0 <PS2X_Reader+0x70>
				ps2.digit = 2;
 80022c8:	4b7b      	ldr	r3, [pc, #492]	@ (80024b8 <PS2X_Reader+0x258>)
 80022ca:	2202      	movs	r2, #2
 80022cc:	60da      	str	r2, [r3, #12]
 80022ce:	e006      	b.n	80022de <PS2X_Reader+0x7e>
			}
			else if (ps2.ps2RX[4] == 83){
 80022d0:	4b79      	ldr	r3, [pc, #484]	@ (80024b8 <PS2X_Reader+0x258>)
 80022d2:	791b      	ldrb	r3, [r3, #4]
 80022d4:	2b53      	cmp	r3, #83	@ 0x53
 80022d6:	d102      	bne.n	80022de <PS2X_Reader+0x7e>
				ps2.digit = 3;
 80022d8:	4b77      	ldr	r3, [pc, #476]	@ (80024b8 <PS2X_Reader+0x258>)
 80022da:	2203      	movs	r2, #3
 80022dc:	60da      	str	r2, [r3, #12]
			}
			for(int k=1 ; k<5 ; k++){
 80022de:	2301      	movs	r3, #1
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	e01d      	b.n	8002320 <PS2X_Reader+0xc0>
				for (int l=0; l<10 ; l++){
 80022e4:	2300      	movs	r3, #0
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	e014      	b.n	8002314 <PS2X_Reader+0xb4>
					if (ps2.ps2RX[k] == num[l]){
 80022ea:	4a73      	ldr	r2, [pc, #460]	@ (80024b8 <PS2X_Reader+0x258>)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4413      	add	r3, r2
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	4619      	mov	r1, r3
 80022f4:	4a73      	ldr	r2, [pc, #460]	@ (80024c4 <PS2X_Reader+0x264>)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022fc:	4299      	cmp	r1, r3
 80022fe:	d106      	bne.n	800230e <PS2X_Reader+0xae>
						ps2.gain[k-1] = l;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	3b01      	subs	r3, #1
 8002304:	496c      	ldr	r1, [pc, #432]	@ (80024b8 <PS2X_Reader+0x258>)
 8002306:	3304      	adds	r3, #4
 8002308:	68ba      	ldr	r2, [r7, #8]
 800230a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				for (int l=0; l<10 ; l++){
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	3301      	adds	r3, #1
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2b09      	cmp	r3, #9
 8002318:	dde7      	ble.n	80022ea <PS2X_Reader+0x8a>
			for(int k=1 ; k<5 ; k++){
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	3301      	adds	r3, #1
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2b04      	cmp	r3, #4
 8002324:	ddde      	ble.n	80022e4 <PS2X_Reader+0x84>
					}
				}
			}
			if (ps2.digit == 1){
 8002326:	4b64      	ldr	r3, [pc, #400]	@ (80024b8 <PS2X_Reader+0x258>)
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d104      	bne.n	8002338 <PS2X_Reader+0xd8>
				ps2.ps2YPos = ps2.gain[0];
 800232e:	4b62      	ldr	r3, [pc, #392]	@ (80024b8 <PS2X_Reader+0x258>)
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	4a61      	ldr	r2, [pc, #388]	@ (80024b8 <PS2X_Reader+0x258>)
 8002334:	6213      	str	r3, [r2, #32]
 8002336:	e025      	b.n	8002384 <PS2X_Reader+0x124>
			}
			else if (ps2.digit == 2){
 8002338:	4b5f      	ldr	r3, [pc, #380]	@ (80024b8 <PS2X_Reader+0x258>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	2b02      	cmp	r3, #2
 800233e:	d10c      	bne.n	800235a <PS2X_Reader+0xfa>
				ps2.ps2YPos = (ps2.gain[0]*10)+ps2.gain[1];
 8002340:	4b5d      	ldr	r3, [pc, #372]	@ (80024b8 <PS2X_Reader+0x258>)
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	461a      	mov	r2, r3
 800234e:	4b5a      	ldr	r3, [pc, #360]	@ (80024b8 <PS2X_Reader+0x258>)
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	4413      	add	r3, r2
 8002354:	4a58      	ldr	r2, [pc, #352]	@ (80024b8 <PS2X_Reader+0x258>)
 8002356:	6213      	str	r3, [r2, #32]
 8002358:	e014      	b.n	8002384 <PS2X_Reader+0x124>
			}
			else if (ps2.digit == 3){
 800235a:	4b57      	ldr	r3, [pc, #348]	@ (80024b8 <PS2X_Reader+0x258>)
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	2b03      	cmp	r3, #3
 8002360:	d110      	bne.n	8002384 <PS2X_Reader+0x124>
				ps2.ps2YPos = (ps2.gain[0]*100)+(ps2.gain[1]*10)+ps2.gain[2];
 8002362:	4b55      	ldr	r3, [pc, #340]	@ (80024b8 <PS2X_Reader+0x258>)
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	2264      	movs	r2, #100	@ 0x64
 8002368:	fb02 f103 	mul.w	r1, r2, r3
 800236c:	4b52      	ldr	r3, [pc, #328]	@ (80024b8 <PS2X_Reader+0x258>)
 800236e:	695a      	ldr	r2, [r3, #20]
 8002370:	4613      	mov	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4413      	add	r3, r2
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	18ca      	adds	r2, r1, r3
 800237a:	4b4f      	ldr	r3, [pc, #316]	@ (80024b8 <PS2X_Reader+0x258>)
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	4413      	add	r3, r2
 8002380:	4a4d      	ldr	r2, [pc, #308]	@ (80024b8 <PS2X_Reader+0x258>)
 8002382:	6213      	str	r3, [r2, #32]
		//Convert from 0 - 255 to -128 - 128
//		ps2.ps2Y = (ps2.ps2YPos - 132);
//		ps2.ps2X = ps2.ps2XPos - 132;

		//Generate PWM
		ps2.pwmOut = ((ps2.ps2Y/ 132.0)*300) + 150;
 8002384:	4b4c      	ldr	r3, [pc, #304]	@ (80024b8 <PS2X_Reader+0x258>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	4618      	mov	r0, r3
 800238a:	f7fe f897 	bl	80004bc <__aeabi_i2d>
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b4d      	ldr	r3, [pc, #308]	@ (80024c8 <PS2X_Reader+0x268>)
 8002394:	f7fe fa26 	bl	80007e4 <__aeabi_ddiv>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4610      	mov	r0, r2
 800239e:	4619      	mov	r1, r3
 80023a0:	a341      	add	r3, pc, #260	@ (adr r3, 80024a8 <PS2X_Reader+0x248>)
 80023a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a6:	f7fe f8f3 	bl	8000590 <__aeabi_dmul>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	a33f      	add	r3, pc, #252	@ (adr r3, 80024b0 <PS2X_Reader+0x250>)
 80023b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b8:	f7fd ff34 	bl	8000224 <__adddf3>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4610      	mov	r0, r2
 80023c2:	4619      	mov	r1, r3
 80023c4:	f7fe fb7e 	bl	8000ac4 <__aeabi_d2iz>
 80023c8:	4603      	mov	r3, r0
 80023ca:	4a3b      	ldr	r2, [pc, #236]	@ (80024b8 <PS2X_Reader+0x258>)
 80023cc:	6693      	str	r3, [r2, #104]	@ 0x68
		ps2.pwmOut = 320 - ps2.ps2YPos;
 80023ce:	4b3a      	ldr	r3, [pc, #232]	@ (80024b8 <PS2X_Reader+0x258>)
 80023d0:	6a1b      	ldr	r3, [r3, #32]
 80023d2:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80023d6:	4a38      	ldr	r2, [pc, #224]	@ (80024b8 <PS2X_Reader+0x258>)
 80023d8:	6693      	str	r3, [r2, #104]	@ 0x68
		if (ps2.pwmOut > 300)
 80023da:	4b37      	ldr	r3, [pc, #220]	@ (80024b8 <PS2X_Reader+0x258>)
 80023dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023de:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80023e2:	dd03      	ble.n	80023ec <PS2X_Reader+0x18c>
		{
			ps2.pwmOut = 300;
 80023e4:	4b34      	ldr	r3, [pc, #208]	@ (80024b8 <PS2X_Reader+0x258>)
 80023e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80023ea:	669a      	str	r2, [r3, #104]	@ 0x68
		}
		if (ps2.pwmOut < -300)
 80023ec:	4b32      	ldr	r3, [pc, #200]	@ (80024b8 <PS2X_Reader+0x258>)
 80023ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023f0:	f513 7f96 	cmn.w	r3, #300	@ 0x12c
 80023f4:	f280 80bf 	bge.w	8002576 <PS2X_Reader+0x316>
		{
			ps2.pwmOut = 0;
 80023f8:	4b2f      	ldr	r3, [pc, #188]	@ (80024b8 <PS2X_Reader+0x258>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	669a      	str	r2, [r3, #104]	@ 0x68
 80023fe:	e0ba      	b.n	8002576 <PS2X_Reader+0x316>
//			MOTOR_set_duty(&MT, ps2.pwmOut);
//		}
	}

	//--- Mode Button ---//
	else if (ps2.mode == 2)
 8002400:	4b2d      	ldr	r3, [pc, #180]	@ (80024b8 <PS2X_Reader+0x258>)
 8002402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002404:	2b02      	cmp	r3, #2
 8002406:	f040 80b6 	bne.w	8002576 <PS2X_Reader+0x316>
	{
//		ps2.PIDPos = AMT.Linear_Position;
		ps2.on = 1;
 800240a:	4b2b      	ldr	r3, [pc, #172]	@ (80024b8 <PS2X_Reader+0x258>)
 800240c:	2201      	movs	r2, #1
 800240e:	67da      	str	r2, [r3, #124]	@ 0x7c
		ps2.ps2Y = 0;
 8002410:	4b29      	ldr	r3, [pc, #164]	@ (80024b8 <PS2X_Reader+0x258>)
 8002412:	2200      	movs	r2, #0
 8002414:	61da      	str	r2, [r3, #28]
//		ps2.ps2X = 0;
		//Keys Map
		static uint32_t timestamp =0;
		if(timestamp < HAL_GetTick())
 8002416:	f001 fa91 	bl	800393c <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	4b2b      	ldr	r3, [pc, #172]	@ (80024cc <PS2X_Reader+0x26c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d908      	bls.n	8002436 <PS2X_Reader+0x1d6>
		{
			timestamp = HAL_GetTick()+100;
 8002424:	f001 fa8a 	bl	800393c <HAL_GetTick>
 8002428:	4603      	mov	r3, r0
 800242a:	3364      	adds	r3, #100	@ 0x64
 800242c:	4a27      	ldr	r2, [pc, #156]	@ (80024cc <PS2X_Reader+0x26c>)
 800242e:	6013      	str	r3, [r2, #0]
			ps2.ps2RX[0] = 0;
 8002430:	4b21      	ldr	r3, [pc, #132]	@ (80024b8 <PS2X_Reader+0x258>)
 8002432:	2200      	movs	r2, #0
 8002434:	701a      	strb	r2, [r3, #0]
		}
		for (int i =0;i<6;i++)
 8002436:	2300      	movs	r3, #0
 8002438:	607b      	str	r3, [r7, #4]
 800243a:	e058      	b.n	80024ee <PS2X_Reader+0x28e>
		{
			if (ps2.ps2RX[0] == 0)
 800243c:	4b1e      	ldr	r3, [pc, #120]	@ (80024b8 <PS2X_Reader+0x258>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d123      	bne.n	800248c <PS2X_Reader+0x22c>
			{
				//Left
				ps2.l[0] = 0; //w
 8002444:	4b1c      	ldr	r3, [pc, #112]	@ (80024b8 <PS2X_Reader+0x258>)
 8002446:	2200      	movs	r2, #0
 8002448:	651a      	str	r2, [r3, #80]	@ 0x50
				ps2.l[1] = 0;	//a
 800244a:	4b1b      	ldr	r3, [pc, #108]	@ (80024b8 <PS2X_Reader+0x258>)
 800244c:	2200      	movs	r2, #0
 800244e:	655a      	str	r2, [r3, #84]	@ 0x54
				ps2.l[2] = 0;	//s
 8002450:	4b19      	ldr	r3, [pc, #100]	@ (80024b8 <PS2X_Reader+0x258>)
 8002452:	2200      	movs	r2, #0
 8002454:	659a      	str	r2, [r3, #88]	@ 0x58
				ps2.l[3] = 0;	//d
 8002456:	4b18      	ldr	r3, [pc, #96]	@ (80024b8 <PS2X_Reader+0x258>)
 8002458:	2200      	movs	r2, #0
 800245a:	65da      	str	r2, [r3, #92]	@ 0x5c
				ps2.l[4] = 0;	//l1
 800245c:	4b16      	ldr	r3, [pc, #88]	@ (80024b8 <PS2X_Reader+0x258>)
 800245e:	2200      	movs	r2, #0
 8002460:	661a      	str	r2, [r3, #96]	@ 0x60
				ps2.l[5] = 0;	//l2
 8002462:	4b15      	ldr	r3, [pc, #84]	@ (80024b8 <PS2X_Reader+0x258>)
 8002464:	2200      	movs	r2, #0
 8002466:	665a      	str	r2, [r3, #100]	@ 0x64
				//Right
				ps2.r[0] = 0;	//w
 8002468:	4b13      	ldr	r3, [pc, #76]	@ (80024b8 <PS2X_Reader+0x258>)
 800246a:	2200      	movs	r2, #0
 800246c:	639a      	str	r2, [r3, #56]	@ 0x38
				ps2.r[1] = 0;	//a
 800246e:	4b12      	ldr	r3, [pc, #72]	@ (80024b8 <PS2X_Reader+0x258>)
 8002470:	2200      	movs	r2, #0
 8002472:	63da      	str	r2, [r3, #60]	@ 0x3c
				ps2.r[2] = 0;	//s
 8002474:	4b10      	ldr	r3, [pc, #64]	@ (80024b8 <PS2X_Reader+0x258>)
 8002476:	2200      	movs	r2, #0
 8002478:	641a      	str	r2, [r3, #64]	@ 0x40
				ps2.r[3] = 0;	//d
 800247a:	4b0f      	ldr	r3, [pc, #60]	@ (80024b8 <PS2X_Reader+0x258>)
 800247c:	2200      	movs	r2, #0
 800247e:	645a      	str	r2, [r3, #68]	@ 0x44
				ps2.r[4] = 0;	//r1
 8002480:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <PS2X_Reader+0x258>)
 8002482:	2200      	movs	r2, #0
 8002484:	649a      	str	r2, [r3, #72]	@ 0x48
				ps2.r[5] = 0;	//r2
 8002486:	4b0c      	ldr	r3, [pc, #48]	@ (80024b8 <PS2X_Reader+0x258>)
 8002488:	2200      	movs	r2, #0
 800248a:	64da      	str	r2, [r3, #76]	@ 0x4c
			}

			if (ps2.ps2RX[0] - 65 == i)
 800248c:	4b0a      	ldr	r3, [pc, #40]	@ (80024b8 <PS2X_Reader+0x258>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	3b41      	subs	r3, #65	@ 0x41
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	429a      	cmp	r2, r3
 8002496:	d11b      	bne.n	80024d0 <PS2X_Reader+0x270>
			{
				ps2.l[i] = 1;
 8002498:	4a07      	ldr	r2, [pc, #28]	@ (80024b8 <PS2X_Reader+0x258>)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3314      	adds	r3, #20
 800249e:	2101      	movs	r1, #1
 80024a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80024a4:	e020      	b.n	80024e8 <PS2X_Reader+0x288>
 80024a6:	bf00      	nop
 80024a8:	00000000 	.word	0x00000000
 80024ac:	4072c000 	.word	0x4072c000
 80024b0:	00000000 	.word	0x00000000
 80024b4:	4062c000 	.word	0x4062c000
 80024b8:	20000ab0 	.word	0x20000ab0
 80024bc:	20000b30 	.word	0x20000b30
 80024c0:	20000a78 	.word	0x20000a78
 80024c4:	20000208 	.word	0x20000208
 80024c8:	40608000 	.word	0x40608000
 80024cc:	200002cc 	.word	0x200002cc
			}

			else if (ps2.ps2RX[0] - 73 == i)
 80024d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002600 <PS2X_Reader+0x3a0>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	3b49      	subs	r3, #73	@ 0x49
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d105      	bne.n	80024e8 <PS2X_Reader+0x288>
			{
				ps2.r[i] = 1;
 80024dc:	4a48      	ldr	r2, [pc, #288]	@ (8002600 <PS2X_Reader+0x3a0>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	330e      	adds	r3, #14
 80024e2:	2101      	movs	r1, #1
 80024e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int i =0;i<6;i++)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3301      	adds	r3, #1
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	dda3      	ble.n	800243c <PS2X_Reader+0x1dc>
			}
		}

		//Generate PWM
		if (ps2.l[2] == 1)
 80024f4:	4b42      	ldr	r3, [pc, #264]	@ (8002600 <PS2X_Reader+0x3a0>)
 80024f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d113      	bne.n	8002524 <PS2X_Reader+0x2c4>
		{
			//Adjust How to decrease(-) Linear position
			ps2.PIDPos -= 0.1;
 80024fc:	4b40      	ldr	r3, [pc, #256]	@ (8002600 <PS2X_Reader+0x3a0>)
 80024fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002500:	4618      	mov	r0, r3
 8002502:	f7fd ffed 	bl	80004e0 <__aeabi_f2d>
 8002506:	a33c      	add	r3, pc, #240	@ (adr r3, 80025f8 <PS2X_Reader+0x398>)
 8002508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250c:	f7fd fe88 	bl	8000220 <__aeabi_dsub>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4610      	mov	r0, r2
 8002516:	4619      	mov	r1, r3
 8002518:	f7fe fb1c 	bl	8000b54 <__aeabi_d2f>
 800251c:	4603      	mov	r3, r0
 800251e:	4a38      	ldr	r2, [pc, #224]	@ (8002600 <PS2X_Reader+0x3a0>)
 8002520:	6793      	str	r3, [r2, #120]	@ 0x78
 8002522:	e028      	b.n	8002576 <PS2X_Reader+0x316>
//			if (ps2.pwmOut < 0)
//			{
//				ps2.pwmOut = 0;		// to make pwm1 >= 0
//			}
		}
		else if (ps2.l[3] == 1)
 8002524:	4b36      	ldr	r3, [pc, #216]	@ (8002600 <PS2X_Reader+0x3a0>)
 8002526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002528:	2b01      	cmp	r3, #1
 800252a:	d113      	bne.n	8002554 <PS2X_Reader+0x2f4>
		{
			//Adjust How to increase(+) Linear position
			ps2.PIDPos += 0.1;
 800252c:	4b34      	ldr	r3, [pc, #208]	@ (8002600 <PS2X_Reader+0x3a0>)
 800252e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002530:	4618      	mov	r0, r3
 8002532:	f7fd ffd5 	bl	80004e0 <__aeabi_f2d>
 8002536:	a330      	add	r3, pc, #192	@ (adr r3, 80025f8 <PS2X_Reader+0x398>)
 8002538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800253c:	f7fd fe72 	bl	8000224 <__adddf3>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4610      	mov	r0, r2
 8002546:	4619      	mov	r1, r3
 8002548:	f7fe fb04 	bl	8000b54 <__aeabi_d2f>
 800254c:	4603      	mov	r3, r0
 800254e:	4a2c      	ldr	r2, [pc, #176]	@ (8002600 <PS2X_Reader+0x3a0>)
 8002550:	6793      	str	r3, [r2, #120]	@ 0x78
 8002552:	e010      	b.n	8002576 <PS2X_Reader+0x316>
//			ps2.pwmOut = ps2.pwmOut + count;	// + PWM with count
		}
		else if (ps2.l[0] == 1)		//Press down button(l1) to PWM out forward
 8002554:	4b2a      	ldr	r3, [pc, #168]	@ (8002600 <PS2X_Reader+0x3a0>)
 8002556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002558:	2b01      	cmp	r3, #1
 800255a:	d00c      	beq.n	8002576 <PS2X_Reader+0x316>
		{
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ps2.pwmOut);
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
		}
		else if (ps2.l[1] == 1)		//Press down button(l1) to PWM out backward
 800255c:	4b28      	ldr	r3, [pc, #160]	@ (8002600 <PS2X_Reader+0x3a0>)
 800255e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002560:	2b01      	cmp	r3, #1
 8002562:	d008      	beq.n	8002576 <PS2X_Reader+0x316>
		{
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ps2.pwmOut);
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);
		}
		else if (ps2.r[1] == 1)		//Press X(r1) to stop
 8002564:	4b26      	ldr	r3, [pc, #152]	@ (8002600 <PS2X_Reader+0x3a0>)
 8002566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002568:	2b01      	cmp	r3, #1
 800256a:	d004      	beq.n	8002576 <PS2X_Reader+0x316>
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);		//Stop
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
		}
		else{
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 150);
			MOTOR_set_duty(&MT, 150);
 800256c:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8002604 <PS2X_Reader+0x3a4>
 8002570:	4825      	ldr	r0, [pc, #148]	@ (8002608 <PS2X_Reader+0x3a8>)
 8002572:	f7ff fbd1 	bl	8001d18 <MOTOR_set_duty>
		}
	}
	// Floor Selection
	if(base.ShelveMode == 1){
 8002576:	4b25      	ldr	r3, [pc, #148]	@ (800260c <PS2X_Reader+0x3ac>)
 8002578:	8b1b      	ldrh	r3, [r3, #24]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d136      	bne.n	80025ec <PS2X_Reader+0x38c>
		if (ps2.ps2RX[0] == 71){
 800257e:	4b20      	ldr	r3, [pc, #128]	@ (8002600 <PS2X_Reader+0x3a0>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	2b47      	cmp	r3, #71	@ 0x47
 8002584:	d112      	bne.n	80025ac <PS2X_Reader+0x34c>
			base.Shelve[ps2.counts-1] = ps2.PIDPos;
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <PS2X_Reader+0x3a0>)
 8002588:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 800258c:	4b1c      	ldr	r3, [pc, #112]	@ (8002600 <PS2X_Reader+0x3a0>)
 800258e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002590:	3b01      	subs	r3, #1
 8002592:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002596:	ee17 1a90 	vmov	r1, s15
 800259a:	4a1c      	ldr	r2, [pc, #112]	@ (800260c <PS2X_Reader+0x3ac>)
 800259c:	3306      	adds	r3, #6
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	6059      	str	r1, [r3, #4]
			ps2.counts=  +1;
 80025a4:	4b16      	ldr	r3, [pc, #88]	@ (8002600 <PS2X_Reader+0x3a0>)
 80025a6:	2201      	movs	r2, #1
 80025a8:	675a      	str	r2, [r3, #116]	@ 0x74
 80025aa:	e011      	b.n	80025d0 <PS2X_Reader+0x370>
		}
		else if (ps2.ps2RX[0] == 73){
 80025ac:	4b14      	ldr	r3, [pc, #80]	@ (8002600 <PS2X_Reader+0x3a0>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b49      	cmp	r3, #73	@ 0x49
 80025b2:	d10d      	bne.n	80025d0 <PS2X_Reader+0x370>
			base.Shelve[ps2.counts-1] = 0;
 80025b4:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <PS2X_Reader+0x3a0>)
 80025b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b8:	3b01      	subs	r3, #1
 80025ba:	4a14      	ldr	r2, [pc, #80]	@ (800260c <PS2X_Reader+0x3ac>)
 80025bc:	3306      	adds	r3, #6
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	2200      	movs	r2, #0
 80025c4:	605a      	str	r2, [r3, #4]
			ps2.counts = ps2.counts -1;
 80025c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002600 <PS2X_Reader+0x3a0>)
 80025c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025ca:	3b01      	subs	r3, #1
 80025cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002600 <PS2X_Reader+0x3a0>)
 80025ce:	6753      	str	r3, [r2, #116]	@ 0x74
		}

		if (ps2.ps2RX[0] == 72 && base.ShelveMode == 1){
 80025d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002600 <PS2X_Reader+0x3a0>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	2b48      	cmp	r3, #72	@ 0x48
 80025d6:	d109      	bne.n	80025ec <PS2X_Reader+0x38c>
 80025d8:	4b0c      	ldr	r3, [pc, #48]	@ (800260c <PS2X_Reader+0x3ac>)
 80025da:	8b1b      	ldrh	r3, [r3, #24]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d105      	bne.n	80025ec <PS2X_Reader+0x38c>
			base.ShelveMode = 0;
 80025e0:	4b0a      	ldr	r3, [pc, #40]	@ (800260c <PS2X_Reader+0x3ac>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	831a      	strh	r2, [r3, #24]
			registerFrame[0x10].U16 = 0b0000;
 80025e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <PS2X_Reader+0x3b0>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	841a      	strh	r2, [r3, #32]
		}
	}
}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	f3af 8000 	nop.w
 80025f8:	9999999a 	.word	0x9999999a
 80025fc:	3fb99999 	.word	0x3fb99999
 8002600:	20000ab0 	.word	0x20000ab0
 8002604:	43160000 	.word	0x43160000
 8002608:	20000a5c 	.word	0x20000a5c
 800260c:	20000284 	.word	0x20000284
 8002610:	20001030 	.word	0x20001030

08002614 <Traject_init>:
float Time_dec;

//-------------------------------------------Function Code-------------------------------------------------------//

void Traject_init(Trap_Traj* Traj, float v_max, float a_max)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002620:	edc7 0a01 	vstr	s1, [r7, #4]
	Traj->Velo_max = v_max;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	601a      	str	r2, [r3, #0]
	Traj->Accel_max = a_max;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	605a      	str	r2, [r3, #4]

	Traj->currentAcceleration = 0;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f04f 0200 	mov.w	r2, #0
 8002636:	611a      	str	r2, [r3, #16]
	Traj->currentVelocity = 0;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f04f 0200 	mov.w	r2, #0
 800263e:	60da      	str	r2, [r3, #12]
	Traj->currentPosition = 0;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f04f 0200 	mov.w	r2, #0
 8002646:	609a      	str	r2, [r3, #8]
}
 8002648:	bf00      	nop
 800264a:	3714      	adds	r7, #20
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002658:	b08d      	sub	sp, #52	@ 0x34
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800265c:	f001 f909 	bl	8003872 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002660:	f000 f970 	bl	8002944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002664:	f000 fcda 	bl	800301c <MX_GPIO_Init>
  MX_DMA_Init();
 8002668:	f000 fca6 	bl	8002fb8 <MX_DMA_Init>
  MX_TIM2_Init();
 800266c:	f000 fa2e 	bl	8002acc <MX_TIM2_Init>
  MX_TIM3_Init();
 8002670:	f000 fa80 	bl	8002b74 <MX_TIM3_Init>
  MX_TIM5_Init();
 8002674:	f000 fb50 	bl	8002d18 <MX_TIM5_Init>
  MX_UART4_Init();
 8002678:	f000 fc02 	bl	8002e80 <MX_UART4_Init>
  MX_TIM4_Init();
 800267c:	f000 fafc 	bl	8002c78 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8002680:	f000 fc4c 	bl	8002f1c <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8002684:	f000 fbcc 	bl	8002e20 <MX_TIM16_Init>
  MX_TIM6_Init();
 8002688:	f000 fb94 	bl	8002db4 <MX_TIM6_Init>
  MX_ADC1_Init();
 800268c:	f000 f9a6 	bl	80029dc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);					// AMT Encoder
 8002690:	4894      	ldr	r0, [pc, #592]	@ (80028e4 <main+0x290>)
 8002692:	f004 f90b 	bl	80068ac <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);					// Output compare
 8002696:	4894      	ldr	r0, [pc, #592]	@ (80028e8 <main+0x294>)
 8002698:	f004 f908 	bl	80068ac <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim6);					// Trajectory trigger
 800269c:	4893      	ldr	r0, [pc, #588]	@ (80028ec <main+0x298>)
 800269e:	f004 f905 	bl	80068ac <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);        // PWM
 80026a2:	2100      	movs	r1, #0
 80026a4:	4890      	ldr	r0, [pc, #576]	@ (80028e8 <main+0x294>)
 80026a6:	f004 fa57 	bl	8006b58 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);        // Direction
 80026aa:	2104      	movs	r1, #4
 80026ac:	488e      	ldr	r0, [pc, #568]	@ (80028e8 <main+0x294>)
 80026ae:	f004 fa53 	bl	8006b58 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80026b2:	488f      	ldr	r0, [pc, #572]	@ (80028f0 <main+0x29c>)
 80026b4:	f004 f96a 	bl	800698c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80026b8:	488e      	ldr	r0, [pc, #568]	@ (80028f4 <main+0x2a0>)
 80026ba:	f004 f967 	bl	800698c <HAL_TIM_Base_Start_IT>
  hmodbus.huart = &huart2;
 80026be:	4b8e      	ldr	r3, [pc, #568]	@ (80028f8 <main+0x2a4>)
 80026c0:	4a8e      	ldr	r2, [pc, #568]	@ (80028fc <main+0x2a8>)
 80026c2:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 80026c4:	4b8c      	ldr	r3, [pc, #560]	@ (80028f8 <main+0x2a4>)
 80026c6:	4a8e      	ldr	r2, [pc, #568]	@ (8002900 <main+0x2ac>)
 80026c8:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 80026ca:	4b8b      	ldr	r3, [pc, #556]	@ (80028f8 <main+0x2a4>)
 80026cc:	2215      	movs	r2, #21
 80026ce:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 80026d0:	4b89      	ldr	r3, [pc, #548]	@ (80028f8 <main+0x2a4>)
 80026d2:	22c8      	movs	r2, #200	@ 0xc8
 80026d4:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 80026d6:	498b      	ldr	r1, [pc, #556]	@ (8002904 <main+0x2b0>)
 80026d8:	4887      	ldr	r0, [pc, #540]	@ (80028f8 <main+0x2a4>)
 80026da:	f7ff f807 	bl	80016ec <Modbus_init>

  //float PID_pos_K[3] = {0.01 ,0.0, 0};
  float PID_pos_K[3] = {4.5 ,0.00000000495, 0};
 80026de:	4a8a      	ldr	r2, [pc, #552]	@ (8002908 <main+0x2b4>)
 80026e0:	f107 0318 	add.w	r3, r7, #24
 80026e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80026e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  //float PID_velo_K[3] = {3.35 ,0.050, 0.001};
  float PID_velo_K[3] = {3.35 ,0.050, 0.001};
 80026ea:	4a88      	ldr	r2, [pc, #544]	@ (800290c <main+0x2b8>)
 80026ec:	f107 030c 	add.w	r3, r7, #12
 80026f0:	ca07      	ldmia	r2, {r0, r1, r2}
 80026f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  // Initialize ASRS
  Traject_init(&Traj,450, 500);				// V_max, A_max
 80026f6:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8002910 <main+0x2bc>
 80026fa:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 8002914 <main+0x2c0>
 80026fe:	4886      	ldr	r0, [pc, #536]	@ (8002918 <main+0x2c4>)
 8002700:	f7ff ff88 	bl	8002614 <Traject_init>
//  Kalman_Start(&Vel_filtered);
  AMT_encoder_init(&AMT, &htim2);
 8002704:	4977      	ldr	r1, [pc, #476]	@ (80028e4 <main+0x290>)
 8002706:	4885      	ldr	r0, [pc, #532]	@ (800291c <main+0x2c8>)
 8002708:	f7fe fe90 	bl	800142c <AMT_encoder_init>
  MOTOR_init(&MT, &htim3,TIM_CHANNEL_2, TIM_CHANNEL_1);
 800270c:	2300      	movs	r3, #0
 800270e:	2204      	movs	r2, #4
 8002710:	4975      	ldr	r1, [pc, #468]	@ (80028e8 <main+0x294>)
 8002712:	4883      	ldr	r0, [pc, #524]	@ (8002920 <main+0x2cc>)
 8002714:	f7ff fade 	bl	8001cd4 <MOTOR_init>
  PID_controller_init(&PID_pos,PID_pos_K[0],PID_pos_K[1],PID_pos_K[2]);
 8002718:	edd7 7a06 	vldr	s15, [r7, #24]
 800271c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002720:	edd7 6a08 	vldr	s13, [r7, #32]
 8002724:	eeb0 1a66 	vmov.f32	s2, s13
 8002728:	eef0 0a47 	vmov.f32	s1, s14
 800272c:	eeb0 0a67 	vmov.f32	s0, s15
 8002730:	487c      	ldr	r0, [pc, #496]	@ (8002924 <main+0x2d0>)
 8002732:	f7ff fd69 	bl	8002208 <PID_controller_init>
  PID_controller_init(&PID_velo,PID_velo_K[0],PID_velo_K[1],PID_velo_K[3]);
 8002736:	edd7 7a03 	vldr	s15, [r7, #12]
 800273a:	ed97 7a04 	vldr	s14, [r7, #16]
 800273e:	edd7 6a06 	vldr	s13, [r7, #24]
 8002742:	eeb0 1a66 	vmov.f32	s2, s13
 8002746:	eef0 0a47 	vmov.f32	s1, s14
 800274a:	eeb0 0a67 	vmov.f32	s0, s15
 800274e:	4876      	ldr	r0, [pc, #472]	@ (8002928 <main+0x2d4>)
 8002750:	f7ff fd5a 	bl	8002208 <PID_controller_init>

    /* USER CODE BEGIN 3 */

	  // Feedback to base system 5 Hz
	  static uint64_t timestamps =0;
	  if(HAL_GetTick() > timestamps)
 8002754:	f001 f8f2 	bl	800393c <HAL_GetTick>
 8002758:	4603      	mov	r3, r0
 800275a:	2200      	movs	r2, #0
 800275c:	461c      	mov	r4, r3
 800275e:	4615      	mov	r5, r2
 8002760:	4b72      	ldr	r3, [pc, #456]	@ (800292c <main+0x2d8>)
 8002762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002766:	42a2      	cmp	r2, r4
 8002768:	41ab      	sbcs	r3, r5
 800276a:	d20b      	bcs.n	8002784 <main+0x130>
	  {
		  timestamps =HAL_GetTick() + 100;		//ms
 800276c:	f001 f8e6 	bl	800393c <HAL_GetTick>
 8002770:	4603      	mov	r3, r0
 8002772:	3364      	adds	r3, #100	@ 0x64
 8002774:	2200      	movs	r2, #0
 8002776:	469a      	mov	sl, r3
 8002778:	4693      	mov	fp, r2
 800277a:	4b6c      	ldr	r3, [pc, #432]	@ (800292c <main+0x2d8>)
 800277c:	e9c3 ab00 	strd	sl, fp, [r3]
	  	  Heartbeat();
 8002780:	f7fe fcd6 	bl	8001130 <Heartbeat>
	  }


	  // Read AMT encoder 1000 Hz
	  static uint64_t timestamp =0;
	  int64_t currentTime = HAL_GetTick();
 8002784:	f001 f8da 	bl	800393c <HAL_GetTick>
 8002788:	4603      	mov	r3, r0
 800278a:	2200      	movs	r2, #0
 800278c:	603b      	str	r3, [r7, #0]
 800278e:	607a      	str	r2, [r7, #4]
 8002790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002794:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	  if(currentTime > timestamp)
 8002798:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800279c:	4964      	ldr	r1, [pc, #400]	@ (8002930 <main+0x2dc>)
 800279e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80027a2:	4290      	cmp	r0, r2
 80027a4:	eb71 0303 	sbcs.w	r3, r1, r3
 80027a8:	d212      	bcs.n	80027d0 <main+0x17c>
	  {
	  timestamp =currentTime + 1;				//ms
 80027aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027ae:	f112 0801 	adds.w	r8, r2, #1
 80027b2:	f143 0900 	adc.w	r9, r3, #0
 80027b6:	4642      	mov	r2, r8
 80027b8:	464b      	mov	r3, r9
 80027ba:	495d      	ldr	r1, [pc, #372]	@ (8002930 <main+0x2dc>)
 80027bc:	e9c1 2300 	strd	r2, r3, [r1]
	  AMT_encoder_update(&AMT, &htim2, micros());
 80027c0:	f000 fd16 	bl	80031f0 <micros>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4946      	ldr	r1, [pc, #280]	@ (80028e4 <main+0x290>)
 80027ca:	4854      	ldr	r0, [pc, #336]	@ (800291c <main+0x2c8>)
 80027cc:	f7fe fe48 	bl	8001460 <AMT_encoder_update>
	  }

	  //Modbus
	  easyCase();
 80027d0:	f7fe fc96 	bl	8001100 <easyCase>
	  switch(base.Base_case){
 80027d4:	4b57      	ldr	r3, [pc, #348]	@ (8002934 <main+0x2e0>)
 80027d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027d8:	3b01      	subs	r3, #1
 80027da:	2b07      	cmp	r3, #7
 80027dc:	d82a      	bhi.n	8002834 <main+0x1e0>
 80027de:	a201      	add	r2, pc, #4	@ (adr r2, 80027e4 <main+0x190>)
 80027e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e4:	08002805 	.word	0x08002805
 80027e8:	08002811 	.word	0x08002811
 80027ec:	08002835 	.word	0x08002835
 80027f0:	0800281d 	.word	0x0800281d
 80027f4:	08002835 	.word	0x08002835
 80027f8:	08002835 	.word	0x08002835
 80027fc:	08002835 	.word	0x08002835
 8002800:	08002829 	.word	0x08002829
	  case 1:
		  base.BaseStatus = 1;
 8002804:	4b4b      	ldr	r3, [pc, #300]	@ (8002934 <main+0x2e0>)
 8002806:	2201      	movs	r2, #1
 8002808:	801a      	strh	r2, [r3, #0]
		  SetShelves();
 800280a:	f7fe fd51 	bl	80012b0 <SetShelves>
		  break;
 800280e:	e014      	b.n	800283a <main+0x1e6>
	  case 2:
		  base.BaseStatus = 2;
 8002810:	4b48      	ldr	r3, [pc, #288]	@ (8002934 <main+0x2e0>)
 8002812:	2202      	movs	r2, #2
 8002814:	801a      	strh	r2, [r3, #0]
		  SetHome();
 8002816:	f7fe fdaf 	bl	8001378 <SetHome>
		  break;
 800281a:	e00e      	b.n	800283a <main+0x1e6>
	  case 4:
		  base.BaseStatus = 4;
 800281c:	4b45      	ldr	r3, [pc, #276]	@ (8002934 <main+0x2e0>)
 800281e:	2204      	movs	r2, #4
 8002820:	801a      	strh	r2, [r3, #0]
		  RunJog();
 8002822:	f7fe fdd5 	bl	80013d0 <RunJog>
		  break;
 8002826:	e008      	b.n	800283a <main+0x1e6>
	  case 8:
		  base.BaseStatus = 8;
 8002828:	4b42      	ldr	r3, [pc, #264]	@ (8002934 <main+0x2e0>)
 800282a:	2208      	movs	r2, #8
 800282c:	801a      	strh	r2, [r3, #0]
		  RunPoint();
 800282e:	f7fe fd75 	bl	800131c <RunPoint>
		  break;
 8002832:	e002      	b.n	800283a <main+0x1e6>
	  default :
		  base.BaseStatus = 0;
 8002834:	4b3f      	ldr	r3, [pc, #252]	@ (8002934 <main+0x2e0>)
 8002836:	2200      	movs	r2, #0
 8002838:	801a      	strh	r2, [r3, #0]
	  }

	  // Reed Switch Status
	  int pinCombination = (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) << 1) | HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 800283a:	2140      	movs	r1, #64	@ 0x40
 800283c:	483e      	ldr	r0, [pc, #248]	@ (8002938 <main+0x2e4>)
 800283e:	f002 ff4d 	bl	80056dc <HAL_GPIO_ReadPin>
 8002842:	4603      	mov	r3, r0
 8002844:	005e      	lsls	r6, r3, #1
 8002846:	2180      	movs	r1, #128	@ 0x80
 8002848:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800284c:	f002 ff46 	bl	80056dc <HAL_GPIO_ReadPin>
 8002850:	4603      	mov	r3, r0
 8002852:	4333      	orrs	r3, r6
 8002854:	627b      	str	r3, [r7, #36]	@ 0x24
	  switch(pinCombination) {
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	2b01      	cmp	r3, #1
 800285a:	d006      	beq.n	800286a <main+0x216>
 800285c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285e:	2b02      	cmp	r3, #2
 8002860:	d107      	bne.n	8002872 <main+0x21e>
		  case 2: // Binary 10: B is SET, A is RESET
			  base.ReedStatus = 0b0001;
 8002862:	4b34      	ldr	r3, [pc, #208]	@ (8002934 <main+0x2e0>)
 8002864:	2201      	movs	r2, #1
 8002866:	879a      	strh	r2, [r3, #60]	@ 0x3c
			  break;
 8002868:	e006      	b.n	8002878 <main+0x224>
		  case 1: // Binary 01: B is RESET, A is SET
			  base.ReedStatus = 0b0010;
 800286a:	4b32      	ldr	r3, [pc, #200]	@ (8002934 <main+0x2e0>)
 800286c:	2202      	movs	r2, #2
 800286e:	879a      	strh	r2, [r3, #60]	@ 0x3c
			  break;
 8002870:	e002      	b.n	8002878 <main+0x224>
		  default:
			  base.ReedStatus = 0b0000;
 8002872:	4b30      	ldr	r3, [pc, #192]	@ (8002934 <main+0x2e0>)
 8002874:	2200      	movs	r2, #0
 8002876:	879a      	strh	r2, [r3, #60]	@ 0x3c
	  }

	  Vacuum();
 8002878:	f7fe fcc4 	bl	8001204 <Vacuum>
	  GripperMovement();
 800287c:	f7fe fce6 	bl	800124c <GripperMovement>
	  Modbus_Protocal_Worker();
 8002880:	f7fe ffc0 	bl	8001804 <Modbus_Protocal_Worker>
	  Routine();
 8002884:	f7fe fc62 	bl	800114c <Routine>

//	  //Ps2
	  HAL_UART_Receive(&huart4,ps2.ps2RX, 10 ,10);
 8002888:	230a      	movs	r3, #10
 800288a:	220a      	movs	r2, #10
 800288c:	492b      	ldr	r1, [pc, #172]	@ (800293c <main+0x2e8>)
 800288e:	482c      	ldr	r0, [pc, #176]	@ (8002940 <main+0x2ec>)
 8002890:	f006 f96e 	bl	8008b70 <HAL_UART_Receive>
	  if(ps2.ps2RX[0] == 74){
 8002894:	4b29      	ldr	r3, [pc, #164]	@ (800293c <main+0x2e8>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	2b4a      	cmp	r3, #74	@ 0x4a
 800289a:	d102      	bne.n	80028a2 <main+0x24e>
		  ps2.stop = 1;
 800289c:	4b27      	ldr	r3, [pc, #156]	@ (800293c <main+0x2e8>)
 800289e:	2201      	movs	r2, #1
 80028a0:	671a      	str	r2, [r3, #112]	@ 0x70
	  }
	  if (ps2.stop == 1 && ps2.ps2RX[0] == 75){
 80028a2:	4b26      	ldr	r3, [pc, #152]	@ (800293c <main+0x2e8>)
 80028a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d113      	bne.n	80028d2 <main+0x27e>
 80028aa:	4b24      	ldr	r3, [pc, #144]	@ (800293c <main+0x2e8>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b4b      	cmp	r3, #75	@ 0x4b
 80028b0:	d10f      	bne.n	80028d2 <main+0x27e>
		  ps2.stop = 0;
 80028b2:	4b22      	ldr	r3, [pc, #136]	@ (800293c <main+0x2e8>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	671a      	str	r2, [r3, #112]	@ 0x70
		  ps2.pwmOut = 150;
 80028b8:	4b20      	ldr	r3, [pc, #128]	@ (800293c <main+0x2e8>)
 80028ba:	2296      	movs	r2, #150	@ 0x96
 80028bc:	669a      	str	r2, [r3, #104]	@ 0x68
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ps2.pwmOut);		//Stop and Holf Position
 80028be:	4b1f      	ldr	r3, [pc, #124]	@ (800293c <main+0x2e8>)
 80028c0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80028c2:	4b09      	ldr	r3, [pc, #36]	@ (80028e8 <main+0x294>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	635a      	str	r2, [r3, #52]	@ 0x34
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80028c8:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <main+0x294>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2200      	movs	r2, #0
 80028ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80028d0:	e006      	b.n	80028e0 <main+0x28c>
	  }
	  else if(ps2.stop == 0){
 80028d2:	4b1a      	ldr	r3, [pc, #104]	@ (800293c <main+0x2e8>)
 80028d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f47f af3c 	bne.w	8002754 <main+0x100>
		  PS2X_Reader();
 80028dc:	f7ff fcc0 	bl	8002260 <PS2X_Reader>
  {
 80028e0:	e738      	b.n	8002754 <main+0x100>
 80028e2:	bf00      	nop
 80028e4:	2000033c 	.word	0x2000033c
 80028e8:	20000408 	.word	0x20000408
 80028ec:	2000066c 	.word	0x2000066c
 80028f0:	200004d4 	.word	0x200004d4
 80028f4:	200005a0 	.word	0x200005a0
 80028f8:	20000b4c 	.word	0x20000b4c
 80028fc:	200008d0 	.word	0x200008d0
 8002900:	20000738 	.word	0x20000738
 8002904:	20001030 	.word	0x20001030
 8002908:	0800a940 	.word	0x0800a940
 800290c:	0800a94c 	.word	0x0800a94c
 8002910:	43fa0000 	.word	0x43fa0000
 8002914:	43e10000 	.word	0x43e10000
 8002918:	20000a64 	.word	0x20000a64
 800291c:	20000a78 	.word	0x20000a78
 8002920:	20000a5c 	.word	0x20000a5c
 8002924:	20000268 	.word	0x20000268
 8002928:	20000b30 	.word	0x20000b30
 800292c:	200011c0 	.word	0x200011c0
 8002930:	200011c8 	.word	0x200011c8
 8002934:	20000284 	.word	0x20000284
 8002938:	48000400 	.word	0x48000400
 800293c:	20000ab0 	.word	0x20000ab0
 8002940:	20000804 	.word	0x20000804

08002944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b094      	sub	sp, #80	@ 0x50
 8002948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800294a:	f107 0318 	add.w	r3, r7, #24
 800294e:	2238      	movs	r2, #56	@ 0x38
 8002950:	2100      	movs	r1, #0
 8002952:	4618      	mov	r0, r3
 8002954:	f007 ffae 	bl	800a8b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002958:	1d3b      	adds	r3, r7, #4
 800295a:	2200      	movs	r2, #0
 800295c:	601a      	str	r2, [r3, #0]
 800295e:	605a      	str	r2, [r3, #4]
 8002960:	609a      	str	r2, [r3, #8]
 8002962:	60da      	str	r2, [r3, #12]
 8002964:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002966:	2000      	movs	r0, #0
 8002968:	f002 ff0c 	bl	8005784 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800296c:	2302      	movs	r3, #2
 800296e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002970:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002974:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002976:	2340      	movs	r3, #64	@ 0x40
 8002978:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800297a:	2302      	movs	r3, #2
 800297c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800297e:	2302      	movs	r3, #2
 8002980:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002982:	2304      	movs	r3, #4
 8002984:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002986:	2355      	movs	r3, #85	@ 0x55
 8002988:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800298a:	2302      	movs	r3, #2
 800298c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800298e:	2302      	movs	r3, #2
 8002990:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002992:	2302      	movs	r3, #2
 8002994:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002996:	f107 0318 	add.w	r3, r7, #24
 800299a:	4618      	mov	r0, r3
 800299c:	f002 ffa6 	bl	80058ec <HAL_RCC_OscConfig>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80029a6:	f000 fc3d 	bl	8003224 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029aa:	230f      	movs	r3, #15
 80029ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029ae:	2303      	movs	r3, #3
 80029b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029b6:	2300      	movs	r3, #0
 80029b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029ba:	2300      	movs	r3, #0
 80029bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80029be:	1d3b      	adds	r3, r7, #4
 80029c0:	2104      	movs	r1, #4
 80029c2:	4618      	mov	r0, r3
 80029c4:	f003 faa4 	bl	8005f10 <HAL_RCC_ClockConfig>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80029ce:	f000 fc29 	bl	8003224 <Error_Handler>
  }
}
 80029d2:	bf00      	nop
 80029d4:	3750      	adds	r7, #80	@ 0x50
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
	...

080029dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08c      	sub	sp, #48	@ 0x30
 80029e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80029e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80029e6:	2200      	movs	r2, #0
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	605a      	str	r2, [r3, #4]
 80029ec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80029ee:	1d3b      	adds	r3, r7, #4
 80029f0:	2220      	movs	r2, #32
 80029f2:	2100      	movs	r1, #0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f007 ff5d 	bl	800a8b4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80029fa:	4b32      	ldr	r3, [pc, #200]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 80029fc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002a00:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002a02:	4b30      	ldr	r3, [pc, #192]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a04:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a08:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a0a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a10:	4b2c      	ldr	r3, [pc, #176]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002a16:	4b2b      	ldr	r3, [pc, #172]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002a1c:	4b29      	ldr	r3, [pc, #164]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a22:	4b28      	ldr	r3, [pc, #160]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a24:	2204      	movs	r2, #4
 8002a26:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002a28:	4b26      	ldr	r3, [pc, #152]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002a2e:	4b25      	ldr	r3, [pc, #148]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002a34:	4b23      	ldr	r3, [pc, #140]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a36:	2201      	movs	r2, #1
 8002a38:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a3a:	4b22      	ldr	r3, [pc, #136]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a42:	4b20      	ldr	r3, [pc, #128]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a48:	4b1e      	ldr	r3, [pc, #120]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002a56:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002a5c:	4b19      	ldr	r3, [pc, #100]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a64:	4817      	ldr	r0, [pc, #92]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a66:	f001 f94b 	bl	8003d00 <HAL_ADC_Init>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002a70:	f000 fbd8 	bl	8003224 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002a74:	2300      	movs	r3, #0
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002a78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4811      	ldr	r0, [pc, #68]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002a80:	f001 ff60 	bl	8004944 <HAL_ADCEx_MultiModeConfigChannel>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002a8a:	f000 fbcb 	bl	8003224 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac8 <MX_ADC1_Init+0xec>)
 8002a90:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a92:	2306      	movs	r3, #6
 8002a94:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002a9a:	237f      	movs	r3, #127	@ 0x7f
 8002a9c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002aa6:	1d3b      	adds	r3, r7, #4
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4806      	ldr	r0, [pc, #24]	@ (8002ac4 <MX_ADC1_Init+0xe8>)
 8002aac:	f001 fae4 	bl	8004078 <HAL_ADC_ConfigChannel>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002ab6:	f000 fbb5 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002aba:	bf00      	nop
 8002abc:	3730      	adds	r7, #48	@ 0x30
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	200002d0 	.word	0x200002d0
 8002ac8:	19200040 	.word	0x19200040

08002acc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b08c      	sub	sp, #48	@ 0x30
 8002ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ad2:	f107 030c 	add.w	r3, r7, #12
 8002ad6:	2224      	movs	r2, #36	@ 0x24
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f007 feea 	bl	800a8b4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae0:	463b      	mov	r3, r7
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	605a      	str	r2, [r3, #4]
 8002ae8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002aea:	4b21      	ldr	r3, [pc, #132]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002aec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002af0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002af2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002af8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002afe:	4b1c      	ldr	r3, [pc, #112]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002b00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b06:	4b1a      	ldr	r3, [pc, #104]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b0c:	4b18      	ldr	r3, [pc, #96]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002b12:	2303      	movs	r3, #3
 8002b14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b16:	2300      	movs	r3, #0
 8002b18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002b22:	2300      	movs	r3, #0
 8002b24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b26:	2300      	movs	r3, #0
 8002b28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002b36:	f107 030c 	add.w	r3, r7, #12
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	480c      	ldr	r0, [pc, #48]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002b3e:	f004 fa61 	bl	8007004 <HAL_TIM_Encoder_Init>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002b48:	f000 fb6c 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b54:	463b      	mov	r3, r7
 8002b56:	4619      	mov	r1, r3
 8002b58:	4805      	ldr	r0, [pc, #20]	@ (8002b70 <MX_TIM2_Init+0xa4>)
 8002b5a:	f005 fe09 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002b64:	f000 fb5e 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b68:	bf00      	nop
 8002b6a:	3730      	adds	r7, #48	@ 0x30
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	2000033c 	.word	0x2000033c

08002b74 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08e      	sub	sp, #56	@ 0x38
 8002b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	605a      	str	r2, [r3, #4]
 8002b84:	609a      	str	r2, [r3, #8]
 8002b86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b88:	f107 031c 	add.w	r3, r7, #28
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b94:	463b      	mov	r3, r7
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	605a      	str	r2, [r3, #4]
 8002b9c:	609a      	str	r2, [r3, #8]
 8002b9e:	60da      	str	r2, [r3, #12]
 8002ba0:	611a      	str	r2, [r3, #16]
 8002ba2:	615a      	str	r2, [r3, #20]
 8002ba4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ba6:	4b32      	ldr	r3, [pc, #200]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002ba8:	4a32      	ldr	r2, [pc, #200]	@ (8002c74 <MX_TIM3_Init+0x100>)
 8002baa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8002bac:	4b30      	ldr	r3, [pc, #192]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42499;
 8002bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bba:	f24a 6203 	movw	r2, #42499	@ 0xa603
 8002bbe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002bcc:	4828      	ldr	r0, [pc, #160]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bce:	f003 fe09 	bl	80067e4 <HAL_TIM_Base_Init>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002bd8:	f000 fb24 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002be0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002be2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002be6:	4619      	mov	r1, r3
 8002be8:	4821      	ldr	r0, [pc, #132]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bea:	f004 fddb 	bl	80077a4 <HAL_TIM_ConfigClockSource>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002bf4:	f000 fb16 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002bf8:	481d      	ldr	r0, [pc, #116]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002bfa:	f003 ff3f 	bl	8006a7c <HAL_TIM_PWM_Init>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002c04:	f000 fb0e 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c10:	f107 031c 	add.w	r3, r7, #28
 8002c14:	4619      	mov	r1, r3
 8002c16:	4816      	ldr	r0, [pc, #88]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002c18:	f005 fdaa 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002c22:	f000 faff 	bl	8003224 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c26:	2360      	movs	r3, #96	@ 0x60
 8002c28:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c32:	2300      	movs	r3, #0
 8002c34:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c36:	463b      	mov	r3, r7
 8002c38:	2200      	movs	r2, #0
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	480c      	ldr	r0, [pc, #48]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002c3e:	f004 fc9d 	bl	800757c <HAL_TIM_PWM_ConfigChannel>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002c48:	f000 faec 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c4c:	463b      	mov	r3, r7
 8002c4e:	2204      	movs	r2, #4
 8002c50:	4619      	mov	r1, r3
 8002c52:	4807      	ldr	r0, [pc, #28]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002c54:	f004 fc92 	bl	800757c <HAL_TIM_PWM_ConfigChannel>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002c5e:	f000 fae1 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002c62:	4803      	ldr	r0, [pc, #12]	@ (8002c70 <MX_TIM3_Init+0xfc>)
 8002c64:	f000 fc22 	bl	80034ac <HAL_TIM_MspPostInit>

}
 8002c68:	bf00      	nop
 8002c6a:	3738      	adds	r7, #56	@ 0x38
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	20000408 	.word	0x20000408
 8002c74:	40000400 	.word	0x40000400

08002c78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b088      	sub	sp, #32
 8002c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c7e:	f107 0310 	add.w	r3, r7, #16
 8002c82:	2200      	movs	r2, #0
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	605a      	str	r2, [r3, #4]
 8002c88:	609a      	str	r2, [r3, #8]
 8002c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c8c:	1d3b      	adds	r3, r7, #4
 8002c8e:	2200      	movs	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	605a      	str	r2, [r3, #4]
 8002c94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c96:	4b1e      	ldr	r3, [pc, #120]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002c98:	4a1e      	ldr	r2, [pc, #120]	@ (8002d14 <MX_TIM4_Init+0x9c>)
 8002c9a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1699;
 8002c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002c9e:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8002ca2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 8002caa:	4b19      	ldr	r3, [pc, #100]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002cac:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002cb0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cb2:	4b17      	ldr	r3, [pc, #92]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cb8:	4b15      	ldr	r3, [pc, #84]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002cbe:	4814      	ldr	r0, [pc, #80]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002cc0:	f003 fd90 	bl	80067e4 <HAL_TIM_Base_Init>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002cca:	f000 faab 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002cd4:	f107 0310 	add.w	r3, r7, #16
 8002cd8:	4619      	mov	r1, r3
 8002cda:	480d      	ldr	r0, [pc, #52]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002cdc:	f004 fd62 	bl	80077a4 <HAL_TIM_ConfigClockSource>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002ce6:	f000 fa9d 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cea:	2300      	movs	r3, #0
 8002cec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002cf2:	1d3b      	adds	r3, r7, #4
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4806      	ldr	r0, [pc, #24]	@ (8002d10 <MX_TIM4_Init+0x98>)
 8002cf8:	f005 fd3a 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002d02:	f000 fa8f 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002d06:	bf00      	nop
 8002d08:	3720      	adds	r7, #32
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	200004d4 	.word	0x200004d4
 8002d14:	40000800 	.word	0x40000800

08002d18 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d1e:	f107 0310 	add.w	r3, r7, #16
 8002d22:	2200      	movs	r2, #0
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	605a      	str	r2, [r3, #4]
 8002d28:	609a      	str	r2, [r3, #8]
 8002d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d2c:	1d3b      	adds	r3, r7, #4
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002d36:	4b1d      	ldr	r3, [pc, #116]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d38:	4a1d      	ldr	r2, [pc, #116]	@ (8002db0 <MX_TIM5_Init+0x98>)
 8002d3a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d3e:	22a9      	movs	r2, #169	@ 0xa9
 8002d40:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d42:	4b1a      	ldr	r3, [pc, #104]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002d48:	4b18      	ldr	r3, [pc, #96]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8002d4e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d50:	4b16      	ldr	r3, [pc, #88]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d56:	4b15      	ldr	r3, [pc, #84]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002d5c:	4813      	ldr	r0, [pc, #76]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d5e:	f003 fd41 	bl	80067e4 <HAL_TIM_Base_Init>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002d68:	f000 fa5c 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d70:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002d72:	f107 0310 	add.w	r3, r7, #16
 8002d76:	4619      	mov	r1, r3
 8002d78:	480c      	ldr	r0, [pc, #48]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d7a:	f004 fd13 	bl	80077a4 <HAL_TIM_ConfigClockSource>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002d84:	f000 fa4e 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002d90:	1d3b      	adds	r3, r7, #4
 8002d92:	4619      	mov	r1, r3
 8002d94:	4805      	ldr	r0, [pc, #20]	@ (8002dac <MX_TIM5_Init+0x94>)
 8002d96:	f005 fceb 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002da0:	f000 fa40 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002da4:	bf00      	nop
 8002da6:	3720      	adds	r7, #32
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	200005a0 	.word	0x200005a0
 8002db0:	40000c00 	.word	0x40000c00

08002db4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dba:	1d3b      	adds	r3, r7, #4
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002dc4:	4b14      	ldr	r3, [pc, #80]	@ (8002e18 <MX_TIM6_Init+0x64>)
 8002dc6:	4a15      	ldr	r2, [pc, #84]	@ (8002e1c <MX_TIM6_Init+0x68>)
 8002dc8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 169;
 8002dca:	4b13      	ldr	r3, [pc, #76]	@ (8002e18 <MX_TIM6_Init+0x64>)
 8002dcc:	22a9      	movs	r2, #169	@ 0xa9
 8002dce:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd0:	4b11      	ldr	r3, [pc, #68]	@ (8002e18 <MX_TIM6_Init+0x64>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10;
 8002dd6:	4b10      	ldr	r3, [pc, #64]	@ (8002e18 <MX_TIM6_Init+0x64>)
 8002dd8:	220a      	movs	r2, #10
 8002dda:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8002e18 <MX_TIM6_Init+0x64>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002de2:	480d      	ldr	r0, [pc, #52]	@ (8002e18 <MX_TIM6_Init+0x64>)
 8002de4:	f003 fcfe 	bl	80067e4 <HAL_TIM_Base_Init>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002dee:	f000 fa19 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002df2:	2300      	movs	r3, #0
 8002df4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002df6:	2300      	movs	r3, #0
 8002df8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002dfa:	1d3b      	adds	r3, r7, #4
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4806      	ldr	r0, [pc, #24]	@ (8002e18 <MX_TIM6_Init+0x64>)
 8002e00:	f005 fcb6 	bl	8008770 <HAL_TIMEx_MasterConfigSynchronization>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002e0a:	f000 fa0b 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002e0e:	bf00      	nop
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	2000066c 	.word	0x2000066c
 8002e1c:	40001000 	.word	0x40001000

08002e20 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002e24:	4b14      	ldr	r3, [pc, #80]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e26:	4a15      	ldr	r2, [pc, #84]	@ (8002e7c <MX_TIM16_Init+0x5c>)
 8002e28:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8002e2a:	4b13      	ldr	r3, [pc, #76]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e2c:	22a9      	movs	r2, #169	@ 0xa9
 8002e2e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8002e36:	4b10      	ldr	r3, [pc, #64]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e38:	f240 4279 	movw	r2, #1145	@ 0x479
 8002e3c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002e44:	4b0c      	ldr	r3, [pc, #48]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002e50:	4809      	ldr	r0, [pc, #36]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e52:	f003 fcc7 	bl	80067e4 <HAL_TIM_Base_Init>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002e5c:	f000 f9e2 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8002e60:	2108      	movs	r1, #8
 8002e62:	4805      	ldr	r0, [pc, #20]	@ (8002e78 <MX_TIM16_Init+0x58>)
 8002e64:	f003 ffd8 	bl	8006e18 <HAL_TIM_OnePulse_Init>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8002e6e:	f000 f9d9 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20000738 	.word	0x20000738
 8002e7c:	40014400 	.word	0x40014400

08002e80 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002e84:	4b23      	ldr	r3, [pc, #140]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002e86:	4a24      	ldr	r2, [pc, #144]	@ (8002f18 <MX_UART4_Init+0x98>)
 8002e88:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9700;
 8002e8a:	4b22      	ldr	r3, [pc, #136]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002e8c:	f242 52e4 	movw	r2, #9700	@ 0x25e4
 8002e90:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002e92:	4b20      	ldr	r3, [pc, #128]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002e98:	4b1e      	ldr	r3, [pc, #120]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002e9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002ea6:	220c      	movs	r2, #12
 8002ea8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eaa:	4b1a      	ldr	r3, [pc, #104]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eb0:	4b18      	ldr	r3, [pc, #96]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002eb6:	4b17      	ldr	r3, [pc, #92]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ebc:	4b15      	ldr	r3, [pc, #84]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ec2:	4b14      	ldr	r3, [pc, #80]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ec8:	4812      	ldr	r0, [pc, #72]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002eca:	f005 fd37 	bl	800893c <HAL_UART_Init>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002ed4:	f000 f9a6 	bl	8003224 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ed8:	2100      	movs	r1, #0
 8002eda:	480e      	ldr	r0, [pc, #56]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002edc:	f007 fc1f 	bl	800a71e <HAL_UARTEx_SetTxFifoThreshold>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002ee6:	f000 f99d 	bl	8003224 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8002eea:	f04f 6120 	mov.w	r1, #167772160	@ 0xa000000
 8002eee:	4809      	ldr	r0, [pc, #36]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002ef0:	f007 fc53 	bl	800a79a <HAL_UARTEx_SetRxFifoThreshold>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <MX_UART4_Init+0x7e>
  {
    Error_Handler();
 8002efa:	f000 f993 	bl	8003224 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002efe:	4805      	ldr	r0, [pc, #20]	@ (8002f14 <MX_UART4_Init+0x94>)
 8002f00:	f007 fbd4 	bl	800a6ac <HAL_UARTEx_DisableFifoMode>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_UART4_Init+0x8e>
  {
    Error_Handler();
 8002f0a:	f000 f98b 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002f0e:	bf00      	nop
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	20000804 	.word	0x20000804
 8002f18:	40004c00 	.word	0x40004c00

08002f1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f20:	4b23      	ldr	r3, [pc, #140]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f22:	4a24      	ldr	r2, [pc, #144]	@ (8002fb4 <MX_USART2_UART_Init+0x98>)
 8002f24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002f26:	4b22      	ldr	r3, [pc, #136]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f28:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8002f2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002f2e:	4b20      	ldr	r3, [pc, #128]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f30:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f34:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f36:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002f3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f44:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f46:	220c      	movs	r2, #12
 8002f48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f4a:	4b19      	ldr	r3, [pc, #100]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f50:	4b17      	ldr	r3, [pc, #92]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f56:	4b16      	ldr	r3, [pc, #88]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f5c:	4b14      	ldr	r3, [pc, #80]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f62:	4b13      	ldr	r3, [pc, #76]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f68:	4811      	ldr	r0, [pc, #68]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f6a:	f005 fce7 	bl	800893c <HAL_UART_Init>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002f74:	f000 f956 	bl	8003224 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f78:	2100      	movs	r1, #0
 8002f7a:	480d      	ldr	r0, [pc, #52]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f7c:	f007 fbcf 	bl	800a71e <HAL_UARTEx_SetTxFifoThreshold>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8002f86:	f000 f94d 	bl	8003224 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	4808      	ldr	r0, [pc, #32]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f8e:	f007 fc04 	bl	800a79a <HAL_UARTEx_SetRxFifoThreshold>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002f98:	f000 f944 	bl	8003224 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002f9c:	4804      	ldr	r0, [pc, #16]	@ (8002fb0 <MX_USART2_UART_Init+0x94>)
 8002f9e:	f007 fb85 	bl	800a6ac <HAL_UARTEx_DisableFifoMode>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002fa8:	f000 f93c 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002fac:	bf00      	nop
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	200008d0 	.word	0x200008d0
 8002fb4:	40004400 	.word	0x40004400

08002fb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002fbe:	4b16      	ldr	r3, [pc, #88]	@ (8003018 <MX_DMA_Init+0x60>)
 8002fc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fc2:	4a15      	ldr	r2, [pc, #84]	@ (8003018 <MX_DMA_Init+0x60>)
 8002fc4:	f043 0304 	orr.w	r3, r3, #4
 8002fc8:	6493      	str	r3, [r2, #72]	@ 0x48
 8002fca:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <MX_DMA_Init+0x60>)
 8002fcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	607b      	str	r3, [r7, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002fd6:	4b10      	ldr	r3, [pc, #64]	@ (8003018 <MX_DMA_Init+0x60>)
 8002fd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fda:	4a0f      	ldr	r2, [pc, #60]	@ (8003018 <MX_DMA_Init+0x60>)
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	6493      	str	r3, [r2, #72]	@ 0x48
 8002fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8003018 <MX_DMA_Init+0x60>)
 8002fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	603b      	str	r3, [r7, #0]
 8002fec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	200b      	movs	r0, #11
 8002ff4:	f001 fe89 	bl	8004d0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002ff8:	200b      	movs	r0, #11
 8002ffa:	f001 fea0 	bl	8004d3e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002ffe:	2200      	movs	r2, #0
 8003000:	2100      	movs	r1, #0
 8003002:	200c      	movs	r0, #12
 8003004:	f001 fe81 	bl	8004d0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003008:	200c      	movs	r0, #12
 800300a:	f001 fe98 	bl	8004d3e <HAL_NVIC_EnableIRQ>

}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000

0800301c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b08a      	sub	sp, #40	@ 0x28
 8003020:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003022:	f107 0314 	add.w	r3, r7, #20
 8003026:	2200      	movs	r2, #0
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	605a      	str	r2, [r3, #4]
 800302c:	609a      	str	r2, [r3, #8]
 800302e:	60da      	str	r2, [r3, #12]
 8003030:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003032:	4b4c      	ldr	r3, [pc, #304]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003036:	4a4b      	ldr	r2, [pc, #300]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003038:	f043 0304 	orr.w	r3, r3, #4
 800303c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800303e:	4b49      	ldr	r3, [pc, #292]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003042:	f003 0304 	and.w	r3, r3, #4
 8003046:	613b      	str	r3, [r7, #16]
 8003048:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800304a:	4b46      	ldr	r3, [pc, #280]	@ (8003164 <MX_GPIO_Init+0x148>)
 800304c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800304e:	4a45      	ldr	r2, [pc, #276]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003050:	f043 0320 	orr.w	r3, r3, #32
 8003054:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003056:	4b43      	ldr	r3, [pc, #268]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800305a:	f003 0320 	and.w	r3, r3, #32
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003062:	4b40      	ldr	r3, [pc, #256]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003066:	4a3f      	ldr	r2, [pc, #252]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003068:	f043 0301 	orr.w	r3, r3, #1
 800306c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800306e:	4b3d      	ldr	r3, [pc, #244]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	60bb      	str	r3, [r7, #8]
 8003078:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800307a:	4b3a      	ldr	r3, [pc, #232]	@ (8003164 <MX_GPIO_Init+0x148>)
 800307c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800307e:	4a39      	ldr	r2, [pc, #228]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003080:	f043 0302 	orr.w	r3, r3, #2
 8003084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003086:	4b37      	ldr	r3, [pc, #220]	@ (8003164 <MX_GPIO_Init+0x148>)
 8003088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	607b      	str	r3, [r7, #4]
 8003090:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Push_solenoid_Pin, GPIO_PIN_RESET);
 8003092:	2200      	movs	r2, #0
 8003094:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003098:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800309c:	f002 fb36 	bl	800570c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Pull_solenoid_Pin|Suck_solenoid_Pin, GPIO_PIN_RESET);
 80030a0:	2200      	movs	r2, #0
 80030a2:	2130      	movs	r1, #48	@ 0x30
 80030a4:	4830      	ldr	r0, [pc, #192]	@ (8003168 <MX_GPIO_Init+0x14c>)
 80030a6:	f002 fb31 	bl	800570c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80030aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80030b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b6:	2300      	movs	r3, #0
 80030b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80030ba:	f107 0314 	add.w	r3, r7, #20
 80030be:	4619      	mov	r1, r3
 80030c0:	4829      	ldr	r0, [pc, #164]	@ (8003168 <MX_GPIO_Init+0x14c>)
 80030c2:	f002 f989 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_Base_Pin Limit_Top_Pin Reed_pull_Pin */
  GPIO_InitStruct.Pin = Limit_Base_Pin|Limit_Top_Pin|Reed_pull_Pin;
 80030c6:	23d0      	movs	r3, #208	@ 0xd0
 80030c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030ca:	2300      	movs	r3, #0
 80030cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80030ce:	2302      	movs	r3, #2
 80030d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d2:	f107 0314 	add.w	r3, r7, #20
 80030d6:	4619      	mov	r1, r3
 80030d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030dc:	f002 f97c 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Push_solenoid_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Push_solenoid_Pin;
 80030e0:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 80030e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030e6:	2301      	movs	r3, #1
 80030e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ea:	2300      	movs	r3, #0
 80030ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ee:	2300      	movs	r3, #0
 80030f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030f2:	f107 0314 	add.w	r3, r7, #20
 80030f6:	4619      	mov	r1, r3
 80030f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030fc:	f002 f96c 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Pull_solenoid_Pin Suck_solenoid_Pin */
  GPIO_InitStruct.Pin = Pull_solenoid_Pin|Suck_solenoid_Pin;
 8003100:	2330      	movs	r3, #48	@ 0x30
 8003102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003104:	2301      	movs	r3, #1
 8003106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003108:	2300      	movs	r3, #0
 800310a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800310c:	2300      	movs	r3, #0
 800310e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003110:	f107 0314 	add.w	r3, r7, #20
 8003114:	4619      	mov	r1, r3
 8003116:	4814      	ldr	r0, [pc, #80]	@ (8003168 <MX_GPIO_Init+0x14c>)
 8003118:	f002 f95e 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Signal_Pin */
  GPIO_InitStruct.Pin = Emergency_Signal_Pin;
 800311c:	2380      	movs	r3, #128	@ 0x80
 800311e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003120:	2300      	movs	r3, #0
 8003122:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003124:	2302      	movs	r3, #2
 8003126:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_Signal_GPIO_Port, &GPIO_InitStruct);
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	4619      	mov	r1, r3
 800312e:	480e      	ldr	r0, [pc, #56]	@ (8003168 <MX_GPIO_Init+0x14c>)
 8003130:	f002 f952 	bl	80053d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Reed_push_Pin */
  GPIO_InitStruct.Pin = Reed_push_Pin;
 8003134:	2340      	movs	r3, #64	@ 0x40
 8003136:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003138:	2300      	movs	r3, #0
 800313a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800313c:	2302      	movs	r3, #2
 800313e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reed_push_GPIO_Port, &GPIO_InitStruct);
 8003140:	f107 0314 	add.w	r3, r7, #20
 8003144:	4619      	mov	r1, r3
 8003146:	4809      	ldr	r0, [pc, #36]	@ (800316c <MX_GPIO_Init+0x150>)
 8003148:	f002 f946 	bl	80053d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800314c:	2200      	movs	r2, #0
 800314e:	2100      	movs	r1, #0
 8003150:	2028      	movs	r0, #40	@ 0x28
 8003152:	f001 fdda 	bl	8004d0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003156:	2028      	movs	r0, #40	@ 0x28
 8003158:	f001 fdf1 	bl	8004d3e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800315c:	bf00      	nop
 800315e:	3728      	adds	r7, #40	@ 0x28
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40021000 	.word	0x40021000
 8003168:	48000800 	.word	0x48000800
 800316c:	48000400 	.word	0x48000400

08003170 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8003170:	b5b0      	push	{r4, r5, r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
		if(htim == &htim5)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a18      	ldr	r2, [pc, #96]	@ (80031dc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d108      	bne.n	8003192 <HAL_TIM_PeriodElapsedCallback+0x22>
			{
			_micros += UINT32_MAX;
 8003180:	4b17      	ldr	r3, [pc, #92]	@ (80031e0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003186:	1e54      	subs	r4, r2, #1
 8003188:	f143 0500 	adc.w	r5, r3, #0
 800318c:	4b14      	ldr	r3, [pc, #80]	@ (80031e0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800318e:	e9c3 4500 	strd	r4, r5, [r3]
			}
		if(htim == &htim4)								// 2000 Hz
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a13      	ldr	r2, [pc, #76]	@ (80031e4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d11c      	bne.n	80031d4 <HAL_TIM_PeriodElapsedCallback+0x64>
		{
			if (base.BaseStatus == 2){
 800319a:	4b13      	ldr	r3, [pc, #76]	@ (80031e8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d10c      	bne.n	80031bc <HAL_TIM_PeriodElapsedCallback+0x4c>
				MOTOR_set_duty(&MT, base.MotorHome);
 80031a2:	4b11      	ldr	r3, [pc, #68]	@ (80031e8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80031a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031a8:	ee07 3a90 	vmov	s15, r3
 80031ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b0:	eeb0 0a67 	vmov.f32	s0, s15
 80031b4:	480d      	ldr	r0, [pc, #52]	@ (80031ec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80031b6:	f7fe fdaf 	bl	8001d18 <MOTOR_set_duty>
//			if (ps2.mode == 2){
//				PID_controller_cascade(&PID_pos, &PID_velo, &AMT, ps2.PIDPos);
//				MOTOR_set_duty(&MT, PID_velo.out);
//			}
		}
	}
 80031ba:	e00b      	b.n	80031d4 <HAL_TIM_PeriodElapsedCallback+0x64>
				MOTOR_set_duty(&MT, base.MotorHome);
 80031bc:	4b0a      	ldr	r3, [pc, #40]	@ (80031e8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80031be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80031c2:	ee07 3a90 	vmov	s15, r3
 80031c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ca:	eeb0 0a67 	vmov.f32	s0, s15
 80031ce:	4807      	ldr	r0, [pc, #28]	@ (80031ec <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80031d0:	f7fe fda2 	bl	8001d18 <MOTOR_set_duty>
	}
 80031d4:	bf00      	nop
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bdb0      	pop	{r4, r5, r7, pc}
 80031dc:	200005a0 	.word	0x200005a0
 80031e0:	20001028 	.word	0x20001028
 80031e4:	200004d4 	.word	0x200004d4
 80031e8:	20000284 	.word	0x20000284
 80031ec:	20000a5c 	.word	0x20000a5c

080031f0 <micros>:

uint64_t micros()
	{
 80031f0:	b4b0      	push	{r4, r5, r7}
 80031f2:	af00      	add	r7, sp, #0
		return __HAL_TIM_GET_COUNTER(&htim5)+_micros;
 80031f4:	4b09      	ldr	r3, [pc, #36]	@ (800321c <micros+0x2c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	2200      	movs	r2, #0
 80031fc:	4618      	mov	r0, r3
 80031fe:	4611      	mov	r1, r2
 8003200:	4b07      	ldr	r3, [pc, #28]	@ (8003220 <micros+0x30>)
 8003202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003206:	1884      	adds	r4, r0, r2
 8003208:	eb41 0503 	adc.w	r5, r1, r3
 800320c:	4622      	mov	r2, r4
 800320e:	462b      	mov	r3, r5
	}
 8003210:	4610      	mov	r0, r2
 8003212:	4619      	mov	r1, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	bcb0      	pop	{r4, r5, r7}
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	200005a0 	.word	0x200005a0
 8003220:	20001028 	.word	0x20001028

08003224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003228:	b672      	cpsid	i
}
 800322a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800322c:	bf00      	nop
 800322e:	e7fd      	b.n	800322c <Error_Handler+0x8>

08003230 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003236:	4b0f      	ldr	r3, [pc, #60]	@ (8003274 <HAL_MspInit+0x44>)
 8003238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323a:	4a0e      	ldr	r2, [pc, #56]	@ (8003274 <HAL_MspInit+0x44>)
 800323c:	f043 0301 	orr.w	r3, r3, #1
 8003240:	6613      	str	r3, [r2, #96]	@ 0x60
 8003242:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <HAL_MspInit+0x44>)
 8003244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	607b      	str	r3, [r7, #4]
 800324c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800324e:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <HAL_MspInit+0x44>)
 8003250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003252:	4a08      	ldr	r2, [pc, #32]	@ (8003274 <HAL_MspInit+0x44>)
 8003254:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003258:	6593      	str	r3, [r2, #88]	@ 0x58
 800325a:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <HAL_MspInit+0x44>)
 800325c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003262:	603b      	str	r3, [r7, #0]
 8003264:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003266:	f002 fb31 	bl	80058cc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800326a:	bf00      	nop
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000

08003278 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b09e      	sub	sp, #120	@ 0x78
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003280:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	60da      	str	r2, [r3, #12]
 800328e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003290:	f107 0310 	add.w	r3, r7, #16
 8003294:	2254      	movs	r2, #84	@ 0x54
 8003296:	2100      	movs	r1, #0
 8003298:	4618      	mov	r0, r3
 800329a:	f007 fb0b 	bl	800a8b4 <memset>
  if(hadc->Instance==ADC1)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032a6:	d133      	bne.n	8003310 <HAL_ADC_MspInit+0x98>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80032a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032ac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80032ae:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80032b2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032b4:	f107 0310 	add.w	r3, r7, #16
 80032b8:	4618      	mov	r0, r3
 80032ba:	f003 f845 	bl	8006348 <HAL_RCCEx_PeriphCLKConfig>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80032c4:	f7ff ffae 	bl	8003224 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80032c8:	4b13      	ldr	r3, [pc, #76]	@ (8003318 <HAL_ADC_MspInit+0xa0>)
 80032ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032cc:	4a12      	ldr	r2, [pc, #72]	@ (8003318 <HAL_ADC_MspInit+0xa0>)
 80032ce:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80032d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032d4:	4b10      	ldr	r3, [pc, #64]	@ (8003318 <HAL_ADC_MspInit+0xa0>)
 80032d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003318 <HAL_ADC_MspInit+0xa0>)
 80032e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032e4:	4a0c      	ldr	r2, [pc, #48]	@ (8003318 <HAL_ADC_MspInit+0xa0>)
 80032e6:	f043 0304 	orr.w	r3, r3, #4
 80032ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003318 <HAL_ADC_MspInit+0xa0>)
 80032ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032f0:	f003 0304 	and.w	r3, r3, #4
 80032f4:	60bb      	str	r3, [r7, #8]
 80032f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Current_sensor_Pin;
 80032f8:	2301      	movs	r3, #1
 80032fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032fc:	2303      	movs	r3, #3
 80032fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003300:	2300      	movs	r3, #0
 8003302:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_sensor_GPIO_Port, &GPIO_InitStruct);
 8003304:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003308:	4619      	mov	r1, r3
 800330a:	4804      	ldr	r0, [pc, #16]	@ (800331c <HAL_ADC_MspInit+0xa4>)
 800330c:	f002 f864 	bl	80053d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003310:	bf00      	nop
 8003312:	3778      	adds	r7, #120	@ 0x78
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40021000 	.word	0x40021000
 800331c:	48000800 	.word	0x48000800

08003320 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08a      	sub	sp, #40	@ 0x28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003328:	f107 0314 	add.w	r3, r7, #20
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
 8003330:	605a      	str	r2, [r3, #4]
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003340:	d128      	bne.n	8003394 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003342:	4b16      	ldr	r3, [pc, #88]	@ (800339c <HAL_TIM_Encoder_MspInit+0x7c>)
 8003344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003346:	4a15      	ldr	r2, [pc, #84]	@ (800339c <HAL_TIM_Encoder_MspInit+0x7c>)
 8003348:	f043 0301 	orr.w	r3, r3, #1
 800334c:	6593      	str	r3, [r2, #88]	@ 0x58
 800334e:	4b13      	ldr	r3, [pc, #76]	@ (800339c <HAL_TIM_Encoder_MspInit+0x7c>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	613b      	str	r3, [r7, #16]
 8003358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800335a:	4b10      	ldr	r3, [pc, #64]	@ (800339c <HAL_TIM_Encoder_MspInit+0x7c>)
 800335c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800335e:	4a0f      	ldr	r2, [pc, #60]	@ (800339c <HAL_TIM_Encoder_MspInit+0x7c>)
 8003360:	f043 0301 	orr.w	r3, r3, #1
 8003364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003366:	4b0d      	ldr	r3, [pc, #52]	@ (800339c <HAL_TIM_Encoder_MspInit+0x7c>)
 8003368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003372:	2303      	movs	r3, #3
 8003374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003376:	2302      	movs	r3, #2
 8003378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337a:	2300      	movs	r3, #0
 800337c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800337e:	2300      	movs	r3, #0
 8003380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003382:	2301      	movs	r3, #1
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003386:	f107 0314 	add.w	r3, r7, #20
 800338a:	4619      	mov	r1, r3
 800338c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003390:	f002 f822 	bl	80053d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003394:	bf00      	nop
 8003396:	3728      	adds	r7, #40	@ 0x28
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40021000 	.word	0x40021000

080033a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a39      	ldr	r2, [pc, #228]	@ (8003494 <HAL_TIM_Base_MspInit+0xf4>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d10c      	bne.n	80033cc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033b2:	4b39      	ldr	r3, [pc, #228]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 80033b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b6:	4a38      	ldr	r2, [pc, #224]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 80033b8:	f043 0302 	orr.w	r3, r3, #2
 80033bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80033be:	4b36      	ldr	r3, [pc, #216]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	61fb      	str	r3, [r7, #28]
 80033c8:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80033ca:	e05e      	b.n	800348a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM4)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a32      	ldr	r2, [pc, #200]	@ (800349c <HAL_TIM_Base_MspInit+0xfc>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d114      	bne.n	8003400 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80033d6:	4b30      	ldr	r3, [pc, #192]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 80033d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033da:	4a2f      	ldr	r2, [pc, #188]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 80033dc:	f043 0304 	orr.w	r3, r3, #4
 80033e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80033e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 80033e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e6:	f003 0304 	and.w	r3, r3, #4
 80033ea:	61bb      	str	r3, [r7, #24]
 80033ec:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80033ee:	2200      	movs	r2, #0
 80033f0:	2100      	movs	r1, #0
 80033f2:	201e      	movs	r0, #30
 80033f4:	f001 fc89 	bl	8004d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80033f8:	201e      	movs	r0, #30
 80033fa:	f001 fca0 	bl	8004d3e <HAL_NVIC_EnableIRQ>
}
 80033fe:	e044      	b.n	800348a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM5)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a26      	ldr	r2, [pc, #152]	@ (80034a0 <HAL_TIM_Base_MspInit+0x100>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d114      	bne.n	8003434 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800340a:	4b23      	ldr	r3, [pc, #140]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 800340c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340e:	4a22      	ldr	r2, [pc, #136]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 8003410:	f043 0308 	orr.w	r3, r3, #8
 8003414:	6593      	str	r3, [r2, #88]	@ 0x58
 8003416:	4b20      	ldr	r3, [pc, #128]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 8003418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003422:	2200      	movs	r2, #0
 8003424:	2100      	movs	r1, #0
 8003426:	2032      	movs	r0, #50	@ 0x32
 8003428:	f001 fc6f 	bl	8004d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800342c:	2032      	movs	r0, #50	@ 0x32
 800342e:	f001 fc86 	bl	8004d3e <HAL_NVIC_EnableIRQ>
}
 8003432:	e02a      	b.n	800348a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM6)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a1a      	ldr	r2, [pc, #104]	@ (80034a4 <HAL_TIM_Base_MspInit+0x104>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d10c      	bne.n	8003458 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800343e:	4b16      	ldr	r3, [pc, #88]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 8003440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003442:	4a15      	ldr	r2, [pc, #84]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 8003444:	f043 0310 	orr.w	r3, r3, #16
 8003448:	6593      	str	r3, [r2, #88]	@ 0x58
 800344a:	4b13      	ldr	r3, [pc, #76]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344e:	f003 0310 	and.w	r3, r3, #16
 8003452:	613b      	str	r3, [r7, #16]
 8003454:	693b      	ldr	r3, [r7, #16]
}
 8003456:	e018      	b.n	800348a <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM16)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a12      	ldr	r2, [pc, #72]	@ (80034a8 <HAL_TIM_Base_MspInit+0x108>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d113      	bne.n	800348a <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003462:	4b0d      	ldr	r3, [pc, #52]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 8003464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003466:	4a0c      	ldr	r2, [pc, #48]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 8003468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800346c:	6613      	str	r3, [r2, #96]	@ 0x60
 800346e:	4b0a      	ldr	r3, [pc, #40]	@ (8003498 <HAL_TIM_Base_MspInit+0xf8>)
 8003470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800347a:	2200      	movs	r2, #0
 800347c:	2100      	movs	r1, #0
 800347e:	2019      	movs	r0, #25
 8003480:	f001 fc43 	bl	8004d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003484:	2019      	movs	r0, #25
 8003486:	f001 fc5a 	bl	8004d3e <HAL_NVIC_EnableIRQ>
}
 800348a:	bf00      	nop
 800348c:	3720      	adds	r7, #32
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	40000400 	.word	0x40000400
 8003498:	40021000 	.word	0x40021000
 800349c:	40000800 	.word	0x40000800
 80034a0:	40000c00 	.word	0x40000c00
 80034a4:	40001000 	.word	0x40001000
 80034a8:	40014400 	.word	0x40014400

080034ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b088      	sub	sp, #32
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b4:	f107 030c 	add.w	r3, r7, #12
 80034b8:	2200      	movs	r2, #0
 80034ba:	601a      	str	r2, [r3, #0]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	609a      	str	r2, [r3, #8]
 80034c0:	60da      	str	r2, [r3, #12]
 80034c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a11      	ldr	r2, [pc, #68]	@ (8003510 <HAL_TIM_MspPostInit+0x64>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d11b      	bne.n	8003506 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034ce:	4b11      	ldr	r3, [pc, #68]	@ (8003514 <HAL_TIM_MspPostInit+0x68>)
 80034d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d2:	4a10      	ldr	r2, [pc, #64]	@ (8003514 <HAL_TIM_MspPostInit+0x68>)
 80034d4:	f043 0302 	orr.w	r3, r3, #2
 80034d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034da:	4b0e      	ldr	r3, [pc, #56]	@ (8003514 <HAL_TIM_MspPostInit+0x68>)
 80034dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	60bb      	str	r3, [r7, #8]
 80034e4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80034e6:	2330      	movs	r3, #48	@ 0x30
 80034e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ea:	2302      	movs	r3, #2
 80034ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034f6:	2302      	movs	r3, #2
 80034f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034fa:	f107 030c 	add.w	r3, r7, #12
 80034fe:	4619      	mov	r1, r3
 8003500:	4805      	ldr	r0, [pc, #20]	@ (8003518 <HAL_TIM_MspPostInit+0x6c>)
 8003502:	f001 ff69 	bl	80053d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003506:	bf00      	nop
 8003508:	3720      	adds	r7, #32
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40000400 	.word	0x40000400
 8003514:	40021000 	.word	0x40021000
 8003518:	48000400 	.word	0x48000400

0800351c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b0a0      	sub	sp, #128	@ 0x80
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003524:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003528:	2200      	movs	r2, #0
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	605a      	str	r2, [r3, #4]
 800352e:	609a      	str	r2, [r3, #8]
 8003530:	60da      	str	r2, [r3, #12]
 8003532:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003534:	f107 0318 	add.w	r3, r7, #24
 8003538:	2254      	movs	r2, #84	@ 0x54
 800353a:	2100      	movs	r1, #0
 800353c:	4618      	mov	r0, r3
 800353e:	f007 f9b9 	bl	800a8b4 <memset>
  if(huart->Instance==UART4)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a6b      	ldr	r2, [pc, #428]	@ (80036f4 <HAL_UART_MspInit+0x1d8>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d137      	bne.n	80035bc <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800354c:	2308      	movs	r3, #8
 800354e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003550:	2300      	movs	r3, #0
 8003552:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003554:	f107 0318 	add.w	r3, r7, #24
 8003558:	4618      	mov	r0, r3
 800355a:	f002 fef5 	bl	8006348 <HAL_RCCEx_PeriphCLKConfig>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003564:	f7ff fe5e 	bl	8003224 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003568:	4b63      	ldr	r3, [pc, #396]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 800356a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356c:	4a62      	ldr	r2, [pc, #392]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 800356e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003572:	6593      	str	r3, [r2, #88]	@ 0x58
 8003574:	4b60      	ldr	r3, [pc, #384]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003578:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003580:	4b5d      	ldr	r3, [pc, #372]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 8003582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003584:	4a5c      	ldr	r2, [pc, #368]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 8003586:	f043 0304 	orr.w	r3, r3, #4
 800358a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800358c:	4b5a      	ldr	r3, [pc, #360]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 800358e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003590:	f003 0304 	and.w	r3, r3, #4
 8003594:	613b      	str	r3, [r7, #16]
 8003596:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003598:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800359c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800359e:	2302      	movs	r3, #2
 80035a0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a2:	2300      	movs	r3, #0
 80035a4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a6:	2300      	movs	r3, #0
 80035a8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80035aa:	2305      	movs	r3, #5
 80035ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035ae:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80035b2:	4619      	mov	r1, r3
 80035b4:	4851      	ldr	r0, [pc, #324]	@ (80036fc <HAL_UART_MspInit+0x1e0>)
 80035b6:	f001 ff0f 	bl	80053d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80035ba:	e097      	b.n	80036ec <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART2)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a4f      	ldr	r2, [pc, #316]	@ (8003700 <HAL_UART_MspInit+0x1e4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	f040 8092 	bne.w	80036ec <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80035c8:	2302      	movs	r3, #2
 80035ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80035cc:	2300      	movs	r3, #0
 80035ce:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035d0:	f107 0318 	add.w	r3, r7, #24
 80035d4:	4618      	mov	r0, r3
 80035d6:	f002 feb7 	bl	8006348 <HAL_RCCEx_PeriphCLKConfig>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 80035e0:	f7ff fe20 	bl	8003224 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80035e4:	4b44      	ldr	r3, [pc, #272]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 80035e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e8:	4a43      	ldr	r2, [pc, #268]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 80035ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80035f0:	4b41      	ldr	r3, [pc, #260]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 80035f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035fc:	4b3e      	ldr	r3, [pc, #248]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 80035fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003600:	4a3d      	ldr	r2, [pc, #244]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 8003602:	f043 0301 	orr.w	r3, r3, #1
 8003606:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003608:	4b3b      	ldr	r3, [pc, #236]	@ (80036f8 <HAL_UART_MspInit+0x1dc>)
 800360a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	60bb      	str	r3, [r7, #8]
 8003612:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003614:	230c      	movs	r3, #12
 8003616:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003618:	2302      	movs	r3, #2
 800361a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361c:	2300      	movs	r3, #0
 800361e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003620:	2300      	movs	r3, #0
 8003622:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003624:	2307      	movs	r3, #7
 8003626:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003628:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800362c:	4619      	mov	r1, r3
 800362e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003632:	f001 fed1 	bl	80053d8 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8003636:	4b33      	ldr	r3, [pc, #204]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003638:	4a33      	ldr	r2, [pc, #204]	@ (8003708 <HAL_UART_MspInit+0x1ec>)
 800363a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800363c:	4b31      	ldr	r3, [pc, #196]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 800363e:	221b      	movs	r2, #27
 8003640:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003642:	4b30      	ldr	r3, [pc, #192]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003644:	2210      	movs	r2, #16
 8003646:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003648:	4b2e      	ldr	r3, [pc, #184]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 800364a:	2200      	movs	r2, #0
 800364c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800364e:	4b2d      	ldr	r3, [pc, #180]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003650:	2280      	movs	r2, #128	@ 0x80
 8003652:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003654:	4b2b      	ldr	r3, [pc, #172]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003656:	2200      	movs	r2, #0
 8003658:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800365a:	4b2a      	ldr	r3, [pc, #168]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 800365c:	2200      	movs	r2, #0
 800365e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003660:	4b28      	ldr	r3, [pc, #160]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003662:	2200      	movs	r2, #0
 8003664:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003666:	4b27      	ldr	r3, [pc, #156]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003668:	2200      	movs	r2, #0
 800366a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800366c:	4825      	ldr	r0, [pc, #148]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 800366e:	f001 fb81 	bl	8004d74 <HAL_DMA_Init>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <HAL_UART_MspInit+0x160>
      Error_Handler();
 8003678:	f7ff fdd4 	bl	8003224 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a21      	ldr	r2, [pc, #132]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003680:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003682:	4a20      	ldr	r2, [pc, #128]	@ (8003704 <HAL_UART_MspInit+0x1e8>)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8003688:	4b20      	ldr	r3, [pc, #128]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 800368a:	4a21      	ldr	r2, [pc, #132]	@ (8003710 <HAL_UART_MspInit+0x1f4>)
 800368c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800368e:	4b1f      	ldr	r3, [pc, #124]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 8003690:	221a      	movs	r2, #26
 8003692:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003694:	4b1d      	ldr	r3, [pc, #116]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 8003696:	2200      	movs	r2, #0
 8003698:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800369a:	4b1c      	ldr	r3, [pc, #112]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 800369c:	2200      	movs	r2, #0
 800369e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80036a0:	4b1a      	ldr	r3, [pc, #104]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036a2:	2280      	movs	r2, #128	@ 0x80
 80036a4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80036a6:	4b19      	ldr	r3, [pc, #100]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80036ac:	4b17      	ldr	r3, [pc, #92]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80036b2:	4b16      	ldr	r3, [pc, #88]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80036b8:	4b14      	ldr	r3, [pc, #80]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80036be:	4813      	ldr	r0, [pc, #76]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036c0:	f001 fb58 	bl	8004d74 <HAL_DMA_Init>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_UART_MspInit+0x1b2>
      Error_Handler();
 80036ca:	f7ff fdab 	bl	8003224 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a0e      	ldr	r2, [pc, #56]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80036d6:	4a0d      	ldr	r2, [pc, #52]	@ (800370c <HAL_UART_MspInit+0x1f0>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80036dc:	2200      	movs	r2, #0
 80036de:	2100      	movs	r1, #0
 80036e0:	2026      	movs	r0, #38	@ 0x26
 80036e2:	f001 fb12 	bl	8004d0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80036e6:	2026      	movs	r0, #38	@ 0x26
 80036e8:	f001 fb29 	bl	8004d3e <HAL_NVIC_EnableIRQ>
}
 80036ec:	bf00      	nop
 80036ee:	3780      	adds	r7, #128	@ 0x80
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	40004c00 	.word	0x40004c00
 80036f8:	40021000 	.word	0x40021000
 80036fc:	48000800 	.word	0x48000800
 8003700:	40004400 	.word	0x40004400
 8003704:	2000099c 	.word	0x2000099c
 8003708:	40020008 	.word	0x40020008
 800370c:	200009fc 	.word	0x200009fc
 8003710:	4002001c 	.word	0x4002001c

08003714 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003718:	bf00      	nop
 800371a:	e7fd      	b.n	8003718 <NMI_Handler+0x4>

0800371c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003720:	bf00      	nop
 8003722:	e7fd      	b.n	8003720 <HardFault_Handler+0x4>

08003724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003728:	bf00      	nop
 800372a:	e7fd      	b.n	8003728 <MemManage_Handler+0x4>

0800372c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003730:	bf00      	nop
 8003732:	e7fd      	b.n	8003730 <BusFault_Handler+0x4>

08003734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003738:	bf00      	nop
 800373a:	e7fd      	b.n	8003738 <UsageFault_Handler+0x4>

0800373c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003740:	bf00      	nop
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr

0800374a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800374a:	b480      	push	{r7}
 800374c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800374e:	bf00      	nop
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800375c:	bf00      	nop
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800376a:	f000 f8d5 	bl	8003918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003778:	4802      	ldr	r0, [pc, #8]	@ (8003784 <DMA1_Channel1_IRQHandler+0x10>)
 800377a:	f001 fcde 	bl	800513a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800377e:	bf00      	nop
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	2000099c 	.word	0x2000099c

08003788 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800378c:	4802      	ldr	r0, [pc, #8]	@ (8003798 <DMA1_Channel2_IRQHandler+0x10>)
 800378e:	f001 fcd4 	bl	800513a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003792:	bf00      	nop
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	200009fc 	.word	0x200009fc

0800379c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80037a0:	4802      	ldr	r0, [pc, #8]	@ (80037ac <TIM1_UP_TIM16_IRQHandler+0x10>)
 80037a2:	f003 fd71 	bl	8007288 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80037a6:	bf00      	nop
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	20000738 	.word	0x20000738

080037b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80037b4:	4802      	ldr	r0, [pc, #8]	@ (80037c0 <TIM4_IRQHandler+0x10>)
 80037b6:	f003 fd67 	bl	8007288 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80037ba:	bf00      	nop
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	200004d4 	.word	0x200004d4

080037c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80037c8:	4802      	ldr	r0, [pc, #8]	@ (80037d4 <USART2_IRQHandler+0x10>)
 80037ca:	f005 fb65 	bl	8008e98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80037ce:	bf00      	nop
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	200008d0 	.word	0x200008d0

080037d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80037dc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80037e0:	f001 ffac 	bl	800573c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80037e4:	bf00      	nop
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80037ec:	4802      	ldr	r0, [pc, #8]	@ (80037f8 <TIM5_IRQHandler+0x10>)
 80037ee:	f003 fd4b 	bl	8007288 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80037f2:	bf00      	nop
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	200005a0 	.word	0x200005a0

080037fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003800:	4b06      	ldr	r3, [pc, #24]	@ (800381c <SystemInit+0x20>)
 8003802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003806:	4a05      	ldr	r2, [pc, #20]	@ (800381c <SystemInit+0x20>)
 8003808:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800380c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003810:	bf00      	nop
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	e000ed00 	.word	0xe000ed00

08003820 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003820:	480d      	ldr	r0, [pc, #52]	@ (8003858 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003822:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003824:	f7ff ffea 	bl	80037fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003828:	480c      	ldr	r0, [pc, #48]	@ (800385c <LoopForever+0x6>)
  ldr r1, =_edata
 800382a:	490d      	ldr	r1, [pc, #52]	@ (8003860 <LoopForever+0xa>)
  ldr r2, =_sidata
 800382c:	4a0d      	ldr	r2, [pc, #52]	@ (8003864 <LoopForever+0xe>)
  movs r3, #0
 800382e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003830:	e002      	b.n	8003838 <LoopCopyDataInit>

08003832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003836:	3304      	adds	r3, #4

08003838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800383a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800383c:	d3f9      	bcc.n	8003832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800383e:	4a0a      	ldr	r2, [pc, #40]	@ (8003868 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003840:	4c0a      	ldr	r4, [pc, #40]	@ (800386c <LoopForever+0x16>)
  movs r3, #0
 8003842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003844:	e001      	b.n	800384a <LoopFillZerobss>

08003846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003848:	3204      	adds	r2, #4

0800384a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800384a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800384c:	d3fb      	bcc.n	8003846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800384e:	f007 f839 	bl	800a8c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003852:	f7fe feff 	bl	8002654 <main>

08003856 <LoopForever>:

LoopForever:
    b LoopForever
 8003856:	e7fe      	b.n	8003856 <LoopForever>
  ldr   r0, =_estack
 8003858:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800385c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003860:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8003864:	0800a9a8 	.word	0x0800a9a8
  ldr r2, =_sbss
 8003868:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 800386c:	200011d4 	.word	0x200011d4

08003870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003870:	e7fe      	b.n	8003870 <ADC1_2_IRQHandler>

08003872 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b082      	sub	sp, #8
 8003876:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003878:	2300      	movs	r3, #0
 800387a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800387c:	2003      	movs	r0, #3
 800387e:	f001 fa39 	bl	8004cf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003882:	2000      	movs	r0, #0
 8003884:	f000 f80e 	bl	80038a4 <HAL_InitTick>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	71fb      	strb	r3, [r7, #7]
 8003892:	e001      	b.n	8003898 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003894:	f7ff fccc 	bl	8003230 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003898:	79fb      	ldrb	r3, [r7, #7]

}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
	...

080038a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80038b0:	4b16      	ldr	r3, [pc, #88]	@ (800390c <HAL_InitTick+0x68>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d022      	beq.n	80038fe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80038b8:	4b15      	ldr	r3, [pc, #84]	@ (8003910 <HAL_InitTick+0x6c>)
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	4b13      	ldr	r3, [pc, #76]	@ (800390c <HAL_InitTick+0x68>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80038c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80038c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038cc:	4618      	mov	r0, r3
 80038ce:	f001 fa44 	bl	8004d5a <HAL_SYSTICK_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10f      	bne.n	80038f8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b0f      	cmp	r3, #15
 80038dc:	d809      	bhi.n	80038f2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038de:	2200      	movs	r2, #0
 80038e0:	6879      	ldr	r1, [r7, #4]
 80038e2:	f04f 30ff 	mov.w	r0, #4294967295
 80038e6:	f001 fa10 	bl	8004d0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80038ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003914 <HAL_InitTick+0x70>)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6013      	str	r3, [r2, #0]
 80038f0:	e007      	b.n	8003902 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	73fb      	strb	r3, [r7, #15]
 80038f6:	e004      	b.n	8003902 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	73fb      	strb	r3, [r7, #15]
 80038fc:	e001      	b.n	8003902 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003902:	7bfb      	ldrb	r3, [r7, #15]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000238 	.word	0x20000238
 8003910:	20000230 	.word	0x20000230
 8003914:	20000234 	.word	0x20000234

08003918 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800391c:	4b05      	ldr	r3, [pc, #20]	@ (8003934 <HAL_IncTick+0x1c>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	4b05      	ldr	r3, [pc, #20]	@ (8003938 <HAL_IncTick+0x20>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4413      	add	r3, r2
 8003926:	4a03      	ldr	r2, [pc, #12]	@ (8003934 <HAL_IncTick+0x1c>)
 8003928:	6013      	str	r3, [r2, #0]
}
 800392a:	bf00      	nop
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	200011d0 	.word	0x200011d0
 8003938:	20000238 	.word	0x20000238

0800393c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  return uwTick;
 8003940:	4b03      	ldr	r3, [pc, #12]	@ (8003950 <HAL_GetTick+0x14>)
 8003942:	681b      	ldr	r3, [r3, #0]
}
 8003944:	4618      	mov	r0, r3
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	200011d0 	.word	0x200011d0

08003954 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	431a      	orrs	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	609a      	str	r2, [r3, #8]
}
 800396e:	bf00      	nop
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800397a:	b480      	push	{r7}
 800397c:	b083      	sub	sp, #12
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
 8003982:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	609a      	str	r2, [r3, #8]
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80039bc:	b480      	push	{r7}
 80039be:	b087      	sub	sp, #28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
 80039c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	3360      	adds	r3, #96	@ 0x60
 80039ce:	461a      	mov	r2, r3
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	4b08      	ldr	r3, [pc, #32]	@ (8003a00 <LL_ADC_SetOffset+0x44>)
 80039de:	4013      	ands	r3, r2
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80039e6:	683a      	ldr	r2, [r7, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80039f4:	bf00      	nop
 80039f6:	371c      	adds	r7, #28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	03fff000 	.word	0x03fff000

08003a04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3360      	adds	r3, #96	@ 0x60
 8003a12:	461a      	mov	r2, r3
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	4413      	add	r3, r2
 8003a1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3714      	adds	r7, #20
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b087      	sub	sp, #28
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	60f8      	str	r0, [r7, #12]
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	3360      	adds	r3, #96	@ 0x60
 8003a40:	461a      	mov	r2, r3
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4413      	add	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	431a      	orrs	r2, r3
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003a5a:	bf00      	nop
 8003a5c:	371c      	adds	r7, #28
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b087      	sub	sp, #28
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	60f8      	str	r0, [r7, #12]
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	3360      	adds	r3, #96	@ 0x60
 8003a76:	461a      	mov	r2, r3
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	4413      	add	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003a90:	bf00      	nop
 8003a92:	371c      	adds	r7, #28
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	3360      	adds	r3, #96	@ 0x60
 8003aac:	461a      	mov	r2, r3
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003ac6:	bf00      	nop
 8003ac8:	371c      	adds	r7, #28
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
 8003ada:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	615a      	str	r2, [r3, #20]
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b087      	sub	sp, #28
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	3330      	adds	r3, #48	@ 0x30
 8003b08:	461a      	mov	r2, r3
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	0a1b      	lsrs	r3, r3, #8
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	f003 030c 	and.w	r3, r3, #12
 8003b14:	4413      	add	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	f003 031f 	and.w	r3, r3, #31
 8003b22:	211f      	movs	r1, #31
 8003b24:	fa01 f303 	lsl.w	r3, r1, r3
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	0e9b      	lsrs	r3, r3, #26
 8003b30:	f003 011f 	and.w	r1, r3, #31
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f003 031f 	and.w	r3, r3, #31
 8003b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003b44:	bf00      	nop
 8003b46:	371c      	adds	r7, #28
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b087      	sub	sp, #28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	3314      	adds	r3, #20
 8003b60:	461a      	mov	r2, r3
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	0e5b      	lsrs	r3, r3, #25
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	4413      	add	r3, r2
 8003b6e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	0d1b      	lsrs	r3, r3, #20
 8003b78:	f003 031f 	and.w	r3, r3, #31
 8003b7c:	2107      	movs	r1, #7
 8003b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b82:	43db      	mvns	r3, r3
 8003b84:	401a      	ands	r2, r3
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	0d1b      	lsrs	r3, r3, #20
 8003b8a:	f003 031f 	and.w	r3, r3, #31
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	fa01 f303 	lsl.w	r3, r1, r3
 8003b94:	431a      	orrs	r2, r3
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003b9a:	bf00      	nop
 8003b9c:	371c      	adds	r7, #28
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
	...

08003ba8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	401a      	ands	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f003 0318 	and.w	r3, r3, #24
 8003bca:	4908      	ldr	r1, [pc, #32]	@ (8003bec <LL_ADC_SetChannelSingleDiff+0x44>)
 8003bcc:	40d9      	lsrs	r1, r3
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	400b      	ands	r3, r1
 8003bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd6:	431a      	orrs	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003bde:	bf00      	nop
 8003be0:	3714      	adds	r7, #20
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	0007ffff 	.word	0x0007ffff

08003bf0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003c00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6093      	str	r3, [r2, #8]
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c28:	d101      	bne.n	8003c2e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e000      	b.n	8003c30 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003c4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c50:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c78:	d101      	bne.n	8003c7e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e000      	b.n	8003c80 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d101      	bne.n	8003ca4 <LL_ADC_IsEnabled+0x18>
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e000      	b.n	8003ca6 <LL_ADC_IsEnabled+0x1a>
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b083      	sub	sp, #12
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 0304 	and.w	r3, r3, #4
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	d101      	bne.n	8003cca <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e000      	b.n	8003ccc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d101      	bne.n	8003cf0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003cec:	2301      	movs	r3, #1
 8003cee:	e000      	b.n	8003cf2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
	...

08003d00 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d00:	b590      	push	{r4, r7, lr}
 8003d02:	b089      	sub	sp, #36	@ 0x24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e1a9      	b.n	800406e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d109      	bne.n	8003d3c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f7ff faa5 	bl	8003278 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff ff67 	bl	8003c14 <LL_ADC_IsDeepPowerDownEnabled>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d004      	beq.n	8003d56 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7ff ff4d 	bl	8003bf0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7ff ff82 	bl	8003c64 <LL_ADC_IsInternalRegulatorEnabled>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d115      	bne.n	8003d92 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff ff66 	bl	8003c3c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d70:	4b9c      	ldr	r3, [pc, #624]	@ (8003fe4 <HAL_ADC_Init+0x2e4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	099b      	lsrs	r3, r3, #6
 8003d76:	4a9c      	ldr	r2, [pc, #624]	@ (8003fe8 <HAL_ADC_Init+0x2e8>)
 8003d78:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7c:	099b      	lsrs	r3, r3, #6
 8003d7e:	3301      	adds	r3, #1
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d84:	e002      	b.n	8003d8c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1f9      	bne.n	8003d86 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff ff64 	bl	8003c64 <LL_ADC_IsInternalRegulatorEnabled>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10d      	bne.n	8003dbe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da6:	f043 0210 	orr.w	r2, r3, #16
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003db2:	f043 0201 	orr.w	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7ff ff75 	bl	8003cb2 <LL_ADC_REG_IsConversionOngoing>
 8003dc8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f040 8142 	bne.w	800405c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f040 813e 	bne.w	800405c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003de4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003de8:	f043 0202 	orr.w	r2, r3, #2
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff ff49 	bl	8003c8c <LL_ADC_IsEnabled>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d141      	bne.n	8003e84 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e08:	d004      	beq.n	8003e14 <HAL_ADC_Init+0x114>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a77      	ldr	r2, [pc, #476]	@ (8003fec <HAL_ADC_Init+0x2ec>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d10f      	bne.n	8003e34 <HAL_ADC_Init+0x134>
 8003e14:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003e18:	f7ff ff38 	bl	8003c8c <LL_ADC_IsEnabled>
 8003e1c:	4604      	mov	r4, r0
 8003e1e:	4873      	ldr	r0, [pc, #460]	@ (8003fec <HAL_ADC_Init+0x2ec>)
 8003e20:	f7ff ff34 	bl	8003c8c <LL_ADC_IsEnabled>
 8003e24:	4603      	mov	r3, r0
 8003e26:	4323      	orrs	r3, r4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	bf0c      	ite	eq
 8003e2c:	2301      	moveq	r3, #1
 8003e2e:	2300      	movne	r3, #0
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	e012      	b.n	8003e5a <HAL_ADC_Init+0x15a>
 8003e34:	486e      	ldr	r0, [pc, #440]	@ (8003ff0 <HAL_ADC_Init+0x2f0>)
 8003e36:	f7ff ff29 	bl	8003c8c <LL_ADC_IsEnabled>
 8003e3a:	4604      	mov	r4, r0
 8003e3c:	486d      	ldr	r0, [pc, #436]	@ (8003ff4 <HAL_ADC_Init+0x2f4>)
 8003e3e:	f7ff ff25 	bl	8003c8c <LL_ADC_IsEnabled>
 8003e42:	4603      	mov	r3, r0
 8003e44:	431c      	orrs	r4, r3
 8003e46:	486c      	ldr	r0, [pc, #432]	@ (8003ff8 <HAL_ADC_Init+0x2f8>)
 8003e48:	f7ff ff20 	bl	8003c8c <LL_ADC_IsEnabled>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	4323      	orrs	r3, r4
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	bf0c      	ite	eq
 8003e54:	2301      	moveq	r3, #1
 8003e56:	2300      	movne	r3, #0
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d012      	beq.n	8003e84 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e66:	d004      	beq.n	8003e72 <HAL_ADC_Init+0x172>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a5f      	ldr	r2, [pc, #380]	@ (8003fec <HAL_ADC_Init+0x2ec>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d101      	bne.n	8003e76 <HAL_ADC_Init+0x176>
 8003e72:	4a62      	ldr	r2, [pc, #392]	@ (8003ffc <HAL_ADC_Init+0x2fc>)
 8003e74:	e000      	b.n	8003e78 <HAL_ADC_Init+0x178>
 8003e76:	4a62      	ldr	r2, [pc, #392]	@ (8004000 <HAL_ADC_Init+0x300>)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	4610      	mov	r0, r2
 8003e80:	f7ff fd68 	bl	8003954 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	7f5b      	ldrb	r3, [r3, #29]
 8003e88:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e8e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003e94:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003e9a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ea2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d106      	bne.n	8003ec0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	045b      	lsls	r3, r3, #17
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d009      	beq.n	8003edc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ecc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	4b48      	ldr	r3, [pc, #288]	@ (8004004 <HAL_ADC_Init+0x304>)
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6812      	ldr	r2, [r2, #0]
 8003eea:	69b9      	ldr	r1, [r7, #24]
 8003eec:	430b      	orrs	r3, r1
 8003eee:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7ff fee4 	bl	8003cd8 <LL_ADC_INJ_IsConversionOngoing>
 8003f10:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d17f      	bne.n	8004018 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d17c      	bne.n	8004018 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003f22:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003f2a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f3a:	f023 0302 	bic.w	r3, r3, #2
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	69b9      	ldr	r1, [r7, #24]
 8003f44:	430b      	orrs	r3, r1
 8003f46:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d017      	beq.n	8003f80 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	691a      	ldr	r2, [r3, #16]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003f5e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f68:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6911      	ldr	r1, [r2, #16]
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	430b      	orrs	r3, r1
 8003f7a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003f7e:	e013      	b.n	8003fa8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	691a      	ldr	r2, [r3, #16]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003f8e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6812      	ldr	r2, [r2, #0]
 8003f9c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003fa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003fa4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d12a      	bne.n	8004008 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003fbc:	f023 0304 	bic.w	r3, r3, #4
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003fc8:	4311      	orrs	r1, r2
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003fce:	4311      	orrs	r1, r2
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f042 0201 	orr.w	r2, r2, #1
 8003fe0:	611a      	str	r2, [r3, #16]
 8003fe2:	e019      	b.n	8004018 <HAL_ADC_Init+0x318>
 8003fe4:	20000230 	.word	0x20000230
 8003fe8:	053e2d63 	.word	0x053e2d63
 8003fec:	50000100 	.word	0x50000100
 8003ff0:	50000400 	.word	0x50000400
 8003ff4:	50000500 	.word	0x50000500
 8003ff8:	50000600 	.word	0x50000600
 8003ffc:	50000300 	.word	0x50000300
 8004000:	50000700 	.word	0x50000700
 8004004:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	691a      	ldr	r2, [r3, #16]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d10c      	bne.n	800403a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004026:	f023 010f 	bic.w	r1, r3, #15
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	1e5a      	subs	r2, r3, #1
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	430a      	orrs	r2, r1
 8004036:	631a      	str	r2, [r3, #48]	@ 0x30
 8004038:	e007      	b.n	800404a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f022 020f 	bic.w	r2, r2, #15
 8004048:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800404e:	f023 0303 	bic.w	r3, r3, #3
 8004052:	f043 0201 	orr.w	r2, r3, #1
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	65da      	str	r2, [r3, #92]	@ 0x5c
 800405a:	e007      	b.n	800406c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004060:	f043 0210 	orr.w	r2, r3, #16
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800406c:	7ffb      	ldrb	r3, [r7, #31]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3724      	adds	r7, #36	@ 0x24
 8004072:	46bd      	mov	sp, r7
 8004074:	bd90      	pop	{r4, r7, pc}
 8004076:	bf00      	nop

08004078 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b0b6      	sub	sp, #216	@ 0xd8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004088:	2300      	movs	r3, #0
 800408a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004092:	2b01      	cmp	r3, #1
 8004094:	d102      	bne.n	800409c <HAL_ADC_ConfigChannel+0x24>
 8004096:	2302      	movs	r3, #2
 8004098:	f000 bc13 	b.w	80048c2 <HAL_ADC_ConfigChannel+0x84a>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff fe02 	bl	8003cb2 <LL_ADC_REG_IsConversionOngoing>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f040 83f3 	bne.w	800489c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	6859      	ldr	r1, [r3, #4]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	461a      	mov	r2, r3
 80040c4:	f7ff fd18 	bl	8003af8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7ff fdf0 	bl	8003cb2 <LL_ADC_REG_IsConversionOngoing>
 80040d2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff fdfc 	bl	8003cd8 <LL_ADC_INJ_IsConversionOngoing>
 80040e0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80040e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f040 81d9 	bne.w	80044a0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80040ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f040 81d4 	bne.w	80044a0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004100:	d10f      	bne.n	8004122 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6818      	ldr	r0, [r3, #0]
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2200      	movs	r2, #0
 800410c:	4619      	mov	r1, r3
 800410e:	f7ff fd1f 	bl	8003b50 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff fcd9 	bl	8003ad2 <LL_ADC_SetSamplingTimeCommonConfig>
 8004120:	e00e      	b.n	8004140 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6818      	ldr	r0, [r3, #0]
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	6819      	ldr	r1, [r3, #0]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	461a      	mov	r2, r3
 8004130:	f7ff fd0e 	bl	8003b50 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2100      	movs	r1, #0
 800413a:	4618      	mov	r0, r3
 800413c:	f7ff fcc9 	bl	8003ad2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	695a      	ldr	r2, [r3, #20]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	08db      	lsrs	r3, r3, #3
 800414c:	f003 0303 	and.w	r3, r3, #3
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	fa02 f303 	lsl.w	r3, r2, r3
 8004156:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	2b04      	cmp	r3, #4
 8004160:	d022      	beq.n	80041a8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6818      	ldr	r0, [r3, #0]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	6919      	ldr	r1, [r3, #16]
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004172:	f7ff fc23 	bl	80039bc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6818      	ldr	r0, [r3, #0]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	6919      	ldr	r1, [r3, #16]
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	461a      	mov	r2, r3
 8004184:	f7ff fc6f 	bl	8003a66 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6818      	ldr	r0, [r3, #0]
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004194:	2b01      	cmp	r3, #1
 8004196:	d102      	bne.n	800419e <HAL_ADC_ConfigChannel+0x126>
 8004198:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800419c:	e000      	b.n	80041a0 <HAL_ADC_ConfigChannel+0x128>
 800419e:	2300      	movs	r3, #0
 80041a0:	461a      	mov	r2, r3
 80041a2:	f7ff fc7b 	bl	8003a9c <LL_ADC_SetOffsetSaturation>
 80041a6:	e17b      	b.n	80044a0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2100      	movs	r1, #0
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7ff fc28 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10a      	bne.n	80041d4 <HAL_ADC_ConfigChannel+0x15c>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2100      	movs	r1, #0
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff fc1d 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 80041ca:	4603      	mov	r3, r0
 80041cc:	0e9b      	lsrs	r3, r3, #26
 80041ce:	f003 021f 	and.w	r2, r3, #31
 80041d2:	e01e      	b.n	8004212 <HAL_ADC_ConfigChannel+0x19a>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2100      	movs	r1, #0
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fc12 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 80041e0:	4603      	mov	r3, r0
 80041e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80041ea:	fa93 f3a3 	rbit	r3, r3
 80041ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80041f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80041f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80041fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004202:	2320      	movs	r3, #32
 8004204:	e004      	b.n	8004210 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004206:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800420a:	fab3 f383 	clz	r3, r3
 800420e:	b2db      	uxtb	r3, r3
 8004210:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800421a:	2b00      	cmp	r3, #0
 800421c:	d105      	bne.n	800422a <HAL_ADC_ConfigChannel+0x1b2>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	0e9b      	lsrs	r3, r3, #26
 8004224:	f003 031f 	and.w	r3, r3, #31
 8004228:	e018      	b.n	800425c <HAL_ADC_ConfigChannel+0x1e4>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004232:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004236:	fa93 f3a3 	rbit	r3, r3
 800423a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800423e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004242:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004246:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800424a:	2b00      	cmp	r3, #0
 800424c:	d101      	bne.n	8004252 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800424e:	2320      	movs	r3, #32
 8004250:	e004      	b.n	800425c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004252:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004256:	fab3 f383 	clz	r3, r3
 800425a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800425c:	429a      	cmp	r2, r3
 800425e:	d106      	bne.n	800426e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2200      	movs	r2, #0
 8004266:	2100      	movs	r1, #0
 8004268:	4618      	mov	r0, r3
 800426a:	f7ff fbe1 	bl	8003a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2101      	movs	r1, #1
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff fbc5 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 800427a:	4603      	mov	r3, r0
 800427c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10a      	bne.n	800429a <HAL_ADC_ConfigChannel+0x222>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2101      	movs	r1, #1
 800428a:	4618      	mov	r0, r3
 800428c:	f7ff fbba 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 8004290:	4603      	mov	r3, r0
 8004292:	0e9b      	lsrs	r3, r3, #26
 8004294:	f003 021f 	and.w	r2, r3, #31
 8004298:	e01e      	b.n	80042d8 <HAL_ADC_ConfigChannel+0x260>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2101      	movs	r1, #1
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff fbaf 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 80042a6:	4603      	mov	r3, r0
 80042a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80042b0:	fa93 f3a3 	rbit	r3, r3
 80042b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80042b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80042bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80042c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d101      	bne.n	80042cc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80042c8:	2320      	movs	r3, #32
 80042ca:	e004      	b.n	80042d6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80042cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042d0:	fab3 f383 	clz	r3, r3
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d105      	bne.n	80042f0 <HAL_ADC_ConfigChannel+0x278>
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	0e9b      	lsrs	r3, r3, #26
 80042ea:	f003 031f 	and.w	r3, r3, #31
 80042ee:	e018      	b.n	8004322 <HAL_ADC_ConfigChannel+0x2aa>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042fc:	fa93 f3a3 	rbit	r3, r3
 8004300:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004304:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004308:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800430c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004310:	2b00      	cmp	r3, #0
 8004312:	d101      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004314:	2320      	movs	r3, #32
 8004316:	e004      	b.n	8004322 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004318:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800431c:	fab3 f383 	clz	r3, r3
 8004320:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004322:	429a      	cmp	r2, r3
 8004324:	d106      	bne.n	8004334 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2200      	movs	r2, #0
 800432c:	2101      	movs	r1, #1
 800432e:	4618      	mov	r0, r3
 8004330:	f7ff fb7e 	bl	8003a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2102      	movs	r1, #2
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff fb62 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 8004340:	4603      	mov	r3, r0
 8004342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10a      	bne.n	8004360 <HAL_ADC_ConfigChannel+0x2e8>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2102      	movs	r1, #2
 8004350:	4618      	mov	r0, r3
 8004352:	f7ff fb57 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 8004356:	4603      	mov	r3, r0
 8004358:	0e9b      	lsrs	r3, r3, #26
 800435a:	f003 021f 	and.w	r2, r3, #31
 800435e:	e01e      	b.n	800439e <HAL_ADC_ConfigChannel+0x326>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2102      	movs	r1, #2
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff fb4c 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 800436c:	4603      	mov	r3, r0
 800436e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004372:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004376:	fa93 f3a3 	rbit	r3, r3
 800437a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800437e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004386:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800438e:	2320      	movs	r3, #32
 8004390:	e004      	b.n	800439c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004392:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004396:	fab3 f383 	clz	r3, r3
 800439a:	b2db      	uxtb	r3, r3
 800439c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d105      	bne.n	80043b6 <HAL_ADC_ConfigChannel+0x33e>
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	0e9b      	lsrs	r3, r3, #26
 80043b0:	f003 031f 	and.w	r3, r3, #31
 80043b4:	e016      	b.n	80043e4 <HAL_ADC_ConfigChannel+0x36c>
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80043c2:	fa93 f3a3 	rbit	r3, r3
 80043c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80043c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80043ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80043d6:	2320      	movs	r3, #32
 80043d8:	e004      	b.n	80043e4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80043da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043de:	fab3 f383 	clz	r3, r3
 80043e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d106      	bne.n	80043f6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2200      	movs	r2, #0
 80043ee:	2102      	movs	r1, #2
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7ff fb1d 	bl	8003a30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2103      	movs	r1, #3
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7ff fb01 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 8004402:	4603      	mov	r3, r0
 8004404:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10a      	bne.n	8004422 <HAL_ADC_ConfigChannel+0x3aa>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2103      	movs	r1, #3
 8004412:	4618      	mov	r0, r3
 8004414:	f7ff faf6 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 8004418:	4603      	mov	r3, r0
 800441a:	0e9b      	lsrs	r3, r3, #26
 800441c:	f003 021f 	and.w	r2, r3, #31
 8004420:	e017      	b.n	8004452 <HAL_ADC_ConfigChannel+0x3da>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2103      	movs	r1, #3
 8004428:	4618      	mov	r0, r3
 800442a:	f7ff faeb 	bl	8003a04 <LL_ADC_GetOffsetChannel>
 800442e:	4603      	mov	r3, r0
 8004430:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004432:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004434:	fa93 f3a3 	rbit	r3, r3
 8004438:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800443a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800443c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800443e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004444:	2320      	movs	r3, #32
 8004446:	e003      	b.n	8004450 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004448:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800444a:	fab3 f383 	clz	r3, r3
 800444e:	b2db      	uxtb	r3, r3
 8004450:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800445a:	2b00      	cmp	r3, #0
 800445c:	d105      	bne.n	800446a <HAL_ADC_ConfigChannel+0x3f2>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	0e9b      	lsrs	r3, r3, #26
 8004464:	f003 031f 	and.w	r3, r3, #31
 8004468:	e011      	b.n	800448e <HAL_ADC_ConfigChannel+0x416>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004470:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004472:	fa93 f3a3 	rbit	r3, r3
 8004476:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004478:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800447a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800447c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004482:	2320      	movs	r3, #32
 8004484:	e003      	b.n	800448e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004488:	fab3 f383 	clz	r3, r3
 800448c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800448e:	429a      	cmp	r2, r3
 8004490:	d106      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2200      	movs	r2, #0
 8004498:	2103      	movs	r1, #3
 800449a:	4618      	mov	r0, r3
 800449c:	f7ff fac8 	bl	8003a30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7ff fbf1 	bl	8003c8c <LL_ADC_IsEnabled>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	f040 813d 	bne.w	800472c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6818      	ldr	r0, [r3, #0]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	6819      	ldr	r1, [r3, #0]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	461a      	mov	r2, r3
 80044c0:	f7ff fb72 	bl	8003ba8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	4aa2      	ldr	r2, [pc, #648]	@ (8004754 <HAL_ADC_ConfigChannel+0x6dc>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	f040 812e 	bne.w	800472c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10b      	bne.n	80044f8 <HAL_ADC_ConfigChannel+0x480>
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	0e9b      	lsrs	r3, r3, #26
 80044e6:	3301      	adds	r3, #1
 80044e8:	f003 031f 	and.w	r3, r3, #31
 80044ec:	2b09      	cmp	r3, #9
 80044ee:	bf94      	ite	ls
 80044f0:	2301      	movls	r3, #1
 80044f2:	2300      	movhi	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	e019      	b.n	800452c <HAL_ADC_ConfigChannel+0x4b4>
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004500:	fa93 f3a3 	rbit	r3, r3
 8004504:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004508:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800450a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004510:	2320      	movs	r3, #32
 8004512:	e003      	b.n	800451c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004514:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004516:	fab3 f383 	clz	r3, r3
 800451a:	b2db      	uxtb	r3, r3
 800451c:	3301      	adds	r3, #1
 800451e:	f003 031f 	and.w	r3, r3, #31
 8004522:	2b09      	cmp	r3, #9
 8004524:	bf94      	ite	ls
 8004526:	2301      	movls	r3, #1
 8004528:	2300      	movhi	r3, #0
 800452a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800452c:	2b00      	cmp	r3, #0
 800452e:	d079      	beq.n	8004624 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004538:	2b00      	cmp	r3, #0
 800453a:	d107      	bne.n	800454c <HAL_ADC_ConfigChannel+0x4d4>
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	0e9b      	lsrs	r3, r3, #26
 8004542:	3301      	adds	r3, #1
 8004544:	069b      	lsls	r3, r3, #26
 8004546:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800454a:	e015      	b.n	8004578 <HAL_ADC_ConfigChannel+0x500>
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004554:	fa93 f3a3 	rbit	r3, r3
 8004558:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800455a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800455c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800455e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004564:	2320      	movs	r3, #32
 8004566:	e003      	b.n	8004570 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800456a:	fab3 f383 	clz	r3, r3
 800456e:	b2db      	uxtb	r3, r3
 8004570:	3301      	adds	r3, #1
 8004572:	069b      	lsls	r3, r3, #26
 8004574:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004580:	2b00      	cmp	r3, #0
 8004582:	d109      	bne.n	8004598 <HAL_ADC_ConfigChannel+0x520>
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	0e9b      	lsrs	r3, r3, #26
 800458a:	3301      	adds	r3, #1
 800458c:	f003 031f 	and.w	r3, r3, #31
 8004590:	2101      	movs	r1, #1
 8004592:	fa01 f303 	lsl.w	r3, r1, r3
 8004596:	e017      	b.n	80045c8 <HAL_ADC_ConfigChannel+0x550>
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800459e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045a0:	fa93 f3a3 	rbit	r3, r3
 80045a4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80045a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80045a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80045aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80045b0:	2320      	movs	r3, #32
 80045b2:	e003      	b.n	80045bc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80045b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80045b6:	fab3 f383 	clz	r3, r3
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	3301      	adds	r3, #1
 80045be:	f003 031f 	and.w	r3, r3, #31
 80045c2:	2101      	movs	r1, #1
 80045c4:	fa01 f303 	lsl.w	r3, r1, r3
 80045c8:	ea42 0103 	orr.w	r1, r2, r3
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10a      	bne.n	80045ee <HAL_ADC_ConfigChannel+0x576>
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	0e9b      	lsrs	r3, r3, #26
 80045de:	3301      	adds	r3, #1
 80045e0:	f003 021f 	and.w	r2, r3, #31
 80045e4:	4613      	mov	r3, r2
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	4413      	add	r3, r2
 80045ea:	051b      	lsls	r3, r3, #20
 80045ec:	e018      	b.n	8004620 <HAL_ADC_ConfigChannel+0x5a8>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f6:	fa93 f3a3 	rbit	r3, r3
 80045fa:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80045fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004606:	2320      	movs	r3, #32
 8004608:	e003      	b.n	8004612 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800460a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800460c:	fab3 f383 	clz	r3, r3
 8004610:	b2db      	uxtb	r3, r3
 8004612:	3301      	adds	r3, #1
 8004614:	f003 021f 	and.w	r2, r3, #31
 8004618:	4613      	mov	r3, r2
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	4413      	add	r3, r2
 800461e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004620:	430b      	orrs	r3, r1
 8004622:	e07e      	b.n	8004722 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800462c:	2b00      	cmp	r3, #0
 800462e:	d107      	bne.n	8004640 <HAL_ADC_ConfigChannel+0x5c8>
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	0e9b      	lsrs	r3, r3, #26
 8004636:	3301      	adds	r3, #1
 8004638:	069b      	lsls	r3, r3, #26
 800463a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800463e:	e015      	b.n	800466c <HAL_ADC_ConfigChannel+0x5f4>
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004648:	fa93 f3a3 	rbit	r3, r3
 800464c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800464e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004650:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004658:	2320      	movs	r3, #32
 800465a:	e003      	b.n	8004664 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800465c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800465e:	fab3 f383 	clz	r3, r3
 8004662:	b2db      	uxtb	r3, r3
 8004664:	3301      	adds	r3, #1
 8004666:	069b      	lsls	r3, r3, #26
 8004668:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004674:	2b00      	cmp	r3, #0
 8004676:	d109      	bne.n	800468c <HAL_ADC_ConfigChannel+0x614>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	0e9b      	lsrs	r3, r3, #26
 800467e:	3301      	adds	r3, #1
 8004680:	f003 031f 	and.w	r3, r3, #31
 8004684:	2101      	movs	r1, #1
 8004686:	fa01 f303 	lsl.w	r3, r1, r3
 800468a:	e017      	b.n	80046bc <HAL_ADC_ConfigChannel+0x644>
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004692:	6a3b      	ldr	r3, [r7, #32]
 8004694:	fa93 f3a3 	rbit	r3, r3
 8004698:	61fb      	str	r3, [r7, #28]
  return result;
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800469e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d101      	bne.n	80046a8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80046a4:	2320      	movs	r3, #32
 80046a6:	e003      	b.n	80046b0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80046a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046aa:	fab3 f383 	clz	r3, r3
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	3301      	adds	r3, #1
 80046b2:	f003 031f 	and.w	r3, r3, #31
 80046b6:	2101      	movs	r1, #1
 80046b8:	fa01 f303 	lsl.w	r3, r1, r3
 80046bc:	ea42 0103 	orr.w	r1, r2, r3
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10d      	bne.n	80046e8 <HAL_ADC_ConfigChannel+0x670>
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	0e9b      	lsrs	r3, r3, #26
 80046d2:	3301      	adds	r3, #1
 80046d4:	f003 021f 	and.w	r2, r3, #31
 80046d8:	4613      	mov	r3, r2
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	4413      	add	r3, r2
 80046de:	3b1e      	subs	r3, #30
 80046e0:	051b      	lsls	r3, r3, #20
 80046e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80046e6:	e01b      	b.n	8004720 <HAL_ADC_ConfigChannel+0x6a8>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	fa93 f3a3 	rbit	r3, r3
 80046f4:	613b      	str	r3, [r7, #16]
  return result;
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004700:	2320      	movs	r3, #32
 8004702:	e003      	b.n	800470c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	fab3 f383 	clz	r3, r3
 800470a:	b2db      	uxtb	r3, r3
 800470c:	3301      	adds	r3, #1
 800470e:	f003 021f 	and.w	r2, r3, #31
 8004712:	4613      	mov	r3, r2
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	4413      	add	r3, r2
 8004718:	3b1e      	subs	r3, #30
 800471a:	051b      	lsls	r3, r3, #20
 800471c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004720:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004726:	4619      	mov	r1, r3
 8004728:	f7ff fa12 	bl	8003b50 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	4b09      	ldr	r3, [pc, #36]	@ (8004758 <HAL_ADC_ConfigChannel+0x6e0>)
 8004732:	4013      	ands	r3, r2
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 80be 	beq.w	80048b6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004742:	d004      	beq.n	800474e <HAL_ADC_ConfigChannel+0x6d6>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a04      	ldr	r2, [pc, #16]	@ (800475c <HAL_ADC_ConfigChannel+0x6e4>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d10a      	bne.n	8004764 <HAL_ADC_ConfigChannel+0x6ec>
 800474e:	4b04      	ldr	r3, [pc, #16]	@ (8004760 <HAL_ADC_ConfigChannel+0x6e8>)
 8004750:	e009      	b.n	8004766 <HAL_ADC_ConfigChannel+0x6ee>
 8004752:	bf00      	nop
 8004754:	407f0000 	.word	0x407f0000
 8004758:	80080000 	.word	0x80080000
 800475c:	50000100 	.word	0x50000100
 8004760:	50000300 	.word	0x50000300
 8004764:	4b59      	ldr	r3, [pc, #356]	@ (80048cc <HAL_ADC_ConfigChannel+0x854>)
 8004766:	4618      	mov	r0, r3
 8004768:	f7ff f91a 	bl	80039a0 <LL_ADC_GetCommonPathInternalCh>
 800476c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a56      	ldr	r2, [pc, #344]	@ (80048d0 <HAL_ADC_ConfigChannel+0x858>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d004      	beq.n	8004784 <HAL_ADC_ConfigChannel+0x70c>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a55      	ldr	r2, [pc, #340]	@ (80048d4 <HAL_ADC_ConfigChannel+0x85c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d13a      	bne.n	80047fa <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004784:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004788:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d134      	bne.n	80047fa <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004798:	d005      	beq.n	80047a6 <HAL_ADC_ConfigChannel+0x72e>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a4e      	ldr	r2, [pc, #312]	@ (80048d8 <HAL_ADC_ConfigChannel+0x860>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	f040 8085 	bne.w	80048b0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047ae:	d004      	beq.n	80047ba <HAL_ADC_ConfigChannel+0x742>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a49      	ldr	r2, [pc, #292]	@ (80048dc <HAL_ADC_ConfigChannel+0x864>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d101      	bne.n	80047be <HAL_ADC_ConfigChannel+0x746>
 80047ba:	4a49      	ldr	r2, [pc, #292]	@ (80048e0 <HAL_ADC_ConfigChannel+0x868>)
 80047bc:	e000      	b.n	80047c0 <HAL_ADC_ConfigChannel+0x748>
 80047be:	4a43      	ldr	r2, [pc, #268]	@ (80048cc <HAL_ADC_ConfigChannel+0x854>)
 80047c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047c8:	4619      	mov	r1, r3
 80047ca:	4610      	mov	r0, r2
 80047cc:	f7ff f8d5 	bl	800397a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047d0:	4b44      	ldr	r3, [pc, #272]	@ (80048e4 <HAL_ADC_ConfigChannel+0x86c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	099b      	lsrs	r3, r3, #6
 80047d6:	4a44      	ldr	r2, [pc, #272]	@ (80048e8 <HAL_ADC_ConfigChannel+0x870>)
 80047d8:	fba2 2303 	umull	r2, r3, r2, r3
 80047dc:	099b      	lsrs	r3, r3, #6
 80047de:	1c5a      	adds	r2, r3, #1
 80047e0:	4613      	mov	r3, r2
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	4413      	add	r3, r2
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80047ea:	e002      	b.n	80047f2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	3b01      	subs	r3, #1
 80047f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f9      	bne.n	80047ec <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047f8:	e05a      	b.n	80048b0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a3b      	ldr	r2, [pc, #236]	@ (80048ec <HAL_ADC_ConfigChannel+0x874>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d125      	bne.n	8004850 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004804:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004808:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d11f      	bne.n	8004850 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a31      	ldr	r2, [pc, #196]	@ (80048dc <HAL_ADC_ConfigChannel+0x864>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d104      	bne.n	8004824 <HAL_ADC_ConfigChannel+0x7ac>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a34      	ldr	r2, [pc, #208]	@ (80048f0 <HAL_ADC_ConfigChannel+0x878>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d047      	beq.n	80048b4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800482c:	d004      	beq.n	8004838 <HAL_ADC_ConfigChannel+0x7c0>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a2a      	ldr	r2, [pc, #168]	@ (80048dc <HAL_ADC_ConfigChannel+0x864>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d101      	bne.n	800483c <HAL_ADC_ConfigChannel+0x7c4>
 8004838:	4a29      	ldr	r2, [pc, #164]	@ (80048e0 <HAL_ADC_ConfigChannel+0x868>)
 800483a:	e000      	b.n	800483e <HAL_ADC_ConfigChannel+0x7c6>
 800483c:	4a23      	ldr	r2, [pc, #140]	@ (80048cc <HAL_ADC_ConfigChannel+0x854>)
 800483e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004846:	4619      	mov	r1, r3
 8004848:	4610      	mov	r0, r2
 800484a:	f7ff f896 	bl	800397a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800484e:	e031      	b.n	80048b4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a27      	ldr	r2, [pc, #156]	@ (80048f4 <HAL_ADC_ConfigChannel+0x87c>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d12d      	bne.n	80048b6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800485a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800485e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d127      	bne.n	80048b6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a1c      	ldr	r2, [pc, #112]	@ (80048dc <HAL_ADC_ConfigChannel+0x864>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d022      	beq.n	80048b6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004878:	d004      	beq.n	8004884 <HAL_ADC_ConfigChannel+0x80c>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a17      	ldr	r2, [pc, #92]	@ (80048dc <HAL_ADC_ConfigChannel+0x864>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d101      	bne.n	8004888 <HAL_ADC_ConfigChannel+0x810>
 8004884:	4a16      	ldr	r2, [pc, #88]	@ (80048e0 <HAL_ADC_ConfigChannel+0x868>)
 8004886:	e000      	b.n	800488a <HAL_ADC_ConfigChannel+0x812>
 8004888:	4a10      	ldr	r2, [pc, #64]	@ (80048cc <HAL_ADC_ConfigChannel+0x854>)
 800488a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800488e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004892:	4619      	mov	r1, r3
 8004894:	4610      	mov	r0, r2
 8004896:	f7ff f870 	bl	800397a <LL_ADC_SetCommonPathInternalCh>
 800489a:	e00c      	b.n	80048b6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048a0:	f043 0220 	orr.w	r2, r3, #32
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80048ae:	e002      	b.n	80048b6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048b0:	bf00      	nop
 80048b2:	e000      	b.n	80048b6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80048be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	37d8      	adds	r7, #216	@ 0xd8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	50000700 	.word	0x50000700
 80048d0:	c3210000 	.word	0xc3210000
 80048d4:	90c00010 	.word	0x90c00010
 80048d8:	50000600 	.word	0x50000600
 80048dc:	50000100 	.word	0x50000100
 80048e0:	50000300 	.word	0x50000300
 80048e4:	20000230 	.word	0x20000230
 80048e8:	053e2d63 	.word	0x053e2d63
 80048ec:	c7520000 	.word	0xc7520000
 80048f0:	50000500 	.word	0x50000500
 80048f4:	cb840000 	.word	0xcb840000

080048f8 <LL_ADC_IsEnabled>:
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	2b01      	cmp	r3, #1
 800490a:	d101      	bne.n	8004910 <LL_ADC_IsEnabled+0x18>
 800490c:	2301      	movs	r3, #1
 800490e:	e000      	b.n	8004912 <LL_ADC_IsEnabled+0x1a>
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr

0800491e <LL_ADC_REG_IsConversionOngoing>:
{
 800491e:	b480      	push	{r7}
 8004920:	b083      	sub	sp, #12
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 0304 	and.w	r3, r3, #4
 800492e:	2b04      	cmp	r3, #4
 8004930:	d101      	bne.n	8004936 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004932:	2301      	movs	r3, #1
 8004934:	e000      	b.n	8004938 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004944:	b590      	push	{r4, r7, lr}
 8004946:	b0a1      	sub	sp, #132	@ 0x84
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800494e:	2300      	movs	r3, #0
 8004950:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800495e:	2302      	movs	r3, #2
 8004960:	e0e7      	b.n	8004b32 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800496a:	2300      	movs	r3, #0
 800496c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800496e:	2300      	movs	r3, #0
 8004970:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800497a:	d102      	bne.n	8004982 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800497c:	4b6f      	ldr	r3, [pc, #444]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800497e:	60bb      	str	r3, [r7, #8]
 8004980:	e009      	b.n	8004996 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a6e      	ldr	r2, [pc, #440]	@ (8004b40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d102      	bne.n	8004992 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800498c:	4b6d      	ldr	r3, [pc, #436]	@ (8004b44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800498e:	60bb      	str	r3, [r7, #8]
 8004990:	e001      	b.n	8004996 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004992:	2300      	movs	r3, #0
 8004994:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d10b      	bne.n	80049b4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a0:	f043 0220 	orr.w	r2, r3, #32
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e0be      	b.n	8004b32 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7ff ffb1 	bl	800491e <LL_ADC_REG_IsConversionOngoing>
 80049bc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7ff ffab 	bl	800491e <LL_ADC_REG_IsConversionOngoing>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f040 80a0 	bne.w	8004b10 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80049d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f040 809c 	bne.w	8004b10 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049e0:	d004      	beq.n	80049ec <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a55      	ldr	r2, [pc, #340]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d101      	bne.n	80049f0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80049ec:	4b56      	ldr	r3, [pc, #344]	@ (8004b48 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80049ee:	e000      	b.n	80049f2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80049f0:	4b56      	ldr	r3, [pc, #344]	@ (8004b4c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80049f2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d04b      	beq.n	8004a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80049fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	6859      	ldr	r1, [r3, #4]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004a0e:	035b      	lsls	r3, r3, #13
 8004a10:	430b      	orrs	r3, r1
 8004a12:	431a      	orrs	r2, r3
 8004a14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a16:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a20:	d004      	beq.n	8004a2c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a45      	ldr	r2, [pc, #276]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d10f      	bne.n	8004a4c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004a2c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a30:	f7ff ff62 	bl	80048f8 <LL_ADC_IsEnabled>
 8004a34:	4604      	mov	r4, r0
 8004a36:	4841      	ldr	r0, [pc, #260]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004a38:	f7ff ff5e 	bl	80048f8 <LL_ADC_IsEnabled>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	4323      	orrs	r3, r4
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	bf0c      	ite	eq
 8004a44:	2301      	moveq	r3, #1
 8004a46:	2300      	movne	r3, #0
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	e012      	b.n	8004a72 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004a4c:	483c      	ldr	r0, [pc, #240]	@ (8004b40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004a4e:	f7ff ff53 	bl	80048f8 <LL_ADC_IsEnabled>
 8004a52:	4604      	mov	r4, r0
 8004a54:	483b      	ldr	r0, [pc, #236]	@ (8004b44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004a56:	f7ff ff4f 	bl	80048f8 <LL_ADC_IsEnabled>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	431c      	orrs	r4, r3
 8004a5e:	483c      	ldr	r0, [pc, #240]	@ (8004b50 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004a60:	f7ff ff4a 	bl	80048f8 <LL_ADC_IsEnabled>
 8004a64:	4603      	mov	r3, r0
 8004a66:	4323      	orrs	r3, r4
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	bf0c      	ite	eq
 8004a6c:	2301      	moveq	r3, #1
 8004a6e:	2300      	movne	r3, #0
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d056      	beq.n	8004b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a7e:	f023 030f 	bic.w	r3, r3, #15
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	6811      	ldr	r1, [r2, #0]
 8004a86:	683a      	ldr	r2, [r7, #0]
 8004a88:	6892      	ldr	r2, [r2, #8]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a90:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a92:	e047      	b.n	8004b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a9e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004aa8:	d004      	beq.n	8004ab4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a23      	ldr	r2, [pc, #140]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d10f      	bne.n	8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004ab4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004ab8:	f7ff ff1e 	bl	80048f8 <LL_ADC_IsEnabled>
 8004abc:	4604      	mov	r4, r0
 8004abe:	481f      	ldr	r0, [pc, #124]	@ (8004b3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ac0:	f7ff ff1a 	bl	80048f8 <LL_ADC_IsEnabled>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	4323      	orrs	r3, r4
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	bf0c      	ite	eq
 8004acc:	2301      	moveq	r3, #1
 8004ace:	2300      	movne	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	e012      	b.n	8004afa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004ad4:	481a      	ldr	r0, [pc, #104]	@ (8004b40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004ad6:	f7ff ff0f 	bl	80048f8 <LL_ADC_IsEnabled>
 8004ada:	4604      	mov	r4, r0
 8004adc:	4819      	ldr	r0, [pc, #100]	@ (8004b44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004ade:	f7ff ff0b 	bl	80048f8 <LL_ADC_IsEnabled>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	431c      	orrs	r4, r3
 8004ae6:	481a      	ldr	r0, [pc, #104]	@ (8004b50 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004ae8:	f7ff ff06 	bl	80048f8 <LL_ADC_IsEnabled>
 8004aec:	4603      	mov	r3, r0
 8004aee:	4323      	orrs	r3, r4
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	bf0c      	ite	eq
 8004af4:	2301      	moveq	r3, #1
 8004af6:	2300      	movne	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d012      	beq.n	8004b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004afe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004b06:	f023 030f 	bic.w	r3, r3, #15
 8004b0a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004b0c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004b0e:	e009      	b.n	8004b24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b14:	f043 0220 	orr.w	r2, r3, #32
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004b22:	e000      	b.n	8004b26 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004b24:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004b2e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3784      	adds	r7, #132	@ 0x84
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd90      	pop	{r4, r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	50000100 	.word	0x50000100
 8004b40:	50000400 	.word	0x50000400
 8004b44:	50000500 	.word	0x50000500
 8004b48:	50000300 	.word	0x50000300
 8004b4c:	50000700 	.word	0x50000700
 8004b50:	50000600 	.word	0x50000600

08004b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f003 0307 	and.w	r3, r3, #7
 8004b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b64:	4b0c      	ldr	r3, [pc, #48]	@ (8004b98 <__NVIC_SetPriorityGrouping+0x44>)
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b6a:	68ba      	ldr	r2, [r7, #8]
 8004b6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b70:	4013      	ands	r3, r2
 8004b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b86:	4a04      	ldr	r2, [pc, #16]	@ (8004b98 <__NVIC_SetPriorityGrouping+0x44>)
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	60d3      	str	r3, [r2, #12]
}
 8004b8c:	bf00      	nop
 8004b8e:	3714      	adds	r7, #20
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	e000ed00 	.word	0xe000ed00

08004b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ba0:	4b04      	ldr	r3, [pc, #16]	@ (8004bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	0a1b      	lsrs	r3, r3, #8
 8004ba6:	f003 0307 	and.w	r3, r3, #7
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr
 8004bb4:	e000ed00 	.word	0xe000ed00

08004bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	db0b      	blt.n	8004be2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bca:	79fb      	ldrb	r3, [r7, #7]
 8004bcc:	f003 021f 	and.w	r2, r3, #31
 8004bd0:	4907      	ldr	r1, [pc, #28]	@ (8004bf0 <__NVIC_EnableIRQ+0x38>)
 8004bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bd6:	095b      	lsrs	r3, r3, #5
 8004bd8:	2001      	movs	r0, #1
 8004bda:	fa00 f202 	lsl.w	r2, r0, r2
 8004bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	e000e100 	.word	0xe000e100

08004bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	6039      	str	r1, [r7, #0]
 8004bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	db0a      	blt.n	8004c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	b2da      	uxtb	r2, r3
 8004c0c:	490c      	ldr	r1, [pc, #48]	@ (8004c40 <__NVIC_SetPriority+0x4c>)
 8004c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c12:	0112      	lsls	r2, r2, #4
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	440b      	add	r3, r1
 8004c18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c1c:	e00a      	b.n	8004c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	4908      	ldr	r1, [pc, #32]	@ (8004c44 <__NVIC_SetPriority+0x50>)
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	f003 030f 	and.w	r3, r3, #15
 8004c2a:	3b04      	subs	r3, #4
 8004c2c:	0112      	lsls	r2, r2, #4
 8004c2e:	b2d2      	uxtb	r2, r2
 8004c30:	440b      	add	r3, r1
 8004c32:	761a      	strb	r2, [r3, #24]
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	e000e100 	.word	0xe000e100
 8004c44:	e000ed00 	.word	0xe000ed00

08004c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b089      	sub	sp, #36	@ 0x24
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f003 0307 	and.w	r3, r3, #7
 8004c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f1c3 0307 	rsb	r3, r3, #7
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	bf28      	it	cs
 8004c66:	2304      	movcs	r3, #4
 8004c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	3304      	adds	r3, #4
 8004c6e:	2b06      	cmp	r3, #6
 8004c70:	d902      	bls.n	8004c78 <NVIC_EncodePriority+0x30>
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	3b03      	subs	r3, #3
 8004c76:	e000      	b.n	8004c7a <NVIC_EncodePriority+0x32>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	43da      	mvns	r2, r3
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	401a      	ands	r2, r3
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c90:	f04f 31ff 	mov.w	r1, #4294967295
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	fa01 f303 	lsl.w	r3, r1, r3
 8004c9a:	43d9      	mvns	r1, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ca0:	4313      	orrs	r3, r2
         );
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3724      	adds	r7, #36	@ 0x24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
	...

08004cb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cc0:	d301      	bcc.n	8004cc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e00f      	b.n	8004ce6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8004cf0 <SysTick_Config+0x40>)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cce:	210f      	movs	r1, #15
 8004cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd4:	f7ff ff8e 	bl	8004bf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cd8:	4b05      	ldr	r3, [pc, #20]	@ (8004cf0 <SysTick_Config+0x40>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cde:	4b04      	ldr	r3, [pc, #16]	@ (8004cf0 <SysTick_Config+0x40>)
 8004ce0:	2207      	movs	r2, #7
 8004ce2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3708      	adds	r7, #8
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	e000e010 	.word	0xe000e010

08004cf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7ff ff29 	bl	8004b54 <__NVIC_SetPriorityGrouping>
}
 8004d02:	bf00      	nop
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b086      	sub	sp, #24
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	4603      	mov	r3, r0
 8004d12:	60b9      	str	r1, [r7, #8]
 8004d14:	607a      	str	r2, [r7, #4]
 8004d16:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004d18:	f7ff ff40 	bl	8004b9c <__NVIC_GetPriorityGrouping>
 8004d1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	68b9      	ldr	r1, [r7, #8]
 8004d22:	6978      	ldr	r0, [r7, #20]
 8004d24:	f7ff ff90 	bl	8004c48 <NVIC_EncodePriority>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d2e:	4611      	mov	r1, r2
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7ff ff5f 	bl	8004bf4 <__NVIC_SetPriority>
}
 8004d36:	bf00      	nop
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b082      	sub	sp, #8
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	4603      	mov	r3, r0
 8004d46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff ff33 	bl	8004bb8 <__NVIC_EnableIRQ>
}
 8004d52:	bf00      	nop
 8004d54:	3708      	adds	r7, #8
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}

08004d5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d5a:	b580      	push	{r7, lr}
 8004d5c:	b082      	sub	sp, #8
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7ff ffa4 	bl	8004cb0 <SysTick_Config>
 8004d68:	4603      	mov	r3, r0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3708      	adds	r7, #8
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
	...

08004d74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e08d      	b.n	8004ea2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	4b47      	ldr	r3, [pc, #284]	@ (8004eac <HAL_DMA_Init+0x138>)
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d80f      	bhi.n	8004db2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	461a      	mov	r2, r3
 8004d98:	4b45      	ldr	r3, [pc, #276]	@ (8004eb0 <HAL_DMA_Init+0x13c>)
 8004d9a:	4413      	add	r3, r2
 8004d9c:	4a45      	ldr	r2, [pc, #276]	@ (8004eb4 <HAL_DMA_Init+0x140>)
 8004d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004da2:	091b      	lsrs	r3, r3, #4
 8004da4:	009a      	lsls	r2, r3, #2
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a42      	ldr	r2, [pc, #264]	@ (8004eb8 <HAL_DMA_Init+0x144>)
 8004dae:	641a      	str	r2, [r3, #64]	@ 0x40
 8004db0:	e00e      	b.n	8004dd0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	461a      	mov	r2, r3
 8004db8:	4b40      	ldr	r3, [pc, #256]	@ (8004ebc <HAL_DMA_Init+0x148>)
 8004dba:	4413      	add	r3, r2
 8004dbc:	4a3d      	ldr	r2, [pc, #244]	@ (8004eb4 <HAL_DMA_Init+0x140>)
 8004dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc2:	091b      	lsrs	r3, r3, #4
 8004dc4:	009a      	lsls	r2, r3, #2
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a3c      	ldr	r2, [pc, #240]	@ (8004ec0 <HAL_DMA_Init+0x14c>)
 8004dce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fa76 	bl	8005314 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e30:	d102      	bne.n	8004e38 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e40:	b2d2      	uxtb	r2, r2
 8004e42:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004e4c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d010      	beq.n	8004e78 <HAL_DMA_Init+0x104>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d80c      	bhi.n	8004e78 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 fa96 	bl	8005390 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e68:	2200      	movs	r2, #0
 8004e6a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004e74:	605a      	str	r2, [r3, #4]
 8004e76:	e008      	b.n	8004e8a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	40020407 	.word	0x40020407
 8004eb0:	bffdfff8 	.word	0xbffdfff8
 8004eb4:	cccccccd 	.word	0xcccccccd
 8004eb8:	40020000 	.word	0x40020000
 8004ebc:	bffdfbf8 	.word	0xbffdfbf8
 8004ec0:	40020400 	.word	0x40020400

08004ec4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
 8004ed0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d101      	bne.n	8004ee4 <HAL_DMA_Start_IT+0x20>
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	e066      	b.n	8004fb2 <HAL_DMA_Start_IT+0xee>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d155      	bne.n	8004fa4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f022 0201 	bic.w	r2, r2, #1
 8004f14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	68b9      	ldr	r1, [r7, #8]
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 f9bb 	bl	8005298 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d008      	beq.n	8004f3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f042 020e 	orr.w	r2, r2, #14
 8004f38:	601a      	str	r2, [r3, #0]
 8004f3a:	e00f      	b.n	8004f5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0204 	bic.w	r2, r2, #4
 8004f4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 020a 	orr.w	r2, r2, #10
 8004f5a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d007      	beq.n	8004f7a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f78:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d007      	beq.n	8004f92 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f90:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f042 0201 	orr.w	r2, r2, #1
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	e005      	b.n	8004fb0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004fac:	2302      	movs	r3, #2
 8004fae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b085      	sub	sp, #20
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d005      	beq.n	8004fde <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2204      	movs	r2, #4
 8004fd6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
 8004fdc:	e037      	b.n	800504e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 020e 	bic.w	r2, r2, #14
 8004fec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ff8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ffc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 0201 	bic.w	r2, r2, #1
 800500c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005012:	f003 021f 	and.w	r2, r3, #31
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501a:	2101      	movs	r1, #1
 800501c:	fa01 f202 	lsl.w	r2, r1, r2
 8005020:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800502a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00c      	beq.n	800504e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800503e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005042:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800504c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2201      	movs	r2, #1
 8005052:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800505e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005060:	4618      	mov	r0, r3
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005074:	2300      	movs	r3, #0
 8005076:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800507e:	b2db      	uxtb	r3, r3
 8005080:	2b02      	cmp	r3, #2
 8005082:	d00d      	beq.n	80050a0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2204      	movs	r2, #4
 8005088:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	73fb      	strb	r3, [r7, #15]
 800509e:	e047      	b.n	8005130 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 020e 	bic.w	r2, r2, #14
 80050ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f022 0201 	bic.w	r2, r2, #1
 80050be:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050d4:	f003 021f 	and.w	r2, r3, #31
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050dc:	2101      	movs	r1, #1
 80050de:	fa01 f202 	lsl.w	r2, r1, r2
 80050e2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80050ec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00c      	beq.n	8005110 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005100:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005104:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800510e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005124:	2b00      	cmp	r3, #0
 8005126:	d003      	beq.n	8005130 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	4798      	blx	r3
    }
  }
  return status;
 8005130:	7bfb      	ldrb	r3, [r7, #15]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b084      	sub	sp, #16
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005156:	f003 031f 	and.w	r3, r3, #31
 800515a:	2204      	movs	r2, #4
 800515c:	409a      	lsls	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	4013      	ands	r3, r2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d026      	beq.n	80051b4 <HAL_DMA_IRQHandler+0x7a>
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f003 0304 	and.w	r3, r3, #4
 800516c:	2b00      	cmp	r3, #0
 800516e:	d021      	beq.n	80051b4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0320 	and.w	r3, r3, #32
 800517a:	2b00      	cmp	r3, #0
 800517c:	d107      	bne.n	800518e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0204 	bic.w	r2, r2, #4
 800518c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005192:	f003 021f 	and.w	r2, r3, #31
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519a:	2104      	movs	r1, #4
 800519c:	fa01 f202 	lsl.w	r2, r1, r2
 80051a0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d071      	beq.n	800528e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80051b2:	e06c      	b.n	800528e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b8:	f003 031f 	and.w	r3, r3, #31
 80051bc:	2202      	movs	r2, #2
 80051be:	409a      	lsls	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	4013      	ands	r3, r2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d02e      	beq.n	8005226 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d029      	beq.n	8005226 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0320 	and.w	r3, r3, #32
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d10b      	bne.n	80051f8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f022 020a 	bic.w	r2, r2, #10
 80051ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fc:	f003 021f 	and.w	r2, r3, #31
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005204:	2102      	movs	r1, #2
 8005206:	fa01 f202 	lsl.w	r2, r1, r2
 800520a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005218:	2b00      	cmp	r3, #0
 800521a:	d038      	beq.n	800528e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005224:	e033      	b.n	800528e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800522a:	f003 031f 	and.w	r3, r3, #31
 800522e:	2208      	movs	r2, #8
 8005230:	409a      	lsls	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	4013      	ands	r3, r2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d02a      	beq.n	8005290 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	f003 0308 	and.w	r3, r3, #8
 8005240:	2b00      	cmp	r3, #0
 8005242:	d025      	beq.n	8005290 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 020e 	bic.w	r2, r2, #14
 8005252:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005258:	f003 021f 	and.w	r2, r3, #31
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005260:	2101      	movs	r1, #1
 8005262:	fa01 f202 	lsl.w	r2, r1, r2
 8005266:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005282:	2b00      	cmp	r3, #0
 8005284:	d004      	beq.n	8005290 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800528e:	bf00      	nop
 8005290:	bf00      	nop
}
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	607a      	str	r2, [r7, #4]
 80052a4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80052ae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d004      	beq.n	80052c2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80052c0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c6:	f003 021f 	and.w	r2, r3, #31
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ce:	2101      	movs	r1, #1
 80052d0:	fa01 f202 	lsl.w	r2, r1, r2
 80052d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	683a      	ldr	r2, [r7, #0]
 80052dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	2b10      	cmp	r3, #16
 80052e4:	d108      	bne.n	80052f8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68ba      	ldr	r2, [r7, #8]
 80052f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80052f6:	e007      	b.n	8005308 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	60da      	str	r2, [r3, #12]
}
 8005308:	bf00      	nop
 800530a:	3714      	adds	r7, #20
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005314:	b480      	push	{r7}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	461a      	mov	r2, r3
 8005322:	4b16      	ldr	r3, [pc, #88]	@ (800537c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005324:	429a      	cmp	r2, r3
 8005326:	d802      	bhi.n	800532e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005328:	4b15      	ldr	r3, [pc, #84]	@ (8005380 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	e001      	b.n	8005332 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800532e:	4b15      	ldr	r3, [pc, #84]	@ (8005384 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005330:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	b2db      	uxtb	r3, r3
 800533c:	3b08      	subs	r3, #8
 800533e:	4a12      	ldr	r2, [pc, #72]	@ (8005388 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005340:	fba2 2303 	umull	r2, r3, r2, r3
 8005344:	091b      	lsrs	r3, r3, #4
 8005346:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800534c:	089b      	lsrs	r3, r3, #2
 800534e:	009a      	lsls	r2, r3, #2
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	4413      	add	r3, r2
 8005354:	461a      	mov	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a0b      	ldr	r2, [pc, #44]	@ (800538c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800535e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f003 031f 	and.w	r3, r3, #31
 8005366:	2201      	movs	r2, #1
 8005368:	409a      	lsls	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800536e:	bf00      	nop
 8005370:	371c      	adds	r7, #28
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	40020407 	.word	0x40020407
 8005380:	40020800 	.word	0x40020800
 8005384:	40020820 	.word	0x40020820
 8005388:	cccccccd 	.word	0xcccccccd
 800538c:	40020880 	.word	0x40020880

08005390 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	b2db      	uxtb	r3, r3
 800539e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4b0b      	ldr	r3, [pc, #44]	@ (80053d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80053a4:	4413      	add	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	461a      	mov	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a08      	ldr	r2, [pc, #32]	@ (80053d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80053b2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	f003 031f 	and.w	r3, r3, #31
 80053bc:	2201      	movs	r2, #1
 80053be:	409a      	lsls	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80053c4:	bf00      	nop
 80053c6:	3714      	adds	r7, #20
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr
 80053d0:	1000823f 	.word	0x1000823f
 80053d4:	40020940 	.word	0x40020940

080053d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053d8:	b480      	push	{r7}
 80053da:	b087      	sub	sp, #28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80053e2:	2300      	movs	r3, #0
 80053e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80053e6:	e15a      	b.n	800569e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	2101      	movs	r1, #1
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	fa01 f303 	lsl.w	r3, r1, r3
 80053f4:	4013      	ands	r3, r2
 80053f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 814c 	beq.w	8005698 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f003 0303 	and.w	r3, r3, #3
 8005408:	2b01      	cmp	r3, #1
 800540a:	d005      	beq.n	8005418 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005414:	2b02      	cmp	r3, #2
 8005416:	d130      	bne.n	800547a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	005b      	lsls	r3, r3, #1
 8005422:	2203      	movs	r2, #3
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	43db      	mvns	r3, r3
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	4013      	ands	r3, r2
 800542e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	68da      	ldr	r2, [r3, #12]
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	005b      	lsls	r3, r3, #1
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	4313      	orrs	r3, r2
 8005440:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800544e:	2201      	movs	r2, #1
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	fa02 f303 	lsl.w	r3, r2, r3
 8005456:	43db      	mvns	r3, r3
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	4013      	ands	r3, r2
 800545c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	091b      	lsrs	r3, r3, #4
 8005464:	f003 0201 	and.w	r2, r3, #1
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	fa02 f303 	lsl.w	r3, r2, r3
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	693a      	ldr	r2, [r7, #16]
 8005478:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	f003 0303 	and.w	r3, r3, #3
 8005482:	2b03      	cmp	r3, #3
 8005484:	d017      	beq.n	80054b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	005b      	lsls	r3, r3, #1
 8005490:	2203      	movs	r2, #3
 8005492:	fa02 f303 	lsl.w	r3, r2, r3
 8005496:	43db      	mvns	r3, r3
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	4013      	ands	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	689a      	ldr	r2, [r3, #8]
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	005b      	lsls	r3, r3, #1
 80054a6:	fa02 f303 	lsl.w	r3, r2, r3
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f003 0303 	and.w	r3, r3, #3
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d123      	bne.n	800550a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	08da      	lsrs	r2, r3, #3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	3208      	adds	r2, #8
 80054ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f003 0307 	and.w	r3, r3, #7
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	220f      	movs	r2, #15
 80054da:	fa02 f303 	lsl.w	r3, r2, r3
 80054de:	43db      	mvns	r3, r3
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	4013      	ands	r3, r2
 80054e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	691a      	ldr	r2, [r3, #16]
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	fa02 f303 	lsl.w	r3, r2, r3
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	08da      	lsrs	r2, r3, #3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3208      	adds	r2, #8
 8005504:	6939      	ldr	r1, [r7, #16]
 8005506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	005b      	lsls	r3, r3, #1
 8005514:	2203      	movs	r2, #3
 8005516:	fa02 f303 	lsl.w	r3, r2, r3
 800551a:	43db      	mvns	r3, r3
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4013      	ands	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	f003 0203 	and.w	r2, r3, #3
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	4313      	orrs	r3, r2
 8005536:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 80a6 	beq.w	8005698 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800554c:	4b5b      	ldr	r3, [pc, #364]	@ (80056bc <HAL_GPIO_Init+0x2e4>)
 800554e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005550:	4a5a      	ldr	r2, [pc, #360]	@ (80056bc <HAL_GPIO_Init+0x2e4>)
 8005552:	f043 0301 	orr.w	r3, r3, #1
 8005556:	6613      	str	r3, [r2, #96]	@ 0x60
 8005558:	4b58      	ldr	r3, [pc, #352]	@ (80056bc <HAL_GPIO_Init+0x2e4>)
 800555a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	60bb      	str	r3, [r7, #8]
 8005562:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005564:	4a56      	ldr	r2, [pc, #344]	@ (80056c0 <HAL_GPIO_Init+0x2e8>)
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	089b      	lsrs	r3, r3, #2
 800556a:	3302      	adds	r3, #2
 800556c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005570:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f003 0303 	and.w	r3, r3, #3
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	220f      	movs	r2, #15
 800557c:	fa02 f303 	lsl.w	r3, r2, r3
 8005580:	43db      	mvns	r3, r3
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4013      	ands	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800558e:	d01f      	beq.n	80055d0 <HAL_GPIO_Init+0x1f8>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a4c      	ldr	r2, [pc, #304]	@ (80056c4 <HAL_GPIO_Init+0x2ec>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d019      	beq.n	80055cc <HAL_GPIO_Init+0x1f4>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a4b      	ldr	r2, [pc, #300]	@ (80056c8 <HAL_GPIO_Init+0x2f0>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d013      	beq.n	80055c8 <HAL_GPIO_Init+0x1f0>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a4a      	ldr	r2, [pc, #296]	@ (80056cc <HAL_GPIO_Init+0x2f4>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d00d      	beq.n	80055c4 <HAL_GPIO_Init+0x1ec>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a49      	ldr	r2, [pc, #292]	@ (80056d0 <HAL_GPIO_Init+0x2f8>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d007      	beq.n	80055c0 <HAL_GPIO_Init+0x1e8>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a48      	ldr	r2, [pc, #288]	@ (80056d4 <HAL_GPIO_Init+0x2fc>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d101      	bne.n	80055bc <HAL_GPIO_Init+0x1e4>
 80055b8:	2305      	movs	r3, #5
 80055ba:	e00a      	b.n	80055d2 <HAL_GPIO_Init+0x1fa>
 80055bc:	2306      	movs	r3, #6
 80055be:	e008      	b.n	80055d2 <HAL_GPIO_Init+0x1fa>
 80055c0:	2304      	movs	r3, #4
 80055c2:	e006      	b.n	80055d2 <HAL_GPIO_Init+0x1fa>
 80055c4:	2303      	movs	r3, #3
 80055c6:	e004      	b.n	80055d2 <HAL_GPIO_Init+0x1fa>
 80055c8:	2302      	movs	r3, #2
 80055ca:	e002      	b.n	80055d2 <HAL_GPIO_Init+0x1fa>
 80055cc:	2301      	movs	r3, #1
 80055ce:	e000      	b.n	80055d2 <HAL_GPIO_Init+0x1fa>
 80055d0:	2300      	movs	r3, #0
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	f002 0203 	and.w	r2, r2, #3
 80055d8:	0092      	lsls	r2, r2, #2
 80055da:	4093      	lsls	r3, r2
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	4313      	orrs	r3, r2
 80055e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055e2:	4937      	ldr	r1, [pc, #220]	@ (80056c0 <HAL_GPIO_Init+0x2e8>)
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	089b      	lsrs	r3, r3, #2
 80055e8:	3302      	adds	r3, #2
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80055f0:	4b39      	ldr	r3, [pc, #228]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	43db      	mvns	r3, r3
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	4013      	ands	r3, r2
 80055fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d003      	beq.n	8005614 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	4313      	orrs	r3, r2
 8005612:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005614:	4a30      	ldr	r2, [pc, #192]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800561a:	4b2f      	ldr	r3, [pc, #188]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	43db      	mvns	r3, r3
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4013      	ands	r3, r2
 8005628:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d003      	beq.n	800563e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	4313      	orrs	r3, r2
 800563c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800563e:	4a26      	ldr	r2, [pc, #152]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005644:	4b24      	ldr	r3, [pc, #144]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	43db      	mvns	r3, r3
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	4013      	ands	r3, r2
 8005652:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d003      	beq.n	8005668 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005668:	4a1b      	ldr	r2, [pc, #108]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800566e:	4b1a      	ldr	r3, [pc, #104]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	43db      	mvns	r3, r3
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	4013      	ands	r3, r2
 800567c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d003      	beq.n	8005692 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	4313      	orrs	r3, r2
 8005690:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005692:	4a11      	ldr	r2, [pc, #68]	@ (80056d8 <HAL_GPIO_Init+0x300>)
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	3301      	adds	r3, #1
 800569c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	fa22 f303 	lsr.w	r3, r2, r3
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f47f ae9d 	bne.w	80053e8 <HAL_GPIO_Init+0x10>
  }
}
 80056ae:	bf00      	nop
 80056b0:	bf00      	nop
 80056b2:	371c      	adds	r7, #28
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr
 80056bc:	40021000 	.word	0x40021000
 80056c0:	40010000 	.word	0x40010000
 80056c4:	48000400 	.word	0x48000400
 80056c8:	48000800 	.word	0x48000800
 80056cc:	48000c00 	.word	0x48000c00
 80056d0:	48001000 	.word	0x48001000
 80056d4:	48001400 	.word	0x48001400
 80056d8:	40010400 	.word	0x40010400

080056dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	460b      	mov	r3, r1
 80056e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	887b      	ldrh	r3, [r7, #2]
 80056ee:	4013      	ands	r3, r2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d002      	beq.n	80056fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80056f4:	2301      	movs	r3, #1
 80056f6:	73fb      	strb	r3, [r7, #15]
 80056f8:	e001      	b.n	80056fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056fa:	2300      	movs	r3, #0
 80056fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80056fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005700:	4618      	mov	r0, r3
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	460b      	mov	r3, r1
 8005716:	807b      	strh	r3, [r7, #2]
 8005718:	4613      	mov	r3, r2
 800571a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800571c:	787b      	ldrb	r3, [r7, #1]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005722:	887a      	ldrh	r2, [r7, #2]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005728:	e002      	b.n	8005730 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800572a:	887a      	ldrh	r2, [r7, #2]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	4603      	mov	r3, r0
 8005744:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005746:	4b08      	ldr	r3, [pc, #32]	@ (8005768 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005748:	695a      	ldr	r2, [r3, #20]
 800574a:	88fb      	ldrh	r3, [r7, #6]
 800574c:	4013      	ands	r3, r2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d006      	beq.n	8005760 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005752:	4a05      	ldr	r2, [pc, #20]	@ (8005768 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005754:	88fb      	ldrh	r3, [r7, #6]
 8005756:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005758:	88fb      	ldrh	r3, [r7, #6]
 800575a:	4618      	mov	r0, r3
 800575c:	f000 f806 	bl	800576c <HAL_GPIO_EXTI_Callback>
  }
}
 8005760:	bf00      	nop
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	40010400 	.word	0x40010400

0800576c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	4603      	mov	r3, r0
 8005774:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
	...

08005784 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d141      	bne.n	8005816 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005792:	4b4b      	ldr	r3, [pc, #300]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800579a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800579e:	d131      	bne.n	8005804 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057a0:	4b47      	ldr	r3, [pc, #284]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057a6:	4a46      	ldr	r2, [pc, #280]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057b0:	4b43      	ldr	r3, [pc, #268]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057b8:	4a41      	ldr	r2, [pc, #260]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057c0:	4b40      	ldr	r3, [pc, #256]	@ (80058c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2232      	movs	r2, #50	@ 0x32
 80057c6:	fb02 f303 	mul.w	r3, r2, r3
 80057ca:	4a3f      	ldr	r2, [pc, #252]	@ (80058c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80057cc:	fba2 2303 	umull	r2, r3, r2, r3
 80057d0:	0c9b      	lsrs	r3, r3, #18
 80057d2:	3301      	adds	r3, #1
 80057d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057d6:	e002      	b.n	80057de <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	3b01      	subs	r3, #1
 80057dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057de:	4b38      	ldr	r3, [pc, #224]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057ea:	d102      	bne.n	80057f2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1f2      	bne.n	80057d8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80057f2:	4b33      	ldr	r3, [pc, #204]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057f4:	695b      	ldr	r3, [r3, #20]
 80057f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057fe:	d158      	bne.n	80058b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e057      	b.n	80058b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005804:	4b2e      	ldr	r3, [pc, #184]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005806:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800580a:	4a2d      	ldr	r2, [pc, #180]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800580c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005810:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005814:	e04d      	b.n	80058b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800581c:	d141      	bne.n	80058a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800581e:	4b28      	ldr	r3, [pc, #160]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005826:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800582a:	d131      	bne.n	8005890 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800582c:	4b24      	ldr	r3, [pc, #144]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800582e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005832:	4a23      	ldr	r2, [pc, #140]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005834:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005838:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800583c:	4b20      	ldr	r3, [pc, #128]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005844:	4a1e      	ldr	r2, [pc, #120]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005846:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800584a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800584c:	4b1d      	ldr	r3, [pc, #116]	@ (80058c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2232      	movs	r2, #50	@ 0x32
 8005852:	fb02 f303 	mul.w	r3, r2, r3
 8005856:	4a1c      	ldr	r2, [pc, #112]	@ (80058c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005858:	fba2 2303 	umull	r2, r3, r2, r3
 800585c:	0c9b      	lsrs	r3, r3, #18
 800585e:	3301      	adds	r3, #1
 8005860:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005862:	e002      	b.n	800586a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	3b01      	subs	r3, #1
 8005868:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800586a:	4b15      	ldr	r3, [pc, #84]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005876:	d102      	bne.n	800587e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1f2      	bne.n	8005864 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800587e:	4b10      	ldr	r3, [pc, #64]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800588a:	d112      	bne.n	80058b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	e011      	b.n	80058b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005890:	4b0b      	ldr	r3, [pc, #44]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005896:	4a0a      	ldr	r2, [pc, #40]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005898:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800589c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80058a0:	e007      	b.n	80058b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80058a2:	4b07      	ldr	r3, [pc, #28]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80058aa:	4a05      	ldr	r2, [pc, #20]	@ (80058c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80058b0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3714      	adds	r7, #20
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr
 80058c0:	40007000 	.word	0x40007000
 80058c4:	20000230 	.word	0x20000230
 80058c8:	431bde83 	.word	0x431bde83

080058cc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80058d0:	4b05      	ldr	r3, [pc, #20]	@ (80058e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	4a04      	ldr	r2, [pc, #16]	@ (80058e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80058d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80058da:	6093      	str	r3, [r2, #8]
}
 80058dc:	bf00      	nop
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	40007000 	.word	0x40007000

080058ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b088      	sub	sp, #32
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e2fe      	b.n	8005efc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0301 	and.w	r3, r3, #1
 8005906:	2b00      	cmp	r3, #0
 8005908:	d075      	beq.n	80059f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800590a:	4b97      	ldr	r3, [pc, #604]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f003 030c 	and.w	r3, r3, #12
 8005912:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005914:	4b94      	ldr	r3, [pc, #592]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	f003 0303 	and.w	r3, r3, #3
 800591c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	2b0c      	cmp	r3, #12
 8005922:	d102      	bne.n	800592a <HAL_RCC_OscConfig+0x3e>
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	2b03      	cmp	r3, #3
 8005928:	d002      	beq.n	8005930 <HAL_RCC_OscConfig+0x44>
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	2b08      	cmp	r3, #8
 800592e:	d10b      	bne.n	8005948 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005930:	4b8d      	ldr	r3, [pc, #564]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d05b      	beq.n	80059f4 <HAL_RCC_OscConfig+0x108>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d157      	bne.n	80059f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e2d9      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005950:	d106      	bne.n	8005960 <HAL_RCC_OscConfig+0x74>
 8005952:	4b85      	ldr	r3, [pc, #532]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a84      	ldr	r2, [pc, #528]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800595c:	6013      	str	r3, [r2, #0]
 800595e:	e01d      	b.n	800599c <HAL_RCC_OscConfig+0xb0>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005968:	d10c      	bne.n	8005984 <HAL_RCC_OscConfig+0x98>
 800596a:	4b7f      	ldr	r3, [pc, #508]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a7e      	ldr	r2, [pc, #504]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005970:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005974:	6013      	str	r3, [r2, #0]
 8005976:	4b7c      	ldr	r3, [pc, #496]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a7b      	ldr	r2, [pc, #492]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 800597c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005980:	6013      	str	r3, [r2, #0]
 8005982:	e00b      	b.n	800599c <HAL_RCC_OscConfig+0xb0>
 8005984:	4b78      	ldr	r3, [pc, #480]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a77      	ldr	r2, [pc, #476]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 800598a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800598e:	6013      	str	r3, [r2, #0]
 8005990:	4b75      	ldr	r3, [pc, #468]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a74      	ldr	r2, [pc, #464]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005996:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800599a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d013      	beq.n	80059cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059a4:	f7fd ffca 	bl	800393c <HAL_GetTick>
 80059a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059aa:	e008      	b.n	80059be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059ac:	f7fd ffc6 	bl	800393c <HAL_GetTick>
 80059b0:	4602      	mov	r2, r0
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	1ad3      	subs	r3, r2, r3
 80059b6:	2b64      	cmp	r3, #100	@ 0x64
 80059b8:	d901      	bls.n	80059be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80059ba:	2303      	movs	r3, #3
 80059bc:	e29e      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059be:	4b6a      	ldr	r3, [pc, #424]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d0f0      	beq.n	80059ac <HAL_RCC_OscConfig+0xc0>
 80059ca:	e014      	b.n	80059f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059cc:	f7fd ffb6 	bl	800393c <HAL_GetTick>
 80059d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059d2:	e008      	b.n	80059e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059d4:	f7fd ffb2 	bl	800393c <HAL_GetTick>
 80059d8:	4602      	mov	r2, r0
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	1ad3      	subs	r3, r2, r3
 80059de:	2b64      	cmp	r3, #100	@ 0x64
 80059e0:	d901      	bls.n	80059e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e28a      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059e6:	4b60      	ldr	r3, [pc, #384]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1f0      	bne.n	80059d4 <HAL_RCC_OscConfig+0xe8>
 80059f2:	e000      	b.n	80059f6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0302 	and.w	r3, r3, #2
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d075      	beq.n	8005aee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a02:	4b59      	ldr	r3, [pc, #356]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f003 030c 	and.w	r3, r3, #12
 8005a0a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a0c:	4b56      	ldr	r3, [pc, #344]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	f003 0303 	and.w	r3, r3, #3
 8005a14:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	2b0c      	cmp	r3, #12
 8005a1a:	d102      	bne.n	8005a22 <HAL_RCC_OscConfig+0x136>
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d002      	beq.n	8005a28 <HAL_RCC_OscConfig+0x13c>
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	2b04      	cmp	r3, #4
 8005a26:	d11f      	bne.n	8005a68 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a28:	4b4f      	ldr	r3, [pc, #316]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d005      	beq.n	8005a40 <HAL_RCC_OscConfig+0x154>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d101      	bne.n	8005a40 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e25d      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a40:	4b49      	ldr	r3, [pc, #292]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	061b      	lsls	r3, r3, #24
 8005a4e:	4946      	ldr	r1, [pc, #280]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005a54:	4b45      	ldr	r3, [pc, #276]	@ (8005b6c <HAL_RCC_OscConfig+0x280>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7fd ff23 	bl	80038a4 <HAL_InitTick>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d043      	beq.n	8005aec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e249      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d023      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a70:	4b3d      	ldr	r3, [pc, #244]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a3c      	ldr	r2, [pc, #240]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7c:	f7fd ff5e 	bl	800393c <HAL_GetTick>
 8005a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a84:	f7fd ff5a 	bl	800393c <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e232      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a96:	4b34      	ldr	r3, [pc, #208]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0f0      	beq.n	8005a84 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aa2:	4b31      	ldr	r3, [pc, #196]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	061b      	lsls	r3, r3, #24
 8005ab0:	492d      	ldr	r1, [pc, #180]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	604b      	str	r3, [r1, #4]
 8005ab6:	e01a      	b.n	8005aee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ab8:	4b2b      	ldr	r3, [pc, #172]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a2a      	ldr	r2, [pc, #168]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005abe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ac2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac4:	f7fd ff3a 	bl	800393c <HAL_GetTick>
 8005ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005aca:	e008      	b.n	8005ade <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005acc:	f7fd ff36 	bl	800393c <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d901      	bls.n	8005ade <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e20e      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ade:	4b22      	ldr	r3, [pc, #136]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1f0      	bne.n	8005acc <HAL_RCC_OscConfig+0x1e0>
 8005aea:	e000      	b.n	8005aee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005aec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0308 	and.w	r3, r3, #8
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d041      	beq.n	8005b7e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d01c      	beq.n	8005b3c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b02:	4b19      	ldr	r3, [pc, #100]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b08:	4a17      	ldr	r2, [pc, #92]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005b0a:	f043 0301 	orr.w	r3, r3, #1
 8005b0e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b12:	f7fd ff13 	bl	800393c <HAL_GetTick>
 8005b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b18:	e008      	b.n	8005b2c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b1a:	f7fd ff0f 	bl	800393c <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e1e7      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d0ef      	beq.n	8005b1a <HAL_RCC_OscConfig+0x22e>
 8005b3a:	e020      	b.n	8005b7e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b42:	4a09      	ldr	r2, [pc, #36]	@ (8005b68 <HAL_RCC_OscConfig+0x27c>)
 8005b44:	f023 0301 	bic.w	r3, r3, #1
 8005b48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b4c:	f7fd fef6 	bl	800393c <HAL_GetTick>
 8005b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b52:	e00d      	b.n	8005b70 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b54:	f7fd fef2 	bl	800393c <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d906      	bls.n	8005b70 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e1ca      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
 8005b66:	bf00      	nop
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	20000234 	.word	0x20000234
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005b70:	4b8c      	ldr	r3, [pc, #560]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005b72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b76:	f003 0302 	and.w	r3, r3, #2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1ea      	bne.n	8005b54 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0304 	and.w	r3, r3, #4
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 80a6 	beq.w	8005cd8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b90:	4b84      	ldr	r3, [pc, #528]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d101      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x2b4>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e000      	b.n	8005ba2 <HAL_RCC_OscConfig+0x2b6>
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00d      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ba6:	4b7f      	ldr	r3, [pc, #508]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005baa:	4a7e      	ldr	r2, [pc, #504]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005bac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8005bb2:	4b7c      	ldr	r3, [pc, #496]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bba:	60fb      	str	r3, [r7, #12]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bc2:	4b79      	ldr	r3, [pc, #484]	@ (8005da8 <HAL_RCC_OscConfig+0x4bc>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d118      	bne.n	8005c00 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005bce:	4b76      	ldr	r3, [pc, #472]	@ (8005da8 <HAL_RCC_OscConfig+0x4bc>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a75      	ldr	r2, [pc, #468]	@ (8005da8 <HAL_RCC_OscConfig+0x4bc>)
 8005bd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bda:	f7fd feaf 	bl	800393c <HAL_GetTick>
 8005bde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005be0:	e008      	b.n	8005bf4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005be2:	f7fd feab 	bl	800393c <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d901      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e183      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bf4:	4b6c      	ldr	r3, [pc, #432]	@ (8005da8 <HAL_RCC_OscConfig+0x4bc>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0f0      	beq.n	8005be2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d108      	bne.n	8005c1a <HAL_RCC_OscConfig+0x32e>
 8005c08:	4b66      	ldr	r3, [pc, #408]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c0e:	4a65      	ldr	r2, [pc, #404]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c10:	f043 0301 	orr.w	r3, r3, #1
 8005c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c18:	e024      	b.n	8005c64 <HAL_RCC_OscConfig+0x378>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	2b05      	cmp	r3, #5
 8005c20:	d110      	bne.n	8005c44 <HAL_RCC_OscConfig+0x358>
 8005c22:	4b60      	ldr	r3, [pc, #384]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c28:	4a5e      	ldr	r2, [pc, #376]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c2a:	f043 0304 	orr.w	r3, r3, #4
 8005c2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c32:	4b5c      	ldr	r3, [pc, #368]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c38:	4a5a      	ldr	r2, [pc, #360]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c3a:	f043 0301 	orr.w	r3, r3, #1
 8005c3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c42:	e00f      	b.n	8005c64 <HAL_RCC_OscConfig+0x378>
 8005c44:	4b57      	ldr	r3, [pc, #348]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c4a:	4a56      	ldr	r2, [pc, #344]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c4c:	f023 0301 	bic.w	r3, r3, #1
 8005c50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005c54:	4b53      	ldr	r3, [pc, #332]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c5a:	4a52      	ldr	r2, [pc, #328]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c5c:	f023 0304 	bic.w	r3, r3, #4
 8005c60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d016      	beq.n	8005c9a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c6c:	f7fd fe66 	bl	800393c <HAL_GetTick>
 8005c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c72:	e00a      	b.n	8005c8a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c74:	f7fd fe62 	bl	800393c <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e138      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c8a:	4b46      	ldr	r3, [pc, #280]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c90:	f003 0302 	and.w	r3, r3, #2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d0ed      	beq.n	8005c74 <HAL_RCC_OscConfig+0x388>
 8005c98:	e015      	b.n	8005cc6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c9a:	f7fd fe4f 	bl	800393c <HAL_GetTick>
 8005c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ca0:	e00a      	b.n	8005cb8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ca2:	f7fd fe4b 	bl	800393c <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d901      	bls.n	8005cb8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e121      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d1ed      	bne.n	8005ca2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005cc6:	7ffb      	ldrb	r3, [r7, #31]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d105      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ccc:	4b35      	ldr	r3, [pc, #212]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd0:	4a34      	ldr	r2, [pc, #208]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005cd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cd6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f003 0320 	and.w	r3, r3, #32
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d03c      	beq.n	8005d5e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d01c      	beq.n	8005d26 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005cec:	4b2d      	ldr	r3, [pc, #180]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005cee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cf2:	4a2c      	ldr	r2, [pc, #176]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005cf4:	f043 0301 	orr.w	r3, r3, #1
 8005cf8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cfc:	f7fd fe1e 	bl	800393c <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d04:	f7fd fe1a 	bl	800393c <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e0f2      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d16:	4b23      	ldr	r3, [pc, #140]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005d18:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d1c:	f003 0302 	and.w	r3, r3, #2
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d0ef      	beq.n	8005d04 <HAL_RCC_OscConfig+0x418>
 8005d24:	e01b      	b.n	8005d5e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d26:	4b1f      	ldr	r3, [pc, #124]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005d28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d2c:	4a1d      	ldr	r2, [pc, #116]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005d2e:	f023 0301 	bic.w	r3, r3, #1
 8005d32:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d36:	f7fd fe01 	bl	800393c <HAL_GetTick>
 8005d3a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d3c:	e008      	b.n	8005d50 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d3e:	f7fd fdfd 	bl	800393c <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d901      	bls.n	8005d50 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e0d5      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d50:	4b14      	ldr	r3, [pc, #80]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005d52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1ef      	bne.n	8005d3e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f000 80c9 	beq.w	8005efa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d68:	4b0e      	ldr	r3, [pc, #56]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f003 030c 	and.w	r3, r3, #12
 8005d70:	2b0c      	cmp	r3, #12
 8005d72:	f000 8083 	beq.w	8005e7c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d15e      	bne.n	8005e3c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d7e:	4b09      	ldr	r3, [pc, #36]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a08      	ldr	r2, [pc, #32]	@ (8005da4 <HAL_RCC_OscConfig+0x4b8>)
 8005d84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d8a:	f7fd fdd7 	bl	800393c <HAL_GetTick>
 8005d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d90:	e00c      	b.n	8005dac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d92:	f7fd fdd3 	bl	800393c <HAL_GetTick>
 8005d96:	4602      	mov	r2, r0
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	1ad3      	subs	r3, r2, r3
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d905      	bls.n	8005dac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005da0:	2303      	movs	r3, #3
 8005da2:	e0ab      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
 8005da4:	40021000 	.word	0x40021000
 8005da8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005dac:	4b55      	ldr	r3, [pc, #340]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1ec      	bne.n	8005d92 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005db8:	4b52      	ldr	r3, [pc, #328]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005dba:	68da      	ldr	r2, [r3, #12]
 8005dbc:	4b52      	ldr	r3, [pc, #328]	@ (8005f08 <HAL_RCC_OscConfig+0x61c>)
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6a11      	ldr	r1, [r2, #32]
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005dc8:	3a01      	subs	r2, #1
 8005dca:	0112      	lsls	r2, r2, #4
 8005dcc:	4311      	orrs	r1, r2
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005dd2:	0212      	lsls	r2, r2, #8
 8005dd4:	4311      	orrs	r1, r2
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005dda:	0852      	lsrs	r2, r2, #1
 8005ddc:	3a01      	subs	r2, #1
 8005dde:	0552      	lsls	r2, r2, #21
 8005de0:	4311      	orrs	r1, r2
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005de6:	0852      	lsrs	r2, r2, #1
 8005de8:	3a01      	subs	r2, #1
 8005dea:	0652      	lsls	r2, r2, #25
 8005dec:	4311      	orrs	r1, r2
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005df2:	06d2      	lsls	r2, r2, #27
 8005df4:	430a      	orrs	r2, r1
 8005df6:	4943      	ldr	r1, [pc, #268]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dfc:	4b41      	ldr	r3, [pc, #260]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a40      	ldr	r2, [pc, #256]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e06:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005e08:	4b3e      	ldr	r3, [pc, #248]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	4a3d      	ldr	r2, [pc, #244]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e12:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e14:	f7fd fd92 	bl	800393c <HAL_GetTick>
 8005e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e1a:	e008      	b.n	8005e2e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e1c:	f7fd fd8e 	bl	800393c <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d901      	bls.n	8005e2e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e066      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005e2e:	4b35      	ldr	r3, [pc, #212]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d0f0      	beq.n	8005e1c <HAL_RCC_OscConfig+0x530>
 8005e3a:	e05e      	b.n	8005efa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e3c:	4b31      	ldr	r3, [pc, #196]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a30      	ldr	r2, [pc, #192]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e48:	f7fd fd78 	bl	800393c <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e50:	f7fd fd74 	bl	800393c <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e04c      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e62:	4b28      	ldr	r3, [pc, #160]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1f0      	bne.n	8005e50 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005e6e:	4b25      	ldr	r3, [pc, #148]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e70:	68da      	ldr	r2, [r3, #12]
 8005e72:	4924      	ldr	r1, [pc, #144]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e74:	4b25      	ldr	r3, [pc, #148]	@ (8005f0c <HAL_RCC_OscConfig+0x620>)
 8005e76:	4013      	ands	r3, r2
 8005e78:	60cb      	str	r3, [r1, #12]
 8005e7a:	e03e      	b.n	8005efa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d101      	bne.n	8005e88 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e039      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005e88:	4b1e      	ldr	r3, [pc, #120]	@ (8005f04 <HAL_RCC_OscConfig+0x618>)
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	f003 0203 	and.w	r2, r3, #3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d12c      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d123      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d11b      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d113      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed8:	085b      	lsrs	r3, r3, #1
 8005eda:	3b01      	subs	r3, #1
 8005edc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d109      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eec:	085b      	lsrs	r3, r3, #1
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d001      	beq.n	8005efa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e000      	b.n	8005efc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3720      	adds	r7, #32
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	40021000 	.word	0x40021000
 8005f08:	019f800c 	.word	0x019f800c
 8005f0c:	feeefffc 	.word	0xfeeefffc

08005f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e11e      	b.n	8006166 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f28:	4b91      	ldr	r3, [pc, #580]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 030f 	and.w	r3, r3, #15
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d910      	bls.n	8005f58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f36:	4b8e      	ldr	r3, [pc, #568]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f023 020f 	bic.w	r2, r3, #15
 8005f3e:	498c      	ldr	r1, [pc, #560]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f46:	4b8a      	ldr	r3, [pc, #552]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 030f 	and.w	r3, r3, #15
 8005f4e:	683a      	ldr	r2, [r7, #0]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d001      	beq.n	8005f58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e106      	b.n	8006166 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0301 	and.w	r3, r3, #1
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d073      	beq.n	800604c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	2b03      	cmp	r3, #3
 8005f6a:	d129      	bne.n	8005fc0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f6c:	4b81      	ldr	r3, [pc, #516]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d101      	bne.n	8005f7c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e0f4      	b.n	8006166 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005f7c:	f000 f99e 	bl	80062bc <RCC_GetSysClockFreqFromPLLSource>
 8005f80:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	4a7c      	ldr	r2, [pc, #496]	@ (8006178 <HAL_RCC_ClockConfig+0x268>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d93f      	bls.n	800600a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f8a:	4b7a      	ldr	r3, [pc, #488]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d009      	beq.n	8005faa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d033      	beq.n	800600a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d12f      	bne.n	800600a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005faa:	4b72      	ldr	r3, [pc, #456]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fb2:	4a70      	ldr	r2, [pc, #448]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8005fb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fb8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005fba:	2380      	movs	r3, #128	@ 0x80
 8005fbc:	617b      	str	r3, [r7, #20]
 8005fbe:	e024      	b.n	800600a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d107      	bne.n	8005fd8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fc8:	4b6a      	ldr	r3, [pc, #424]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d109      	bne.n	8005fe8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e0c6      	b.n	8006166 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005fd8:	4b66      	ldr	r3, [pc, #408]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e0be      	b.n	8006166 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005fe8:	f000 f8ce 	bl	8006188 <HAL_RCC_GetSysClockFreq>
 8005fec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	4a61      	ldr	r2, [pc, #388]	@ (8006178 <HAL_RCC_ClockConfig+0x268>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d909      	bls.n	800600a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ff6:	4b5f      	ldr	r3, [pc, #380]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ffe:	4a5d      	ldr	r2, [pc, #372]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006004:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006006:	2380      	movs	r3, #128	@ 0x80
 8006008:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800600a:	4b5a      	ldr	r3, [pc, #360]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f023 0203 	bic.w	r2, r3, #3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	4957      	ldr	r1, [pc, #348]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006018:	4313      	orrs	r3, r2
 800601a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800601c:	f7fd fc8e 	bl	800393c <HAL_GetTick>
 8006020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006022:	e00a      	b.n	800603a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006024:	f7fd fc8a 	bl	800393c <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006032:	4293      	cmp	r3, r2
 8006034:	d901      	bls.n	800603a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e095      	b.n	8006166 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800603a:	4b4e      	ldr	r3, [pc, #312]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f003 020c 	and.w	r2, r3, #12
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	429a      	cmp	r2, r3
 800604a:	d1eb      	bne.n	8006024 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0302 	and.w	r3, r3, #2
 8006054:	2b00      	cmp	r3, #0
 8006056:	d023      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0304 	and.w	r3, r3, #4
 8006060:	2b00      	cmp	r3, #0
 8006062:	d005      	beq.n	8006070 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006064:	4b43      	ldr	r3, [pc, #268]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	4a42      	ldr	r2, [pc, #264]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 800606a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800606e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0308 	and.w	r3, r3, #8
 8006078:	2b00      	cmp	r3, #0
 800607a:	d007      	beq.n	800608c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800607c:	4b3d      	ldr	r3, [pc, #244]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006084:	4a3b      	ldr	r2, [pc, #236]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006086:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800608a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800608c:	4b39      	ldr	r3, [pc, #228]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	4936      	ldr	r1, [pc, #216]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 800609a:	4313      	orrs	r3, r2
 800609c:	608b      	str	r3, [r1, #8]
 800609e:	e008      	b.n	80060b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	2b80      	cmp	r3, #128	@ 0x80
 80060a4:	d105      	bne.n	80060b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80060a6:	4b33      	ldr	r3, [pc, #204]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	4a32      	ldr	r2, [pc, #200]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 80060ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060b2:	4b2f      	ldr	r3, [pc, #188]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 030f 	and.w	r3, r3, #15
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d21d      	bcs.n	80060fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060c0:	4b2b      	ldr	r3, [pc, #172]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f023 020f 	bic.w	r2, r3, #15
 80060c8:	4929      	ldr	r1, [pc, #164]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80060d0:	f7fd fc34 	bl	800393c <HAL_GetTick>
 80060d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060d6:	e00a      	b.n	80060ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060d8:	f7fd fc30 	bl	800393c <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d901      	bls.n	80060ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	e03b      	b.n	8006166 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060ee:	4b20      	ldr	r3, [pc, #128]	@ (8006170 <HAL_RCC_ClockConfig+0x260>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 030f 	and.w	r3, r3, #15
 80060f6:	683a      	ldr	r2, [r7, #0]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d1ed      	bne.n	80060d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	2b00      	cmp	r3, #0
 8006106:	d008      	beq.n	800611a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006108:	4b1a      	ldr	r3, [pc, #104]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	4917      	ldr	r1, [pc, #92]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006116:	4313      	orrs	r3, r2
 8006118:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0308 	and.w	r3, r3, #8
 8006122:	2b00      	cmp	r3, #0
 8006124:	d009      	beq.n	800613a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006126:	4b13      	ldr	r3, [pc, #76]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	00db      	lsls	r3, r3, #3
 8006134:	490f      	ldr	r1, [pc, #60]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006136:	4313      	orrs	r3, r2
 8006138:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800613a:	f000 f825 	bl	8006188 <HAL_RCC_GetSysClockFreq>
 800613e:	4602      	mov	r2, r0
 8006140:	4b0c      	ldr	r3, [pc, #48]	@ (8006174 <HAL_RCC_ClockConfig+0x264>)
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	091b      	lsrs	r3, r3, #4
 8006146:	f003 030f 	and.w	r3, r3, #15
 800614a:	490c      	ldr	r1, [pc, #48]	@ (800617c <HAL_RCC_ClockConfig+0x26c>)
 800614c:	5ccb      	ldrb	r3, [r1, r3]
 800614e:	f003 031f 	and.w	r3, r3, #31
 8006152:	fa22 f303 	lsr.w	r3, r2, r3
 8006156:	4a0a      	ldr	r2, [pc, #40]	@ (8006180 <HAL_RCC_ClockConfig+0x270>)
 8006158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800615a:	4b0a      	ldr	r3, [pc, #40]	@ (8006184 <HAL_RCC_ClockConfig+0x274>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4618      	mov	r0, r3
 8006160:	f7fd fba0 	bl	80038a4 <HAL_InitTick>
 8006164:	4603      	mov	r3, r0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3718      	adds	r7, #24
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	40022000 	.word	0x40022000
 8006174:	40021000 	.word	0x40021000
 8006178:	04c4b400 	.word	0x04c4b400
 800617c:	0800a958 	.word	0x0800a958
 8006180:	20000230 	.word	0x20000230
 8006184:	20000234 	.word	0x20000234

08006188 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800618e:	4b2c      	ldr	r3, [pc, #176]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 030c 	and.w	r3, r3, #12
 8006196:	2b04      	cmp	r3, #4
 8006198:	d102      	bne.n	80061a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800619a:	4b2a      	ldr	r3, [pc, #168]	@ (8006244 <HAL_RCC_GetSysClockFreq+0xbc>)
 800619c:	613b      	str	r3, [r7, #16]
 800619e:	e047      	b.n	8006230 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80061a0:	4b27      	ldr	r3, [pc, #156]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f003 030c 	and.w	r3, r3, #12
 80061a8:	2b08      	cmp	r3, #8
 80061aa:	d102      	bne.n	80061b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80061ac:	4b26      	ldr	r3, [pc, #152]	@ (8006248 <HAL_RCC_GetSysClockFreq+0xc0>)
 80061ae:	613b      	str	r3, [r7, #16]
 80061b0:	e03e      	b.n	8006230 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80061b2:	4b23      	ldr	r3, [pc, #140]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f003 030c 	and.w	r3, r3, #12
 80061ba:	2b0c      	cmp	r3, #12
 80061bc:	d136      	bne.n	800622c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061be:	4b20      	ldr	r3, [pc, #128]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	f003 0303 	and.w	r3, r3, #3
 80061c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061c8:	4b1d      	ldr	r3, [pc, #116]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	091b      	lsrs	r3, r3, #4
 80061ce:	f003 030f 	and.w	r3, r3, #15
 80061d2:	3301      	adds	r3, #1
 80061d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2b03      	cmp	r3, #3
 80061da:	d10c      	bne.n	80061f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80061dc:	4a1a      	ldr	r2, [pc, #104]	@ (8006248 <HAL_RCC_GetSysClockFreq+0xc0>)
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e4:	4a16      	ldr	r2, [pc, #88]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061e6:	68d2      	ldr	r2, [r2, #12]
 80061e8:	0a12      	lsrs	r2, r2, #8
 80061ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061ee:	fb02 f303 	mul.w	r3, r2, r3
 80061f2:	617b      	str	r3, [r7, #20]
      break;
 80061f4:	e00c      	b.n	8006210 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80061f6:	4a13      	ldr	r2, [pc, #76]	@ (8006244 <HAL_RCC_GetSysClockFreq+0xbc>)
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80061fe:	4a10      	ldr	r2, [pc, #64]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006200:	68d2      	ldr	r2, [r2, #12]
 8006202:	0a12      	lsrs	r2, r2, #8
 8006204:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006208:	fb02 f303 	mul.w	r3, r2, r3
 800620c:	617b      	str	r3, [r7, #20]
      break;
 800620e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006210:	4b0b      	ldr	r3, [pc, #44]	@ (8006240 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	0e5b      	lsrs	r3, r3, #25
 8006216:	f003 0303 	and.w	r3, r3, #3
 800621a:	3301      	adds	r3, #1
 800621c:	005b      	lsls	r3, r3, #1
 800621e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	fbb2 f3f3 	udiv	r3, r2, r3
 8006228:	613b      	str	r3, [r7, #16]
 800622a:	e001      	b.n	8006230 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006230:	693b      	ldr	r3, [r7, #16]
}
 8006232:	4618      	mov	r0, r3
 8006234:	371c      	adds	r7, #28
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40021000 	.word	0x40021000
 8006244:	00f42400 	.word	0x00f42400
 8006248:	016e3600 	.word	0x016e3600

0800624c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800624c:	b480      	push	{r7}
 800624e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006250:	4b03      	ldr	r3, [pc, #12]	@ (8006260 <HAL_RCC_GetHCLKFreq+0x14>)
 8006252:	681b      	ldr	r3, [r3, #0]
}
 8006254:	4618      	mov	r0, r3
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	20000230 	.word	0x20000230

08006264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006268:	f7ff fff0 	bl	800624c <HAL_RCC_GetHCLKFreq>
 800626c:	4602      	mov	r2, r0
 800626e:	4b06      	ldr	r3, [pc, #24]	@ (8006288 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	0a1b      	lsrs	r3, r3, #8
 8006274:	f003 0307 	and.w	r3, r3, #7
 8006278:	4904      	ldr	r1, [pc, #16]	@ (800628c <HAL_RCC_GetPCLK1Freq+0x28>)
 800627a:	5ccb      	ldrb	r3, [r1, r3]
 800627c:	f003 031f 	and.w	r3, r3, #31
 8006280:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006284:	4618      	mov	r0, r3
 8006286:	bd80      	pop	{r7, pc}
 8006288:	40021000 	.word	0x40021000
 800628c:	0800a968 	.word	0x0800a968

08006290 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006294:	f7ff ffda 	bl	800624c <HAL_RCC_GetHCLKFreq>
 8006298:	4602      	mov	r2, r0
 800629a:	4b06      	ldr	r3, [pc, #24]	@ (80062b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	0adb      	lsrs	r3, r3, #11
 80062a0:	f003 0307 	and.w	r3, r3, #7
 80062a4:	4904      	ldr	r1, [pc, #16]	@ (80062b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80062a6:	5ccb      	ldrb	r3, [r1, r3]
 80062a8:	f003 031f 	and.w	r3, r3, #31
 80062ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40021000 	.word	0x40021000
 80062b8:	0800a968 	.word	0x0800a968

080062bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062c2:	4b1e      	ldr	r3, [pc, #120]	@ (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	f003 0303 	and.w	r3, r3, #3
 80062ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062cc:	4b1b      	ldr	r3, [pc, #108]	@ (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	091b      	lsrs	r3, r3, #4
 80062d2:	f003 030f 	and.w	r3, r3, #15
 80062d6:	3301      	adds	r3, #1
 80062d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	2b03      	cmp	r3, #3
 80062de:	d10c      	bne.n	80062fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062e0:	4a17      	ldr	r2, [pc, #92]	@ (8006340 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e8:	4a14      	ldr	r2, [pc, #80]	@ (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80062ea:	68d2      	ldr	r2, [r2, #12]
 80062ec:	0a12      	lsrs	r2, r2, #8
 80062ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80062f2:	fb02 f303 	mul.w	r3, r2, r3
 80062f6:	617b      	str	r3, [r7, #20]
    break;
 80062f8:	e00c      	b.n	8006314 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062fa:	4a12      	ldr	r2, [pc, #72]	@ (8006344 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006302:	4a0e      	ldr	r2, [pc, #56]	@ (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006304:	68d2      	ldr	r2, [r2, #12]
 8006306:	0a12      	lsrs	r2, r2, #8
 8006308:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800630c:	fb02 f303 	mul.w	r3, r2, r3
 8006310:	617b      	str	r3, [r7, #20]
    break;
 8006312:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006314:	4b09      	ldr	r3, [pc, #36]	@ (800633c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006316:	68db      	ldr	r3, [r3, #12]
 8006318:	0e5b      	lsrs	r3, r3, #25
 800631a:	f003 0303 	and.w	r3, r3, #3
 800631e:	3301      	adds	r3, #1
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	fbb2 f3f3 	udiv	r3, r2, r3
 800632c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800632e:	687b      	ldr	r3, [r7, #4]
}
 8006330:	4618      	mov	r0, r3
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr
 800633c:	40021000 	.word	0x40021000
 8006340:	016e3600 	.word	0x016e3600
 8006344:	00f42400 	.word	0x00f42400

08006348 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006350:	2300      	movs	r3, #0
 8006352:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006354:	2300      	movs	r3, #0
 8006356:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 8098 	beq.w	8006496 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006366:	2300      	movs	r3, #0
 8006368:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800636a:	4b43      	ldr	r3, [pc, #268]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800636c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800636e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d10d      	bne.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006376:	4b40      	ldr	r3, [pc, #256]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800637a:	4a3f      	ldr	r2, [pc, #252]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800637c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006380:	6593      	str	r3, [r2, #88]	@ 0x58
 8006382:	4b3d      	ldr	r3, [pc, #244]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800638a:	60bb      	str	r3, [r7, #8]
 800638c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800638e:	2301      	movs	r3, #1
 8006390:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006392:	4b3a      	ldr	r3, [pc, #232]	@ (800647c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a39      	ldr	r2, [pc, #228]	@ (800647c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006398:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800639c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800639e:	f7fd facd 	bl	800393c <HAL_GetTick>
 80063a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063a4:	e009      	b.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063a6:	f7fd fac9 	bl	800393c <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d902      	bls.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	74fb      	strb	r3, [r7, #19]
        break;
 80063b8:	e005      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063ba:	4b30      	ldr	r3, [pc, #192]	@ (800647c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d0ef      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80063c6:	7cfb      	ldrb	r3, [r7, #19]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d159      	bne.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80063cc:	4b2a      	ldr	r3, [pc, #168]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d01e      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d019      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063e8:	4b23      	ldr	r3, [pc, #140]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063f4:	4b20      	ldr	r3, [pc, #128]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063fa:	4a1f      	ldr	r2, [pc, #124]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006400:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006404:	4b1c      	ldr	r3, [pc, #112]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800640a:	4a1b      	ldr	r2, [pc, #108]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800640c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006410:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006414:	4a18      	ldr	r2, [pc, #96]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	f003 0301 	and.w	r3, r3, #1
 8006422:	2b00      	cmp	r3, #0
 8006424:	d016      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006426:	f7fd fa89 	bl	800393c <HAL_GetTick>
 800642a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800642c:	e00b      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800642e:	f7fd fa85 	bl	800393c <HAL_GetTick>
 8006432:	4602      	mov	r2, r0
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	f241 3288 	movw	r2, #5000	@ 0x1388
 800643c:	4293      	cmp	r3, r2
 800643e:	d902      	bls.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	74fb      	strb	r3, [r7, #19]
            break;
 8006444:	e006      	b.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006446:	4b0c      	ldr	r3, [pc, #48]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b00      	cmp	r3, #0
 8006452:	d0ec      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006454:	7cfb      	ldrb	r3, [r7, #19]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10b      	bne.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800645a:	4b07      	ldr	r3, [pc, #28]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800645c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006460:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006468:	4903      	ldr	r1, [pc, #12]	@ (8006478 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800646a:	4313      	orrs	r3, r2
 800646c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006470:	e008      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006472:	7cfb      	ldrb	r3, [r7, #19]
 8006474:	74bb      	strb	r3, [r7, #18]
 8006476:	e005      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006478:	40021000 	.word	0x40021000
 800647c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006480:	7cfb      	ldrb	r3, [r7, #19]
 8006482:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006484:	7c7b      	ldrb	r3, [r7, #17]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d105      	bne.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800648a:	4ba7      	ldr	r3, [pc, #668]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800648c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800648e:	4aa6      	ldr	r2, [pc, #664]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006494:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00a      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80064a2:	4ba1      	ldr	r3, [pc, #644]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064a8:	f023 0203 	bic.w	r2, r3, #3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	499d      	ldr	r1, [pc, #628]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064b2:	4313      	orrs	r3, r2
 80064b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0302 	and.w	r3, r3, #2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00a      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80064c4:	4b98      	ldr	r3, [pc, #608]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ca:	f023 020c 	bic.w	r2, r3, #12
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	4995      	ldr	r1, [pc, #596]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064d4:	4313      	orrs	r3, r2
 80064d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0304 	and.w	r3, r3, #4
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064e6:	4b90      	ldr	r3, [pc, #576]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064ec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	498c      	ldr	r1, [pc, #560]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0308 	and.w	r3, r3, #8
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00a      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006508:	4b87      	ldr	r3, [pc, #540]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800650a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800650e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	691b      	ldr	r3, [r3, #16]
 8006516:	4984      	ldr	r1, [pc, #528]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006518:	4313      	orrs	r3, r2
 800651a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 0310 	and.w	r3, r3, #16
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800652a:	4b7f      	ldr	r3, [pc, #508]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800652c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006530:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	695b      	ldr	r3, [r3, #20]
 8006538:	497b      	ldr	r1, [pc, #492]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800653a:	4313      	orrs	r3, r2
 800653c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0320 	and.w	r3, r3, #32
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00a      	beq.n	8006562 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800654c:	4b76      	ldr	r3, [pc, #472]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800654e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006552:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	699b      	ldr	r3, [r3, #24]
 800655a:	4973      	ldr	r1, [pc, #460]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800655c:	4313      	orrs	r3, r2
 800655e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800656e:	4b6e      	ldr	r3, [pc, #440]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006574:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	496a      	ldr	r1, [pc, #424]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800657e:	4313      	orrs	r3, r2
 8006580:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00a      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006590:	4b65      	ldr	r3, [pc, #404]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006596:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	4962      	ldr	r1, [pc, #392]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065a0:	4313      	orrs	r3, r2
 80065a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00a      	beq.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065b2:	4b5d      	ldr	r3, [pc, #372]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c0:	4959      	ldr	r1, [pc, #356]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00a      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80065d4:	4b54      	ldr	r3, [pc, #336]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065da:	f023 0203 	bic.w	r2, r3, #3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e2:	4951      	ldr	r1, [pc, #324]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00a      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065f6:	4b4c      	ldr	r3, [pc, #304]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80065f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006604:	4948      	ldr	r1, [pc, #288]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006606:	4313      	orrs	r3, r2
 8006608:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006614:	2b00      	cmp	r3, #0
 8006616:	d015      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006618:	4b43      	ldr	r3, [pc, #268]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800661a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006626:	4940      	ldr	r1, [pc, #256]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006628:	4313      	orrs	r3, r2
 800662a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006636:	d105      	bne.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006638:	4b3b      	ldr	r3, [pc, #236]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	4a3a      	ldr	r2, [pc, #232]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800663e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006642:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800664c:	2b00      	cmp	r3, #0
 800664e:	d015      	beq.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006650:	4b35      	ldr	r3, [pc, #212]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006656:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800665e:	4932      	ldr	r1, [pc, #200]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006660:	4313      	orrs	r3, r2
 8006662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800666a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800666e:	d105      	bne.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006670:	4b2d      	ldr	r3, [pc, #180]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	4a2c      	ldr	r2, [pc, #176]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800667a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006684:	2b00      	cmp	r3, #0
 8006686:	d015      	beq.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006688:	4b27      	ldr	r3, [pc, #156]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800668a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800668e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006696:	4924      	ldr	r1, [pc, #144]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006698:	4313      	orrs	r3, r2
 800669a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066a6:	d105      	bne.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066a8:	4b1f      	ldr	r3, [pc, #124]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066b2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d015      	beq.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066c0:	4b19      	ldr	r3, [pc, #100]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ce:	4916      	ldr	r1, [pc, #88]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066de:	d105      	bne.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066e0:	4b11      	ldr	r3, [pc, #68]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	4a10      	ldr	r2, [pc, #64]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066ea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d019      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80066fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006706:	4908      	ldr	r1, [pc, #32]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006708:	4313      	orrs	r3, r2
 800670a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006712:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006716:	d109      	bne.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006718:	4b03      	ldr	r3, [pc, #12]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	4a02      	ldr	r2, [pc, #8]	@ (8006728 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800671e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006722:	60d3      	str	r3, [r2, #12]
 8006724:	e002      	b.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006726:	bf00      	nop
 8006728:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d015      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006738:	4b29      	ldr	r3, [pc, #164]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800673a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800673e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006746:	4926      	ldr	r1, [pc, #152]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006748:	4313      	orrs	r3, r2
 800674a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006752:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006756:	d105      	bne.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006758:	4b21      	ldr	r3, [pc, #132]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	4a20      	ldr	r2, [pc, #128]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800675e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006762:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d015      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006770:	4b1b      	ldr	r3, [pc, #108]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006776:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800677e:	4918      	ldr	r1, [pc, #96]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006780:	4313      	orrs	r3, r2
 8006782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800678a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800678e:	d105      	bne.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006790:	4b13      	ldr	r3, [pc, #76]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006792:	68db      	ldr	r3, [r3, #12]
 8006794:	4a12      	ldr	r2, [pc, #72]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006796:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800679a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d015      	beq.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80067a8:	4b0d      	ldr	r3, [pc, #52]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80067aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b6:	490a      	ldr	r1, [pc, #40]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80067b8:	4313      	orrs	r3, r2
 80067ba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80067c6:	d105      	bne.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067c8:	4b05      	ldr	r3, [pc, #20]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	4a04      	ldr	r2, [pc, #16]	@ (80067e0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80067ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067d2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80067d4:	7cbb      	ldrb	r3, [r7, #18]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3718      	adds	r7, #24
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	40021000 	.word	0x40021000

080067e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e054      	b.n	80068a0 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d111      	bne.n	8006826 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f001 ff3a 	bl	8008684 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006814:	2b00      	cmp	r3, #0
 8006816:	d102      	bne.n	800681e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a23      	ldr	r2, [pc, #140]	@ (80068a8 <HAL_TIM_Base_Init+0xc4>)
 800681c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2202      	movs	r2, #2
 800682a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	3304      	adds	r3, #4
 8006836:	4619      	mov	r1, r3
 8006838:	4610      	mov	r0, r2
 800683a:	f001 fa83 	bl	8007d44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2201      	movs	r2, #1
 8006842:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2201      	movs	r2, #1
 800687a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2201      	movs	r2, #1
 8006882:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2201      	movs	r2, #1
 800688a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	080033a1 	.word	0x080033a1

080068ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d001      	beq.n	80068c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80068c0:	2301      	movs	r3, #1
 80068c2:	e04c      	b.n	800695e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2202      	movs	r2, #2
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a26      	ldr	r2, [pc, #152]	@ (800696c <HAL_TIM_Base_Start+0xc0>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d022      	beq.n	800691c <HAL_TIM_Base_Start+0x70>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068de:	d01d      	beq.n	800691c <HAL_TIM_Base_Start+0x70>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a22      	ldr	r2, [pc, #136]	@ (8006970 <HAL_TIM_Base_Start+0xc4>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d018      	beq.n	800691c <HAL_TIM_Base_Start+0x70>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a21      	ldr	r2, [pc, #132]	@ (8006974 <HAL_TIM_Base_Start+0xc8>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d013      	beq.n	800691c <HAL_TIM_Base_Start+0x70>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a1f      	ldr	r2, [pc, #124]	@ (8006978 <HAL_TIM_Base_Start+0xcc>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d00e      	beq.n	800691c <HAL_TIM_Base_Start+0x70>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a1e      	ldr	r2, [pc, #120]	@ (800697c <HAL_TIM_Base_Start+0xd0>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d009      	beq.n	800691c <HAL_TIM_Base_Start+0x70>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a1c      	ldr	r2, [pc, #112]	@ (8006980 <HAL_TIM_Base_Start+0xd4>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d004      	beq.n	800691c <HAL_TIM_Base_Start+0x70>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a1b      	ldr	r2, [pc, #108]	@ (8006984 <HAL_TIM_Base_Start+0xd8>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d115      	bne.n	8006948 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689a      	ldr	r2, [r3, #8]
 8006922:	4b19      	ldr	r3, [pc, #100]	@ (8006988 <HAL_TIM_Base_Start+0xdc>)
 8006924:	4013      	ands	r3, r2
 8006926:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2b06      	cmp	r3, #6
 800692c:	d015      	beq.n	800695a <HAL_TIM_Base_Start+0xae>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006934:	d011      	beq.n	800695a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f042 0201 	orr.w	r2, r2, #1
 8006944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006946:	e008      	b.n	800695a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f042 0201 	orr.w	r2, r2, #1
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	e000      	b.n	800695c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800695a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3714      	adds	r7, #20
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
 800696a:	bf00      	nop
 800696c:	40012c00 	.word	0x40012c00
 8006970:	40000400 	.word	0x40000400
 8006974:	40000800 	.word	0x40000800
 8006978:	40000c00 	.word	0x40000c00
 800697c:	40013400 	.word	0x40013400
 8006980:	40014000 	.word	0x40014000
 8006984:	40015000 	.word	0x40015000
 8006988:	00010007 	.word	0x00010007

0800698c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b01      	cmp	r3, #1
 800699e:	d001      	beq.n	80069a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e054      	b.n	8006a4e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68da      	ldr	r2, [r3, #12]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 0201 	orr.w	r2, r2, #1
 80069ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a26      	ldr	r2, [pc, #152]	@ (8006a5c <HAL_TIM_Base_Start_IT+0xd0>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d022      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ce:	d01d      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a22      	ldr	r2, [pc, #136]	@ (8006a60 <HAL_TIM_Base_Start_IT+0xd4>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d018      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a21      	ldr	r2, [pc, #132]	@ (8006a64 <HAL_TIM_Base_Start_IT+0xd8>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d013      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a1f      	ldr	r2, [pc, #124]	@ (8006a68 <HAL_TIM_Base_Start_IT+0xdc>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d00e      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a1e      	ldr	r2, [pc, #120]	@ (8006a6c <HAL_TIM_Base_Start_IT+0xe0>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d009      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1c      	ldr	r2, [pc, #112]	@ (8006a70 <HAL_TIM_Base_Start_IT+0xe4>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d004      	beq.n	8006a0c <HAL_TIM_Base_Start_IT+0x80>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a1b      	ldr	r2, [pc, #108]	@ (8006a74 <HAL_TIM_Base_Start_IT+0xe8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d115      	bne.n	8006a38 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689a      	ldr	r2, [r3, #8]
 8006a12:	4b19      	ldr	r3, [pc, #100]	@ (8006a78 <HAL_TIM_Base_Start_IT+0xec>)
 8006a14:	4013      	ands	r3, r2
 8006a16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2b06      	cmp	r3, #6
 8006a1c:	d015      	beq.n	8006a4a <HAL_TIM_Base_Start_IT+0xbe>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a24:	d011      	beq.n	8006a4a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f042 0201 	orr.w	r2, r2, #1
 8006a34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a36:	e008      	b.n	8006a4a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f042 0201 	orr.w	r2, r2, #1
 8006a46:	601a      	str	r2, [r3, #0]
 8006a48:	e000      	b.n	8006a4c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	40012c00 	.word	0x40012c00
 8006a60:	40000400 	.word	0x40000400
 8006a64:	40000800 	.word	0x40000800
 8006a68:	40000c00 	.word	0x40000c00
 8006a6c:	40013400 	.word	0x40013400
 8006a70:	40014000 	.word	0x40014000
 8006a74:	40015000 	.word	0x40015000
 8006a78:	00010007 	.word	0x00010007

08006a7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e054      	b.n	8006b38 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d111      	bne.n	8006abe <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f001 fdee 	bl	8008684 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d102      	bne.n	8006ab6 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a23      	ldr	r2, [pc, #140]	@ (8006b40 <HAL_TIM_PWM_Init+0xc4>)
 8006ab4:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2202      	movs	r2, #2
 8006ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	3304      	adds	r3, #4
 8006ace:	4619      	mov	r1, r3
 8006ad0:	4610      	mov	r0, r2
 8006ad2:	f001 f937 	bl	8007d44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3708      	adds	r7, #8
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	08006b45 	.word	0x08006b45

08006b44 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d109      	bne.n	8006b80 <HAL_TIM_PWM_Start_IT+0x28>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	bf14      	ite	ne
 8006b78:	2301      	movne	r3, #1
 8006b7a:	2300      	moveq	r3, #0
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	e03c      	b.n	8006bfa <HAL_TIM_PWM_Start_IT+0xa2>
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	2b04      	cmp	r3, #4
 8006b84:	d109      	bne.n	8006b9a <HAL_TIM_PWM_Start_IT+0x42>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	bf14      	ite	ne
 8006b92:	2301      	movne	r3, #1
 8006b94:	2300      	moveq	r3, #0
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	e02f      	b.n	8006bfa <HAL_TIM_PWM_Start_IT+0xa2>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b08      	cmp	r3, #8
 8006b9e:	d109      	bne.n	8006bb4 <HAL_TIM_PWM_Start_IT+0x5c>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	bf14      	ite	ne
 8006bac:	2301      	movne	r3, #1
 8006bae:	2300      	moveq	r3, #0
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	e022      	b.n	8006bfa <HAL_TIM_PWM_Start_IT+0xa2>
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	2b0c      	cmp	r3, #12
 8006bb8:	d109      	bne.n	8006bce <HAL_TIM_PWM_Start_IT+0x76>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	bf14      	ite	ne
 8006bc6:	2301      	movne	r3, #1
 8006bc8:	2300      	moveq	r3, #0
 8006bca:	b2db      	uxtb	r3, r3
 8006bcc:	e015      	b.n	8006bfa <HAL_TIM_PWM_Start_IT+0xa2>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b10      	cmp	r3, #16
 8006bd2:	d109      	bne.n	8006be8 <HAL_TIM_PWM_Start_IT+0x90>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	bf14      	ite	ne
 8006be0:	2301      	movne	r3, #1
 8006be2:	2300      	moveq	r3, #0
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	e008      	b.n	8006bfa <HAL_TIM_PWM_Start_IT+0xa2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	bf14      	ite	ne
 8006bf4:	2301      	movne	r3, #1
 8006bf6:	2300      	moveq	r3, #0
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d001      	beq.n	8006c02 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e0f1      	b.n	8006de6 <HAL_TIM_PWM_Start_IT+0x28e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d104      	bne.n	8006c12 <HAL_TIM_PWM_Start_IT+0xba>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c10:	e023      	b.n	8006c5a <HAL_TIM_PWM_Start_IT+0x102>
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b04      	cmp	r3, #4
 8006c16:	d104      	bne.n	8006c22 <HAL_TIM_PWM_Start_IT+0xca>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2202      	movs	r2, #2
 8006c1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c20:	e01b      	b.n	8006c5a <HAL_TIM_PWM_Start_IT+0x102>
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b08      	cmp	r3, #8
 8006c26:	d104      	bne.n	8006c32 <HAL_TIM_PWM_Start_IT+0xda>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c30:	e013      	b.n	8006c5a <HAL_TIM_PWM_Start_IT+0x102>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b0c      	cmp	r3, #12
 8006c36:	d104      	bne.n	8006c42 <HAL_TIM_PWM_Start_IT+0xea>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c40:	e00b      	b.n	8006c5a <HAL_TIM_PWM_Start_IT+0x102>
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	2b10      	cmp	r3, #16
 8006c46:	d104      	bne.n	8006c52 <HAL_TIM_PWM_Start_IT+0xfa>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c50:	e003      	b.n	8006c5a <HAL_TIM_PWM_Start_IT+0x102>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2202      	movs	r2, #2
 8006c56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b0c      	cmp	r3, #12
 8006c5e:	d841      	bhi.n	8006ce4 <HAL_TIM_PWM_Start_IT+0x18c>
 8006c60:	a201      	add	r2, pc, #4	@ (adr r2, 8006c68 <HAL_TIM_PWM_Start_IT+0x110>)
 8006c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c66:	bf00      	nop
 8006c68:	08006c9d 	.word	0x08006c9d
 8006c6c:	08006ce5 	.word	0x08006ce5
 8006c70:	08006ce5 	.word	0x08006ce5
 8006c74:	08006ce5 	.word	0x08006ce5
 8006c78:	08006caf 	.word	0x08006caf
 8006c7c:	08006ce5 	.word	0x08006ce5
 8006c80:	08006ce5 	.word	0x08006ce5
 8006c84:	08006ce5 	.word	0x08006ce5
 8006c88:	08006cc1 	.word	0x08006cc1
 8006c8c:	08006ce5 	.word	0x08006ce5
 8006c90:	08006ce5 	.word	0x08006ce5
 8006c94:	08006ce5 	.word	0x08006ce5
 8006c98:	08006cd3 	.word	0x08006cd3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f042 0202 	orr.w	r2, r2, #2
 8006caa:	60da      	str	r2, [r3, #12]
      break;
 8006cac:	e01d      	b.n	8006cea <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	68da      	ldr	r2, [r3, #12]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f042 0204 	orr.w	r2, r2, #4
 8006cbc:	60da      	str	r2, [r3, #12]
      break;
 8006cbe:	e014      	b.n	8006cea <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68da      	ldr	r2, [r3, #12]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f042 0208 	orr.w	r2, r2, #8
 8006cce:	60da      	str	r2, [r3, #12]
      break;
 8006cd0:	e00b      	b.n	8006cea <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68da      	ldr	r2, [r3, #12]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f042 0210 	orr.w	r2, r2, #16
 8006ce0:	60da      	str	r2, [r3, #12]
      break;
 8006ce2:	e002      	b.n	8006cea <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ce8:	bf00      	nop
  }

  if (status == HAL_OK)
 8006cea:	7bfb      	ldrb	r3, [r7, #15]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d179      	bne.n	8006de4 <HAL_TIM_PWM_Start_IT+0x28c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	6839      	ldr	r1, [r7, #0]
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f001 fc9d 	bl	8008638 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a3b      	ldr	r2, [pc, #236]	@ (8006df0 <HAL_TIM_PWM_Start_IT+0x298>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d018      	beq.n	8006d3a <HAL_TIM_PWM_Start_IT+0x1e2>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a39      	ldr	r2, [pc, #228]	@ (8006df4 <HAL_TIM_PWM_Start_IT+0x29c>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d013      	beq.n	8006d3a <HAL_TIM_PWM_Start_IT+0x1e2>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a38      	ldr	r2, [pc, #224]	@ (8006df8 <HAL_TIM_PWM_Start_IT+0x2a0>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d00e      	beq.n	8006d3a <HAL_TIM_PWM_Start_IT+0x1e2>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a36      	ldr	r2, [pc, #216]	@ (8006dfc <HAL_TIM_PWM_Start_IT+0x2a4>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d009      	beq.n	8006d3a <HAL_TIM_PWM_Start_IT+0x1e2>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a35      	ldr	r2, [pc, #212]	@ (8006e00 <HAL_TIM_PWM_Start_IT+0x2a8>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d004      	beq.n	8006d3a <HAL_TIM_PWM_Start_IT+0x1e2>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a33      	ldr	r2, [pc, #204]	@ (8006e04 <HAL_TIM_PWM_Start_IT+0x2ac>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d101      	bne.n	8006d3e <HAL_TIM_PWM_Start_IT+0x1e6>
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e000      	b.n	8006d40 <HAL_TIM_PWM_Start_IT+0x1e8>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d007      	beq.n	8006d54 <HAL_TIM_PWM_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d52:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a25      	ldr	r2, [pc, #148]	@ (8006df0 <HAL_TIM_PWM_Start_IT+0x298>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d022      	beq.n	8006da4 <HAL_TIM_PWM_Start_IT+0x24c>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d66:	d01d      	beq.n	8006da4 <HAL_TIM_PWM_Start_IT+0x24c>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a26      	ldr	r2, [pc, #152]	@ (8006e08 <HAL_TIM_PWM_Start_IT+0x2b0>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d018      	beq.n	8006da4 <HAL_TIM_PWM_Start_IT+0x24c>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a25      	ldr	r2, [pc, #148]	@ (8006e0c <HAL_TIM_PWM_Start_IT+0x2b4>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d013      	beq.n	8006da4 <HAL_TIM_PWM_Start_IT+0x24c>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a23      	ldr	r2, [pc, #140]	@ (8006e10 <HAL_TIM_PWM_Start_IT+0x2b8>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d00e      	beq.n	8006da4 <HAL_TIM_PWM_Start_IT+0x24c>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a1a      	ldr	r2, [pc, #104]	@ (8006df4 <HAL_TIM_PWM_Start_IT+0x29c>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d009      	beq.n	8006da4 <HAL_TIM_PWM_Start_IT+0x24c>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a18      	ldr	r2, [pc, #96]	@ (8006df8 <HAL_TIM_PWM_Start_IT+0x2a0>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d004      	beq.n	8006da4 <HAL_TIM_PWM_Start_IT+0x24c>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a19      	ldr	r2, [pc, #100]	@ (8006e04 <HAL_TIM_PWM_Start_IT+0x2ac>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d115      	bne.n	8006dd0 <HAL_TIM_PWM_Start_IT+0x278>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	689a      	ldr	r2, [r3, #8]
 8006daa:	4b1a      	ldr	r3, [pc, #104]	@ (8006e14 <HAL_TIM_PWM_Start_IT+0x2bc>)
 8006dac:	4013      	ands	r3, r2
 8006dae:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	2b06      	cmp	r3, #6
 8006db4:	d015      	beq.n	8006de2 <HAL_TIM_PWM_Start_IT+0x28a>
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dbc:	d011      	beq.n	8006de2 <HAL_TIM_PWM_Start_IT+0x28a>
      {
        __HAL_TIM_ENABLE(htim);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f042 0201 	orr.w	r2, r2, #1
 8006dcc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006dce:	e008      	b.n	8006de2 <HAL_TIM_PWM_Start_IT+0x28a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f042 0201 	orr.w	r2, r2, #1
 8006dde:	601a      	str	r2, [r3, #0]
 8006de0:	e000      	b.n	8006de4 <HAL_TIM_PWM_Start_IT+0x28c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006de2:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	40012c00 	.word	0x40012c00
 8006df4:	40013400 	.word	0x40013400
 8006df8:	40014000 	.word	0x40014000
 8006dfc:	40014400 	.word	0x40014400
 8006e00:	40014800 	.word	0x40014800
 8006e04:	40015000 	.word	0x40015000
 8006e08:	40000400 	.word	0x40000400
 8006e0c:	40000800 	.word	0x40000800
 8006e10:	40000c00 	.word	0x40000c00
 8006e14:	00010007 	.word	0x00010007

08006e18 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d101      	bne.n	8006e2c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e04c      	b.n	8006ec6 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d111      	bne.n	8006e5c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f001 fc1f 	bl	8008684 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d102      	bne.n	8006e54 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a1f      	ldr	r2, [pc, #124]	@ (8006ed0 <HAL_TIM_OnePulse_Init+0xb8>)
 8006e52:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2202      	movs	r2, #2
 8006e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	3304      	adds	r3, #4
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	4610      	mov	r0, r2
 8006e70:	f000 ff68 	bl	8007d44 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f022 0208 	bic.w	r2, r2, #8
 8006e82:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6819      	ldr	r1, [r3, #0]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	683a      	ldr	r2, [r7, #0]
 8006e90:	430a      	orrs	r2, r1
 8006e92:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3708      	adds	r7, #8
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	08006ed5 	.word	0x08006ed5

08006ed4 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ef8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f00:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f08:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f10:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f12:	7bfb      	ldrb	r3, [r7, #15]
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d108      	bne.n	8006f2a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f18:	7bbb      	ldrb	r3, [r7, #14]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d105      	bne.n	8006f2a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f1e:	7b7b      	ldrb	r3, [r7, #13]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d102      	bne.n	8006f2a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f24:	7b3b      	ldrb	r3, [r7, #12]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d001      	beq.n	8006f2e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e059      	b.n	8006fe2 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2202      	movs	r2, #2
 8006f32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2202      	movs	r2, #2
 8006f42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2202      	movs	r2, #2
 8006f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68da      	ldr	r2, [r3, #12]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f042 0202 	orr.w	r2, r2, #2
 8006f5c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68da      	ldr	r2, [r3, #12]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f042 0204 	orr.w	r2, r2, #4
 8006f6c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2201      	movs	r2, #1
 8006f74:	2100      	movs	r1, #0
 8006f76:	4618      	mov	r0, r3
 8006f78:	f001 fb5e 	bl	8008638 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2201      	movs	r2, #1
 8006f82:	2104      	movs	r1, #4
 8006f84:	4618      	mov	r0, r3
 8006f86:	f001 fb57 	bl	8008638 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a17      	ldr	r2, [pc, #92]	@ (8006fec <HAL_TIM_OnePulse_Start_IT+0x104>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d018      	beq.n	8006fc6 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a15      	ldr	r2, [pc, #84]	@ (8006ff0 <HAL_TIM_OnePulse_Start_IT+0x108>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d013      	beq.n	8006fc6 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a14      	ldr	r2, [pc, #80]	@ (8006ff4 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d00e      	beq.n	8006fc6 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a12      	ldr	r2, [pc, #72]	@ (8006ff8 <HAL_TIM_OnePulse_Start_IT+0x110>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d009      	beq.n	8006fc6 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a11      	ldr	r2, [pc, #68]	@ (8006ffc <HAL_TIM_OnePulse_Start_IT+0x114>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d004      	beq.n	8006fc6 <HAL_TIM_OnePulse_Start_IT+0xde>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a0f      	ldr	r2, [pc, #60]	@ (8007000 <HAL_TIM_OnePulse_Start_IT+0x118>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d101      	bne.n	8006fca <HAL_TIM_OnePulse_Start_IT+0xe2>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e000      	b.n	8006fcc <HAL_TIM_OnePulse_Start_IT+0xe4>
 8006fca:	2300      	movs	r3, #0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d007      	beq.n	8006fe0 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006fde:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
 8006fea:	bf00      	nop
 8006fec:	40012c00 	.word	0x40012c00
 8006ff0:	40013400 	.word	0x40013400
 8006ff4:	40014000 	.word	0x40014000
 8006ff8:	40014400 	.word	0x40014400
 8006ffc:	40014800 	.word	0x40014800
 8007000:	40015000 	.word	0x40015000

08007004 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b086      	sub	sp, #24
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d101      	bne.n	8007018 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e0a2      	b.n	800715e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b00      	cmp	r3, #0
 8007022:	d111      	bne.n	8007048 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f001 fb29 	bl	8008684 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007036:	2b00      	cmp	r3, #0
 8007038:	d102      	bne.n	8007040 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a4a      	ldr	r2, [pc, #296]	@ (8007168 <HAL_TIM_Encoder_Init+0x164>)
 800703e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	6812      	ldr	r2, [r2, #0]
 800705a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800705e:	f023 0307 	bic.w	r3, r3, #7
 8007062:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	3304      	adds	r3, #4
 800706c:	4619      	mov	r1, r3
 800706e:	4610      	mov	r0, r2
 8007070:	f000 fe68 	bl	8007d44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	699b      	ldr	r3, [r3, #24]
 8007082:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	6a1b      	ldr	r3, [r3, #32]
 800708a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	4313      	orrs	r3, r2
 8007094:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800709c:	f023 0303 	bic.w	r3, r3, #3
 80070a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	689a      	ldr	r2, [r3, #8]
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	699b      	ldr	r3, [r3, #24]
 80070aa:	021b      	lsls	r3, r3, #8
 80070ac:	4313      	orrs	r3, r2
 80070ae:	693a      	ldr	r2, [r7, #16]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80070ba:	f023 030c 	bic.w	r3, r3, #12
 80070be:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80070c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	68da      	ldr	r2, [r3, #12]
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	69db      	ldr	r3, [r3, #28]
 80070d4:	021b      	lsls	r3, r3, #8
 80070d6:	4313      	orrs	r3, r2
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4313      	orrs	r3, r2
 80070dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	011a      	lsls	r2, r3, #4
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	6a1b      	ldr	r3, [r3, #32]
 80070e8:	031b      	lsls	r3, r3, #12
 80070ea:	4313      	orrs	r3, r2
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80070f8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007100:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	685a      	ldr	r2, [r3, #4]
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	695b      	ldr	r3, [r3, #20]
 800710a:	011b      	lsls	r3, r3, #4
 800710c:	4313      	orrs	r3, r2
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	4313      	orrs	r3, r2
 8007112:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	697a      	ldr	r2, [r7, #20]
 800711a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	693a      	ldr	r2, [r7, #16]
 8007122:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68fa      	ldr	r2, [r7, #12]
 800712a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800715c:	2300      	movs	r3, #0
}
 800715e:	4618      	mov	r0, r3
 8007160:	3718      	adds	r7, #24
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	08003321 	.word	0x08003321

0800716c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800717c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007184:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800718c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007194:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d110      	bne.n	80071be <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800719c:	7bfb      	ldrb	r3, [r7, #15]
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d102      	bne.n	80071a8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80071a2:	7b7b      	ldrb	r3, [r7, #13]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d001      	beq.n	80071ac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e069      	b.n	8007280 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2202      	movs	r2, #2
 80071b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071bc:	e031      	b.n	8007222 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	2b04      	cmp	r3, #4
 80071c2:	d110      	bne.n	80071e6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80071c4:	7bbb      	ldrb	r3, [r7, #14]
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d102      	bne.n	80071d0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80071ca:	7b3b      	ldrb	r3, [r7, #12]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	d001      	beq.n	80071d4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e055      	b.n	8007280 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2202      	movs	r2, #2
 80071d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2202      	movs	r2, #2
 80071e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071e4:	e01d      	b.n	8007222 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071e6:	7bfb      	ldrb	r3, [r7, #15]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d108      	bne.n	80071fe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80071ec:	7bbb      	ldrb	r3, [r7, #14]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d105      	bne.n	80071fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80071f2:	7b7b      	ldrb	r3, [r7, #13]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d102      	bne.n	80071fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80071f8:	7b3b      	ldrb	r3, [r7, #12]
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d001      	beq.n	8007202 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e03e      	b.n	8007280 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2202      	movs	r2, #2
 8007206:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2202      	movs	r2, #2
 800720e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2202      	movs	r2, #2
 8007216:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2202      	movs	r2, #2
 800721e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d003      	beq.n	8007230 <HAL_TIM_Encoder_Start+0xc4>
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	2b04      	cmp	r3, #4
 800722c:	d008      	beq.n	8007240 <HAL_TIM_Encoder_Start+0xd4>
 800722e:	e00f      	b.n	8007250 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2201      	movs	r2, #1
 8007236:	2100      	movs	r1, #0
 8007238:	4618      	mov	r0, r3
 800723a:	f001 f9fd 	bl	8008638 <TIM_CCxChannelCmd>
      break;
 800723e:	e016      	b.n	800726e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2201      	movs	r2, #1
 8007246:	2104      	movs	r1, #4
 8007248:	4618      	mov	r0, r3
 800724a:	f001 f9f5 	bl	8008638 <TIM_CCxChannelCmd>
      break;
 800724e:	e00e      	b.n	800726e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2201      	movs	r2, #1
 8007256:	2100      	movs	r1, #0
 8007258:	4618      	mov	r0, r3
 800725a:	f001 f9ed 	bl	8008638 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2201      	movs	r2, #1
 8007264:	2104      	movs	r1, #4
 8007266:	4618      	mov	r0, r3
 8007268:	f001 f9e6 	bl	8008638 <TIM_CCxChannelCmd>
      break;
 800726c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f042 0201 	orr.w	r2, r2, #1
 800727c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800727e:	2300      	movs	r3, #0
}
 8007280:	4618      	mov	r0, r3
 8007282:	3710      	adds	r7, #16
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d026      	beq.n	80072f8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d021      	beq.n	80072f8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f06f 0202 	mvn.w	r2, #2
 80072bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2201      	movs	r2, #1
 80072c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	699b      	ldr	r3, [r3, #24]
 80072ca:	f003 0303 	and.w	r3, r3, #3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d005      	beq.n	80072de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	4798      	blx	r3
 80072dc:	e009      	b.n	80072f2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d026      	beq.n	8007350 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	2b00      	cmp	r3, #0
 800730a:	d021      	beq.n	8007350 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f06f 0204 	mvn.w	r2, #4
 8007314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2202      	movs	r2, #2
 800731a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007326:	2b00      	cmp	r3, #0
 8007328:	d005      	beq.n	8007336 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	4798      	blx	r3
 8007334:	e009      	b.n	800734a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	f003 0308 	and.w	r3, r3, #8
 8007356:	2b00      	cmp	r3, #0
 8007358:	d026      	beq.n	80073a8 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f003 0308 	and.w	r3, r3, #8
 8007360:	2b00      	cmp	r3, #0
 8007362:	d021      	beq.n	80073a8 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f06f 0208 	mvn.w	r2, #8
 800736c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2204      	movs	r2, #4
 8007372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	69db      	ldr	r3, [r3, #28]
 800737a:	f003 0303 	and.w	r3, r3, #3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d005      	beq.n	800738e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	4798      	blx	r3
 800738c:	e009      	b.n	80073a2 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	f003 0310 	and.w	r3, r3, #16
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d026      	beq.n	8007400 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f003 0310 	and.w	r3, r3, #16
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d021      	beq.n	8007400 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f06f 0210 	mvn.w	r2, #16
 80073c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2208      	movs	r2, #8
 80073ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	69db      	ldr	r3, [r3, #28]
 80073d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d005      	beq.n	80073e6 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	4798      	blx	r3
 80073e4:	e009      	b.n	80073fa <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00e      	beq.n	8007428 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f003 0301 	and.w	r3, r3, #1
 8007410:	2b00      	cmp	r3, #0
 8007412:	d009      	beq.n	8007428 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f06f 0201 	mvn.w	r2, #1
 800741c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800742e:	2b00      	cmp	r3, #0
 8007430:	d104      	bne.n	800743c <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00e      	beq.n	800745a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007442:	2b00      	cmp	r3, #0
 8007444:	d009      	beq.n	800745a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800744e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00e      	beq.n	8007482 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800746a:	2b00      	cmp	r3, #0
 800746c:	d009      	beq.n	8007482 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00e      	beq.n	80074aa <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007492:	2b00      	cmp	r3, #0
 8007494:	d009      	beq.n	80074aa <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800749e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	f003 0320 	and.w	r3, r3, #32
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d00e      	beq.n	80074d2 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f003 0320 	and.w	r3, r3, #32
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d009      	beq.n	80074d2 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f06f 0220 	mvn.w	r2, #32
 80074c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00e      	beq.n	80074fa <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d009      	beq.n	80074fa <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80074ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007500:	2b00      	cmp	r3, #0
 8007502:	d00e      	beq.n	8007522 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d009      	beq.n	8007522 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00e      	beq.n	800754a <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007532:	2b00      	cmp	r3, #0
 8007534:	d009      	beq.n	800754a <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800753e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007550:	2b00      	cmp	r3, #0
 8007552:	d00e      	beq.n	8007572 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800755a:	2b00      	cmp	r3, #0
 800755c:	d009      	beq.n	8007572 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007572:	bf00      	nop
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
	...

0800757c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007588:	2300      	movs	r3, #0
 800758a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007592:	2b01      	cmp	r3, #1
 8007594:	d101      	bne.n	800759a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007596:	2302      	movs	r3, #2
 8007598:	e0ff      	b.n	800779a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2b14      	cmp	r3, #20
 80075a6:	f200 80f0 	bhi.w	800778a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80075aa:	a201      	add	r2, pc, #4	@ (adr r2, 80075b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80075ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b0:	08007605 	.word	0x08007605
 80075b4:	0800778b 	.word	0x0800778b
 80075b8:	0800778b 	.word	0x0800778b
 80075bc:	0800778b 	.word	0x0800778b
 80075c0:	08007645 	.word	0x08007645
 80075c4:	0800778b 	.word	0x0800778b
 80075c8:	0800778b 	.word	0x0800778b
 80075cc:	0800778b 	.word	0x0800778b
 80075d0:	08007687 	.word	0x08007687
 80075d4:	0800778b 	.word	0x0800778b
 80075d8:	0800778b 	.word	0x0800778b
 80075dc:	0800778b 	.word	0x0800778b
 80075e0:	080076c7 	.word	0x080076c7
 80075e4:	0800778b 	.word	0x0800778b
 80075e8:	0800778b 	.word	0x0800778b
 80075ec:	0800778b 	.word	0x0800778b
 80075f0:	08007709 	.word	0x08007709
 80075f4:	0800778b 	.word	0x0800778b
 80075f8:	0800778b 	.word	0x0800778b
 80075fc:	0800778b 	.word	0x0800778b
 8007600:	08007749 	.word	0x08007749
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68b9      	ldr	r1, [r7, #8]
 800760a:	4618      	mov	r0, r3
 800760c:	f000 fc4e 	bl	8007eac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	699a      	ldr	r2, [r3, #24]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0208 	orr.w	r2, r2, #8
 800761e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699a      	ldr	r2, [r3, #24]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f022 0204 	bic.w	r2, r2, #4
 800762e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6999      	ldr	r1, [r3, #24]
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	691a      	ldr	r2, [r3, #16]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	619a      	str	r2, [r3, #24]
      break;
 8007642:	e0a5      	b.n	8007790 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	68b9      	ldr	r1, [r7, #8]
 800764a:	4618      	mov	r0, r3
 800764c:	f000 fcc8 	bl	8007fe0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	699a      	ldr	r2, [r3, #24]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800765e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	699a      	ldr	r2, [r3, #24]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800766e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	6999      	ldr	r1, [r3, #24]
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	021a      	lsls	r2, r3, #8
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	619a      	str	r2, [r3, #24]
      break;
 8007684:	e084      	b.n	8007790 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68b9      	ldr	r1, [r7, #8]
 800768c:	4618      	mov	r0, r3
 800768e:	f000 fd3b 	bl	8008108 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	69da      	ldr	r2, [r3, #28]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f042 0208 	orr.w	r2, r2, #8
 80076a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	69da      	ldr	r2, [r3, #28]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f022 0204 	bic.w	r2, r2, #4
 80076b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	69d9      	ldr	r1, [r3, #28]
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	691a      	ldr	r2, [r3, #16]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	430a      	orrs	r2, r1
 80076c2:	61da      	str	r2, [r3, #28]
      break;
 80076c4:	e064      	b.n	8007790 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	68b9      	ldr	r1, [r7, #8]
 80076cc:	4618      	mov	r0, r3
 80076ce:	f000 fdad 	bl	800822c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	69da      	ldr	r2, [r3, #28]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	69da      	ldr	r2, [r3, #28]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	69d9      	ldr	r1, [r3, #28]
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	021a      	lsls	r2, r3, #8
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	430a      	orrs	r2, r1
 8007704:	61da      	str	r2, [r3, #28]
      break;
 8007706:	e043      	b.n	8007790 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68b9      	ldr	r1, [r7, #8]
 800770e:	4618      	mov	r0, r3
 8007710:	f000 fe20 	bl	8008354 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f042 0208 	orr.w	r2, r2, #8
 8007722:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f022 0204 	bic.w	r2, r2, #4
 8007732:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	691a      	ldr	r2, [r3, #16]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	430a      	orrs	r2, r1
 8007744:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007746:	e023      	b.n	8007790 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68b9      	ldr	r1, [r7, #8]
 800774e:	4618      	mov	r0, r3
 8007750:	f000 fe6a 	bl	8008428 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007762:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007772:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	021a      	lsls	r2, r3, #8
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	430a      	orrs	r2, r1
 8007786:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007788:	e002      	b.n	8007790 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	75fb      	strb	r3, [r7, #23]
      break;
 800778e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2200      	movs	r2, #0
 8007794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007798:	7dfb      	ldrb	r3, [r7, #23]
}
 800779a:	4618      	mov	r0, r3
 800779c:	3718      	adds	r7, #24
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop

080077a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077ae:	2300      	movs	r3, #0
 80077b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d101      	bne.n	80077c0 <HAL_TIM_ConfigClockSource+0x1c>
 80077bc:	2302      	movs	r3, #2
 80077be:	e0f6      	b.n	80079ae <HAL_TIM_ConfigClockSource+0x20a>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2202      	movs	r2, #2
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80077de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80077e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80077ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	68ba      	ldr	r2, [r7, #8]
 80077f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a6f      	ldr	r2, [pc, #444]	@ (80079b8 <HAL_TIM_ConfigClockSource+0x214>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	f000 80c1 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007800:	4a6d      	ldr	r2, [pc, #436]	@ (80079b8 <HAL_TIM_ConfigClockSource+0x214>)
 8007802:	4293      	cmp	r3, r2
 8007804:	f200 80c6 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007808:	4a6c      	ldr	r2, [pc, #432]	@ (80079bc <HAL_TIM_ConfigClockSource+0x218>)
 800780a:	4293      	cmp	r3, r2
 800780c:	f000 80b9 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007810:	4a6a      	ldr	r2, [pc, #424]	@ (80079bc <HAL_TIM_ConfigClockSource+0x218>)
 8007812:	4293      	cmp	r3, r2
 8007814:	f200 80be 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007818:	4a69      	ldr	r2, [pc, #420]	@ (80079c0 <HAL_TIM_ConfigClockSource+0x21c>)
 800781a:	4293      	cmp	r3, r2
 800781c:	f000 80b1 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007820:	4a67      	ldr	r2, [pc, #412]	@ (80079c0 <HAL_TIM_ConfigClockSource+0x21c>)
 8007822:	4293      	cmp	r3, r2
 8007824:	f200 80b6 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007828:	4a66      	ldr	r2, [pc, #408]	@ (80079c4 <HAL_TIM_ConfigClockSource+0x220>)
 800782a:	4293      	cmp	r3, r2
 800782c:	f000 80a9 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007830:	4a64      	ldr	r2, [pc, #400]	@ (80079c4 <HAL_TIM_ConfigClockSource+0x220>)
 8007832:	4293      	cmp	r3, r2
 8007834:	f200 80ae 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007838:	4a63      	ldr	r2, [pc, #396]	@ (80079c8 <HAL_TIM_ConfigClockSource+0x224>)
 800783a:	4293      	cmp	r3, r2
 800783c:	f000 80a1 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007840:	4a61      	ldr	r2, [pc, #388]	@ (80079c8 <HAL_TIM_ConfigClockSource+0x224>)
 8007842:	4293      	cmp	r3, r2
 8007844:	f200 80a6 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007848:	4a60      	ldr	r2, [pc, #384]	@ (80079cc <HAL_TIM_ConfigClockSource+0x228>)
 800784a:	4293      	cmp	r3, r2
 800784c:	f000 8099 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007850:	4a5e      	ldr	r2, [pc, #376]	@ (80079cc <HAL_TIM_ConfigClockSource+0x228>)
 8007852:	4293      	cmp	r3, r2
 8007854:	f200 809e 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007858:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800785c:	f000 8091 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007860:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007864:	f200 8096 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007868:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800786c:	f000 8089 	beq.w	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 8007870:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007874:	f200 808e 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007878:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800787c:	d03e      	beq.n	80078fc <HAL_TIM_ConfigClockSource+0x158>
 800787e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007882:	f200 8087 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800788a:	f000 8086 	beq.w	800799a <HAL_TIM_ConfigClockSource+0x1f6>
 800788e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007892:	d87f      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 8007894:	2b70      	cmp	r3, #112	@ 0x70
 8007896:	d01a      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x12a>
 8007898:	2b70      	cmp	r3, #112	@ 0x70
 800789a:	d87b      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 800789c:	2b60      	cmp	r3, #96	@ 0x60
 800789e:	d050      	beq.n	8007942 <HAL_TIM_ConfigClockSource+0x19e>
 80078a0:	2b60      	cmp	r3, #96	@ 0x60
 80078a2:	d877      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 80078a4:	2b50      	cmp	r3, #80	@ 0x50
 80078a6:	d03c      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0x17e>
 80078a8:	2b50      	cmp	r3, #80	@ 0x50
 80078aa:	d873      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 80078ac:	2b40      	cmp	r3, #64	@ 0x40
 80078ae:	d058      	beq.n	8007962 <HAL_TIM_ConfigClockSource+0x1be>
 80078b0:	2b40      	cmp	r3, #64	@ 0x40
 80078b2:	d86f      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 80078b4:	2b30      	cmp	r3, #48	@ 0x30
 80078b6:	d064      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 80078b8:	2b30      	cmp	r3, #48	@ 0x30
 80078ba:	d86b      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 80078bc:	2b20      	cmp	r3, #32
 80078be:	d060      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 80078c0:	2b20      	cmp	r3, #32
 80078c2:	d867      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d05c      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 80078c8:	2b10      	cmp	r3, #16
 80078ca:	d05a      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x1de>
 80078cc:	e062      	b.n	8007994 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078de:	f000 fe8b 	bl	80085f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80078f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68ba      	ldr	r2, [r7, #8]
 80078f8:	609a      	str	r2, [r3, #8]
      break;
 80078fa:	e04f      	b.n	800799c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800790c:	f000 fe74 	bl	80085f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689a      	ldr	r2, [r3, #8]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800791e:	609a      	str	r2, [r3, #8]
      break;
 8007920:	e03c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800792e:	461a      	mov	r2, r3
 8007930:	f000 fde6 	bl	8008500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2150      	movs	r1, #80	@ 0x50
 800793a:	4618      	mov	r0, r3
 800793c:	f000 fe3f 	bl	80085be <TIM_ITRx_SetConfig>
      break;
 8007940:	e02c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800794e:	461a      	mov	r2, r3
 8007950:	f000 fe05 	bl	800855e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2160      	movs	r1, #96	@ 0x60
 800795a:	4618      	mov	r0, r3
 800795c:	f000 fe2f 	bl	80085be <TIM_ITRx_SetConfig>
      break;
 8007960:	e01c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800796e:	461a      	mov	r2, r3
 8007970:	f000 fdc6 	bl	8008500 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2140      	movs	r1, #64	@ 0x40
 800797a:	4618      	mov	r0, r3
 800797c:	f000 fe1f 	bl	80085be <TIM_ITRx_SetConfig>
      break;
 8007980:	e00c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4619      	mov	r1, r3
 800798c:	4610      	mov	r0, r2
 800798e:	f000 fe16 	bl	80085be <TIM_ITRx_SetConfig>
      break;
 8007992:	e003      	b.n	800799c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	73fb      	strb	r3, [r7, #15]
      break;
 8007998:	e000      	b.n	800799c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800799a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3710      	adds	r7, #16
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	00100070 	.word	0x00100070
 80079bc:	00100060 	.word	0x00100060
 80079c0:	00100050 	.word	0x00100050
 80079c4:	00100040 	.word	0x00100040
 80079c8:	00100030 	.word	0x00100030
 80079cc:	00100020 	.word	0x00100020

080079d0 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80079d8:	bf00      	nop
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a00:	bf00      	nop
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a50:	bf00      	nop
 8007a52:	370c      	adds	r7, #12
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8007a64:	bf00      	nop
 8007a66:	370c      	adds	r7, #12
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6e:	4770      	bx	lr

08007a70 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007a78:	bf00      	nop
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b087      	sub	sp, #28
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	607a      	str	r2, [r7, #4]
 8007a90:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007a92:	2300      	movs	r3, #0
 8007a94:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e14a      	b.n	8007d36 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	f040 80dd 	bne.w	8007c68 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 8007aae:	7afb      	ldrb	r3, [r7, #11]
 8007ab0:	2b1f      	cmp	r3, #31
 8007ab2:	f200 80d6 	bhi.w	8007c62 <HAL_TIM_RegisterCallback+0x1de>
 8007ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8007abc <HAL_TIM_RegisterCallback+0x38>)
 8007ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007abc:	08007b3d 	.word	0x08007b3d
 8007ac0:	08007b45 	.word	0x08007b45
 8007ac4:	08007b4d 	.word	0x08007b4d
 8007ac8:	08007b55 	.word	0x08007b55
 8007acc:	08007b5d 	.word	0x08007b5d
 8007ad0:	08007b65 	.word	0x08007b65
 8007ad4:	08007b6d 	.word	0x08007b6d
 8007ad8:	08007b75 	.word	0x08007b75
 8007adc:	08007b7d 	.word	0x08007b7d
 8007ae0:	08007b85 	.word	0x08007b85
 8007ae4:	08007b8d 	.word	0x08007b8d
 8007ae8:	08007b95 	.word	0x08007b95
 8007aec:	08007b9d 	.word	0x08007b9d
 8007af0:	08007ba5 	.word	0x08007ba5
 8007af4:	08007baf 	.word	0x08007baf
 8007af8:	08007bb9 	.word	0x08007bb9
 8007afc:	08007bc3 	.word	0x08007bc3
 8007b00:	08007bcd 	.word	0x08007bcd
 8007b04:	08007bd7 	.word	0x08007bd7
 8007b08:	08007be1 	.word	0x08007be1
 8007b0c:	08007beb 	.word	0x08007beb
 8007b10:	08007bf5 	.word	0x08007bf5
 8007b14:	08007bff 	.word	0x08007bff
 8007b18:	08007c09 	.word	0x08007c09
 8007b1c:	08007c13 	.word	0x08007c13
 8007b20:	08007c1d 	.word	0x08007c1d
 8007b24:	08007c27 	.word	0x08007c27
 8007b28:	08007c31 	.word	0x08007c31
 8007b2c:	08007c3b 	.word	0x08007c3b
 8007b30:	08007c45 	.word	0x08007c45
 8007b34:	08007c4f 	.word	0x08007c4f
 8007b38:	08007c59 	.word	0x08007c59
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8007b42:	e0f7      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8007b4a:	e0f3      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8007b52:	e0ef      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8007b5a:	e0eb      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8007b62:	e0e7      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007b6a:	e0e3      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8007b72:	e0df      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8007b7a:	e0db      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8007b82:	e0d7      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8007b8a:	e0d3      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8007b92:	e0cf      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8007b9a:	e0cb      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8007ba2:	e0c7      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8007bac:	e0c2      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8007bb6:	e0bd      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8007bc0:	e0b8      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8007bca:	e0b3      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8007bd4:	e0ae      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8007bde:	e0a9      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8007be8:	e0a4      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8007bf2:	e09f      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8007bfc:	e09a      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8007c06:	e095      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8007c10:	e090      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	687a      	ldr	r2, [r7, #4]
 8007c16:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8007c1a:	e08b      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8007c24:	e086      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	687a      	ldr	r2, [r7, #4]
 8007c2a:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8007c2e:	e081      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8007c38:	e07c      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8007c42:	e077      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8007c4c:	e072      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8007c56:	e06d      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8007c60:	e068      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	75fb      	strb	r3, [r7, #23]
        break;
 8007c66:	e065      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d15d      	bne.n	8007d30 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 8007c74:	7afb      	ldrb	r3, [r7, #11]
 8007c76:	2b0d      	cmp	r3, #13
 8007c78:	d857      	bhi.n	8007d2a <HAL_TIM_RegisterCallback+0x2a6>
 8007c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c80 <HAL_TIM_RegisterCallback+0x1fc>)
 8007c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c80:	08007cb9 	.word	0x08007cb9
 8007c84:	08007cc1 	.word	0x08007cc1
 8007c88:	08007cc9 	.word	0x08007cc9
 8007c8c:	08007cd1 	.word	0x08007cd1
 8007c90:	08007cd9 	.word	0x08007cd9
 8007c94:	08007ce1 	.word	0x08007ce1
 8007c98:	08007ce9 	.word	0x08007ce9
 8007c9c:	08007cf1 	.word	0x08007cf1
 8007ca0:	08007cf9 	.word	0x08007cf9
 8007ca4:	08007d01 	.word	0x08007d01
 8007ca8:	08007d09 	.word	0x08007d09
 8007cac:	08007d11 	.word	0x08007d11
 8007cb0:	08007d19 	.word	0x08007d19
 8007cb4:	08007d21 	.word	0x08007d21
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8007cbe:	e039      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8007cc6:	e035      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8007cce:	e031      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8007cd6:	e02d      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8007cde:	e029      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8007ce6:	e025      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8007cee:	e021      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8007cf6:	e01d      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8007cfe:	e019      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8007d06:	e015      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8007d0e:	e011      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	687a      	ldr	r2, [r7, #4]
 8007d14:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8007d16:	e00d      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	687a      	ldr	r2, [r7, #4]
 8007d1c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8007d1e:	e009      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8007d28:	e004      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	75fb      	strb	r3, [r7, #23]
        break;
 8007d2e:	e001      	b.n	8007d34 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8007d30:	2301      	movs	r3, #1
 8007d32:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	371c      	adds	r7, #28
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr
 8007d42:	bf00      	nop

08007d44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a4c      	ldr	r2, [pc, #304]	@ (8007e88 <TIM_Base_SetConfig+0x144>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d017      	beq.n	8007d8c <TIM_Base_SetConfig+0x48>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d62:	d013      	beq.n	8007d8c <TIM_Base_SetConfig+0x48>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4a49      	ldr	r2, [pc, #292]	@ (8007e8c <TIM_Base_SetConfig+0x148>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d00f      	beq.n	8007d8c <TIM_Base_SetConfig+0x48>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	4a48      	ldr	r2, [pc, #288]	@ (8007e90 <TIM_Base_SetConfig+0x14c>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d00b      	beq.n	8007d8c <TIM_Base_SetConfig+0x48>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a47      	ldr	r2, [pc, #284]	@ (8007e94 <TIM_Base_SetConfig+0x150>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d007      	beq.n	8007d8c <TIM_Base_SetConfig+0x48>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a46      	ldr	r2, [pc, #280]	@ (8007e98 <TIM_Base_SetConfig+0x154>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d003      	beq.n	8007d8c <TIM_Base_SetConfig+0x48>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	4a45      	ldr	r2, [pc, #276]	@ (8007e9c <TIM_Base_SetConfig+0x158>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d108      	bne.n	8007d9e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a39      	ldr	r2, [pc, #228]	@ (8007e88 <TIM_Base_SetConfig+0x144>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d023      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dac:	d01f      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a36      	ldr	r2, [pc, #216]	@ (8007e8c <TIM_Base_SetConfig+0x148>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d01b      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a35      	ldr	r2, [pc, #212]	@ (8007e90 <TIM_Base_SetConfig+0x14c>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d017      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a34      	ldr	r2, [pc, #208]	@ (8007e94 <TIM_Base_SetConfig+0x150>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d013      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a33      	ldr	r2, [pc, #204]	@ (8007e98 <TIM_Base_SetConfig+0x154>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d00f      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a33      	ldr	r2, [pc, #204]	@ (8007ea0 <TIM_Base_SetConfig+0x15c>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d00b      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a32      	ldr	r2, [pc, #200]	@ (8007ea4 <TIM_Base_SetConfig+0x160>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d007      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a31      	ldr	r2, [pc, #196]	@ (8007ea8 <TIM_Base_SetConfig+0x164>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d003      	beq.n	8007dee <TIM_Base_SetConfig+0xaa>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a2c      	ldr	r2, [pc, #176]	@ (8007e9c <TIM_Base_SetConfig+0x158>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d108      	bne.n	8007e00 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007df4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	68fa      	ldr	r2, [r7, #12]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	695b      	ldr	r3, [r3, #20]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	68fa      	ldr	r2, [r7, #12]
 8007e12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	689a      	ldr	r2, [r3, #8]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a18      	ldr	r2, [pc, #96]	@ (8007e88 <TIM_Base_SetConfig+0x144>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d013      	beq.n	8007e54 <TIM_Base_SetConfig+0x110>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4a1a      	ldr	r2, [pc, #104]	@ (8007e98 <TIM_Base_SetConfig+0x154>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d00f      	beq.n	8007e54 <TIM_Base_SetConfig+0x110>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	4a1a      	ldr	r2, [pc, #104]	@ (8007ea0 <TIM_Base_SetConfig+0x15c>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d00b      	beq.n	8007e54 <TIM_Base_SetConfig+0x110>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4a19      	ldr	r2, [pc, #100]	@ (8007ea4 <TIM_Base_SetConfig+0x160>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d007      	beq.n	8007e54 <TIM_Base_SetConfig+0x110>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	4a18      	ldr	r2, [pc, #96]	@ (8007ea8 <TIM_Base_SetConfig+0x164>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d003      	beq.n	8007e54 <TIM_Base_SetConfig+0x110>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4a13      	ldr	r2, [pc, #76]	@ (8007e9c <TIM_Base_SetConfig+0x158>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d103      	bne.n	8007e5c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	691a      	ldr	r2, [r3, #16]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d105      	bne.n	8007e7a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	691b      	ldr	r3, [r3, #16]
 8007e72:	f023 0201 	bic.w	r2, r3, #1
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	611a      	str	r2, [r3, #16]
  }
}
 8007e7a:	bf00      	nop
 8007e7c:	3714      	adds	r7, #20
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	40012c00 	.word	0x40012c00
 8007e8c:	40000400 	.word	0x40000400
 8007e90:	40000800 	.word	0x40000800
 8007e94:	40000c00 	.word	0x40000c00
 8007e98:	40013400 	.word	0x40013400
 8007e9c:	40015000 	.word	0x40015000
 8007ea0:	40014000 	.word	0x40014000
 8007ea4:	40014400 	.word	0x40014400
 8007ea8:	40014800 	.word	0x40014800

08007eac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b087      	sub	sp, #28
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6a1b      	ldr	r3, [r3, #32]
 8007ec0:	f023 0201 	bic.w	r2, r3, #1
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	699b      	ldr	r3, [r3, #24]
 8007ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f023 0303 	bic.w	r3, r3, #3
 8007ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	f023 0302 	bic.w	r3, r3, #2
 8007ef8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	4a30      	ldr	r2, [pc, #192]	@ (8007fc8 <TIM_OC1_SetConfig+0x11c>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d013      	beq.n	8007f34 <TIM_OC1_SetConfig+0x88>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a2f      	ldr	r2, [pc, #188]	@ (8007fcc <TIM_OC1_SetConfig+0x120>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00f      	beq.n	8007f34 <TIM_OC1_SetConfig+0x88>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a2e      	ldr	r2, [pc, #184]	@ (8007fd0 <TIM_OC1_SetConfig+0x124>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d00b      	beq.n	8007f34 <TIM_OC1_SetConfig+0x88>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a2d      	ldr	r2, [pc, #180]	@ (8007fd4 <TIM_OC1_SetConfig+0x128>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d007      	beq.n	8007f34 <TIM_OC1_SetConfig+0x88>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4a2c      	ldr	r2, [pc, #176]	@ (8007fd8 <TIM_OC1_SetConfig+0x12c>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d003      	beq.n	8007f34 <TIM_OC1_SetConfig+0x88>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a2b      	ldr	r2, [pc, #172]	@ (8007fdc <TIM_OC1_SetConfig+0x130>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d10c      	bne.n	8007f4e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	f023 0308 	bic.w	r3, r3, #8
 8007f3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	f023 0304 	bic.w	r3, r3, #4
 8007f4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	4a1d      	ldr	r2, [pc, #116]	@ (8007fc8 <TIM_OC1_SetConfig+0x11c>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d013      	beq.n	8007f7e <TIM_OC1_SetConfig+0xd2>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	4a1c      	ldr	r2, [pc, #112]	@ (8007fcc <TIM_OC1_SetConfig+0x120>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d00f      	beq.n	8007f7e <TIM_OC1_SetConfig+0xd2>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a1b      	ldr	r2, [pc, #108]	@ (8007fd0 <TIM_OC1_SetConfig+0x124>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d00b      	beq.n	8007f7e <TIM_OC1_SetConfig+0xd2>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4a1a      	ldr	r2, [pc, #104]	@ (8007fd4 <TIM_OC1_SetConfig+0x128>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d007      	beq.n	8007f7e <TIM_OC1_SetConfig+0xd2>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4a19      	ldr	r2, [pc, #100]	@ (8007fd8 <TIM_OC1_SetConfig+0x12c>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d003      	beq.n	8007f7e <TIM_OC1_SetConfig+0xd2>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	4a18      	ldr	r2, [pc, #96]	@ (8007fdc <TIM_OC1_SetConfig+0x130>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d111      	bne.n	8007fa2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	695b      	ldr	r3, [r3, #20]
 8007f92:	693a      	ldr	r2, [r7, #16]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	699b      	ldr	r3, [r3, #24]
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	685a      	ldr	r2, [r3, #4]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	621a      	str	r2, [r3, #32]
}
 8007fbc:	bf00      	nop
 8007fbe:	371c      	adds	r7, #28
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr
 8007fc8:	40012c00 	.word	0x40012c00
 8007fcc:	40013400 	.word	0x40013400
 8007fd0:	40014000 	.word	0x40014000
 8007fd4:	40014400 	.word	0x40014400
 8007fd8:	40014800 	.word	0x40014800
 8007fdc:	40015000 	.word	0x40015000

08007fe0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a1b      	ldr	r3, [r3, #32]
 8007fee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6a1b      	ldr	r3, [r3, #32]
 8007ff4:	f023 0210 	bic.w	r2, r3, #16
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800800e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008012:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800801a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	021b      	lsls	r3, r3, #8
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	4313      	orrs	r3, r2
 8008026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	f023 0320 	bic.w	r3, r3, #32
 800802e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	011b      	lsls	r3, r3, #4
 8008036:	697a      	ldr	r2, [r7, #20]
 8008038:	4313      	orrs	r3, r2
 800803a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4a2c      	ldr	r2, [pc, #176]	@ (80080f0 <TIM_OC2_SetConfig+0x110>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d007      	beq.n	8008054 <TIM_OC2_SetConfig+0x74>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a2b      	ldr	r2, [pc, #172]	@ (80080f4 <TIM_OC2_SetConfig+0x114>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d003      	beq.n	8008054 <TIM_OC2_SetConfig+0x74>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a2a      	ldr	r2, [pc, #168]	@ (80080f8 <TIM_OC2_SetConfig+0x118>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d10d      	bne.n	8008070 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800805a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	011b      	lsls	r3, r3, #4
 8008062:	697a      	ldr	r2, [r7, #20]
 8008064:	4313      	orrs	r3, r2
 8008066:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800806e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	4a1f      	ldr	r2, [pc, #124]	@ (80080f0 <TIM_OC2_SetConfig+0x110>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d013      	beq.n	80080a0 <TIM_OC2_SetConfig+0xc0>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	4a1e      	ldr	r2, [pc, #120]	@ (80080f4 <TIM_OC2_SetConfig+0x114>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d00f      	beq.n	80080a0 <TIM_OC2_SetConfig+0xc0>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4a1e      	ldr	r2, [pc, #120]	@ (80080fc <TIM_OC2_SetConfig+0x11c>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d00b      	beq.n	80080a0 <TIM_OC2_SetConfig+0xc0>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	4a1d      	ldr	r2, [pc, #116]	@ (8008100 <TIM_OC2_SetConfig+0x120>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d007      	beq.n	80080a0 <TIM_OC2_SetConfig+0xc0>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a1c      	ldr	r2, [pc, #112]	@ (8008104 <TIM_OC2_SetConfig+0x124>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d003      	beq.n	80080a0 <TIM_OC2_SetConfig+0xc0>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4a17      	ldr	r2, [pc, #92]	@ (80080f8 <TIM_OC2_SetConfig+0x118>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d113      	bne.n	80080c8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80080a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80080ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	695b      	ldr	r3, [r3, #20]
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	693a      	ldr	r2, [r7, #16]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	693a      	ldr	r2, [r7, #16]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	685a      	ldr	r2, [r3, #4]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	697a      	ldr	r2, [r7, #20]
 80080e0:	621a      	str	r2, [r3, #32]
}
 80080e2:	bf00      	nop
 80080e4:	371c      	adds	r7, #28
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	40012c00 	.word	0x40012c00
 80080f4:	40013400 	.word	0x40013400
 80080f8:	40015000 	.word	0x40015000
 80080fc:	40014000 	.word	0x40014000
 8008100:	40014400 	.word	0x40014400
 8008104:	40014800 	.word	0x40014800

08008108 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008108:	b480      	push	{r7}
 800810a:	b087      	sub	sp, #28
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a1b      	ldr	r3, [r3, #32]
 8008116:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	69db      	ldr	r3, [r3, #28]
 800812e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800813a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f023 0303 	bic.w	r3, r3, #3
 8008142:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	68fa      	ldr	r2, [r7, #12]
 800814a:	4313      	orrs	r3, r2
 800814c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008154:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	021b      	lsls	r3, r3, #8
 800815c:	697a      	ldr	r2, [r7, #20]
 800815e:	4313      	orrs	r3, r2
 8008160:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	4a2b      	ldr	r2, [pc, #172]	@ (8008214 <TIM_OC3_SetConfig+0x10c>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d007      	beq.n	800817a <TIM_OC3_SetConfig+0x72>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	4a2a      	ldr	r2, [pc, #168]	@ (8008218 <TIM_OC3_SetConfig+0x110>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d003      	beq.n	800817a <TIM_OC3_SetConfig+0x72>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a29      	ldr	r2, [pc, #164]	@ (800821c <TIM_OC3_SetConfig+0x114>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d10d      	bne.n	8008196 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	021b      	lsls	r3, r3, #8
 8008188:	697a      	ldr	r2, [r7, #20]
 800818a:	4313      	orrs	r3, r2
 800818c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008194:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	4a1e      	ldr	r2, [pc, #120]	@ (8008214 <TIM_OC3_SetConfig+0x10c>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d013      	beq.n	80081c6 <TIM_OC3_SetConfig+0xbe>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008218 <TIM_OC3_SetConfig+0x110>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d00f      	beq.n	80081c6 <TIM_OC3_SetConfig+0xbe>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008220 <TIM_OC3_SetConfig+0x118>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d00b      	beq.n	80081c6 <TIM_OC3_SetConfig+0xbe>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a1c      	ldr	r2, [pc, #112]	@ (8008224 <TIM_OC3_SetConfig+0x11c>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d007      	beq.n	80081c6 <TIM_OC3_SetConfig+0xbe>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	4a1b      	ldr	r2, [pc, #108]	@ (8008228 <TIM_OC3_SetConfig+0x120>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d003      	beq.n	80081c6 <TIM_OC3_SetConfig+0xbe>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4a16      	ldr	r2, [pc, #88]	@ (800821c <TIM_OC3_SetConfig+0x114>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d113      	bne.n	80081ee <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	695b      	ldr	r3, [r3, #20]
 80081da:	011b      	lsls	r3, r3, #4
 80081dc:	693a      	ldr	r2, [r7, #16]
 80081de:	4313      	orrs	r3, r2
 80081e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	699b      	ldr	r3, [r3, #24]
 80081e6:	011b      	lsls	r3, r3, #4
 80081e8:	693a      	ldr	r2, [r7, #16]
 80081ea:	4313      	orrs	r3, r2
 80081ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	693a      	ldr	r2, [r7, #16]
 80081f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	68fa      	ldr	r2, [r7, #12]
 80081f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	697a      	ldr	r2, [r7, #20]
 8008206:	621a      	str	r2, [r3, #32]
}
 8008208:	bf00      	nop
 800820a:	371c      	adds	r7, #28
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr
 8008214:	40012c00 	.word	0x40012c00
 8008218:	40013400 	.word	0x40013400
 800821c:	40015000 	.word	0x40015000
 8008220:	40014000 	.word	0x40014000
 8008224:	40014400 	.word	0x40014400
 8008228:	40014800 	.word	0x40014800

0800822c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800822c:	b480      	push	{r7}
 800822e:	b087      	sub	sp, #28
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a1b      	ldr	r3, [r3, #32]
 8008240:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	69db      	ldr	r3, [r3, #28]
 8008252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800825a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800825e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	021b      	lsls	r3, r3, #8
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	4313      	orrs	r3, r2
 8008272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800827a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	031b      	lsls	r3, r3, #12
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	4313      	orrs	r3, r2
 8008286:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a2c      	ldr	r2, [pc, #176]	@ (800833c <TIM_OC4_SetConfig+0x110>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d007      	beq.n	80082a0 <TIM_OC4_SetConfig+0x74>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4a2b      	ldr	r2, [pc, #172]	@ (8008340 <TIM_OC4_SetConfig+0x114>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d003      	beq.n	80082a0 <TIM_OC4_SetConfig+0x74>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4a2a      	ldr	r2, [pc, #168]	@ (8008344 <TIM_OC4_SetConfig+0x118>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d10d      	bne.n	80082bc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80082a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	031b      	lsls	r3, r3, #12
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a1f      	ldr	r2, [pc, #124]	@ (800833c <TIM_OC4_SetConfig+0x110>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d013      	beq.n	80082ec <TIM_OC4_SetConfig+0xc0>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008340 <TIM_OC4_SetConfig+0x114>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d00f      	beq.n	80082ec <TIM_OC4_SetConfig+0xc0>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a1e      	ldr	r2, [pc, #120]	@ (8008348 <TIM_OC4_SetConfig+0x11c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d00b      	beq.n	80082ec <TIM_OC4_SetConfig+0xc0>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4a1d      	ldr	r2, [pc, #116]	@ (800834c <TIM_OC4_SetConfig+0x120>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d007      	beq.n	80082ec <TIM_OC4_SetConfig+0xc0>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	4a1c      	ldr	r2, [pc, #112]	@ (8008350 <TIM_OC4_SetConfig+0x124>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d003      	beq.n	80082ec <TIM_OC4_SetConfig+0xc0>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	4a17      	ldr	r2, [pc, #92]	@ (8008344 <TIM_OC4_SetConfig+0x118>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d113      	bne.n	8008314 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082f2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80082fa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	695b      	ldr	r3, [r3, #20]
 8008300:	019b      	lsls	r3, r3, #6
 8008302:	693a      	ldr	r2, [r7, #16]
 8008304:	4313      	orrs	r3, r2
 8008306:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	699b      	ldr	r3, [r3, #24]
 800830c:	019b      	lsls	r3, r3, #6
 800830e:	693a      	ldr	r2, [r7, #16]
 8008310:	4313      	orrs	r3, r2
 8008312:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	693a      	ldr	r2, [r7, #16]
 8008318:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	685a      	ldr	r2, [r3, #4]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	697a      	ldr	r2, [r7, #20]
 800832c:	621a      	str	r2, [r3, #32]
}
 800832e:	bf00      	nop
 8008330:	371c      	adds	r7, #28
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop
 800833c:	40012c00 	.word	0x40012c00
 8008340:	40013400 	.word	0x40013400
 8008344:	40015000 	.word	0x40015000
 8008348:	40014000 	.word	0x40014000
 800834c:	40014400 	.word	0x40014400
 8008350:	40014800 	.word	0x40014800

08008354 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008354:	b480      	push	{r7}
 8008356:	b087      	sub	sp, #28
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6a1b      	ldr	r3, [r3, #32]
 8008362:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6a1b      	ldr	r3, [r3, #32]
 8008368:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800837a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	4313      	orrs	r3, r2
 8008390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008398:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	689b      	ldr	r3, [r3, #8]
 800839e:	041b      	lsls	r3, r3, #16
 80083a0:	693a      	ldr	r2, [r7, #16]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a19      	ldr	r2, [pc, #100]	@ (8008410 <TIM_OC5_SetConfig+0xbc>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d013      	beq.n	80083d6 <TIM_OC5_SetConfig+0x82>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4a18      	ldr	r2, [pc, #96]	@ (8008414 <TIM_OC5_SetConfig+0xc0>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d00f      	beq.n	80083d6 <TIM_OC5_SetConfig+0x82>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	4a17      	ldr	r2, [pc, #92]	@ (8008418 <TIM_OC5_SetConfig+0xc4>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d00b      	beq.n	80083d6 <TIM_OC5_SetConfig+0x82>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	4a16      	ldr	r2, [pc, #88]	@ (800841c <TIM_OC5_SetConfig+0xc8>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d007      	beq.n	80083d6 <TIM_OC5_SetConfig+0x82>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	4a15      	ldr	r2, [pc, #84]	@ (8008420 <TIM_OC5_SetConfig+0xcc>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d003      	beq.n	80083d6 <TIM_OC5_SetConfig+0x82>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a14      	ldr	r2, [pc, #80]	@ (8008424 <TIM_OC5_SetConfig+0xd0>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d109      	bne.n	80083ea <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	021b      	lsls	r3, r3, #8
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	697a      	ldr	r2, [r7, #20]
 80083ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	68fa      	ldr	r2, [r7, #12]
 80083f4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	685a      	ldr	r2, [r3, #4]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	621a      	str	r2, [r3, #32]
}
 8008404:	bf00      	nop
 8008406:	371c      	adds	r7, #28
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr
 8008410:	40012c00 	.word	0x40012c00
 8008414:	40013400 	.word	0x40013400
 8008418:	40014000 	.word	0x40014000
 800841c:	40014400 	.word	0x40014400
 8008420:	40014800 	.word	0x40014800
 8008424:	40015000 	.word	0x40015000

08008428 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008428:	b480      	push	{r7}
 800842a:	b087      	sub	sp, #28
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
 8008430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a1b      	ldr	r3, [r3, #32]
 8008436:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6a1b      	ldr	r3, [r3, #32]
 800843c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800844e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008456:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800845a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	021b      	lsls	r3, r3, #8
 8008462:	68fa      	ldr	r2, [r7, #12]
 8008464:	4313      	orrs	r3, r2
 8008466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800846e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	051b      	lsls	r3, r3, #20
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	4313      	orrs	r3, r2
 800847a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a1a      	ldr	r2, [pc, #104]	@ (80084e8 <TIM_OC6_SetConfig+0xc0>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d013      	beq.n	80084ac <TIM_OC6_SetConfig+0x84>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	4a19      	ldr	r2, [pc, #100]	@ (80084ec <TIM_OC6_SetConfig+0xc4>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d00f      	beq.n	80084ac <TIM_OC6_SetConfig+0x84>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a18      	ldr	r2, [pc, #96]	@ (80084f0 <TIM_OC6_SetConfig+0xc8>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d00b      	beq.n	80084ac <TIM_OC6_SetConfig+0x84>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a17      	ldr	r2, [pc, #92]	@ (80084f4 <TIM_OC6_SetConfig+0xcc>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d007      	beq.n	80084ac <TIM_OC6_SetConfig+0x84>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4a16      	ldr	r2, [pc, #88]	@ (80084f8 <TIM_OC6_SetConfig+0xd0>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d003      	beq.n	80084ac <TIM_OC6_SetConfig+0x84>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	4a15      	ldr	r2, [pc, #84]	@ (80084fc <TIM_OC6_SetConfig+0xd4>)
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d109      	bne.n	80084c0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80084b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	695b      	ldr	r3, [r3, #20]
 80084b8:	029b      	lsls	r3, r3, #10
 80084ba:	697a      	ldr	r2, [r7, #20]
 80084bc:	4313      	orrs	r3, r2
 80084be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	693a      	ldr	r2, [r7, #16]
 80084d8:	621a      	str	r2, [r3, #32]
}
 80084da:	bf00      	nop
 80084dc:	371c      	adds	r7, #28
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	40012c00 	.word	0x40012c00
 80084ec:	40013400 	.word	0x40013400
 80084f0:	40014000 	.word	0x40014000
 80084f4:	40014400 	.word	0x40014400
 80084f8:	40014800 	.word	0x40014800
 80084fc:	40015000 	.word	0x40015000

08008500 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6a1b      	ldr	r3, [r3, #32]
 8008510:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6a1b      	ldr	r3, [r3, #32]
 8008516:	f023 0201 	bic.w	r2, r3, #1
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800852a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	011b      	lsls	r3, r3, #4
 8008530:	693a      	ldr	r2, [r7, #16]
 8008532:	4313      	orrs	r3, r2
 8008534:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f023 030a 	bic.w	r3, r3, #10
 800853c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800853e:	697a      	ldr	r2, [r7, #20]
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	4313      	orrs	r3, r2
 8008544:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	693a      	ldr	r2, [r7, #16]
 800854a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	697a      	ldr	r2, [r7, #20]
 8008550:	621a      	str	r2, [r3, #32]
}
 8008552:	bf00      	nop
 8008554:	371c      	adds	r7, #28
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800855e:	b480      	push	{r7}
 8008560:	b087      	sub	sp, #28
 8008562:	af00      	add	r7, sp, #0
 8008564:	60f8      	str	r0, [r7, #12]
 8008566:	60b9      	str	r1, [r7, #8]
 8008568:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	6a1b      	ldr	r3, [r3, #32]
 800856e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	6a1b      	ldr	r3, [r3, #32]
 8008574:	f023 0210 	bic.w	r2, r3, #16
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	699b      	ldr	r3, [r3, #24]
 8008580:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008588:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	031b      	lsls	r3, r3, #12
 800858e:	693a      	ldr	r2, [r7, #16]
 8008590:	4313      	orrs	r3, r2
 8008592:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800859a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	011b      	lsls	r3, r3, #4
 80085a0:	697a      	ldr	r2, [r7, #20]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	697a      	ldr	r2, [r7, #20]
 80085b0:	621a      	str	r2, [r3, #32]
}
 80085b2:	bf00      	nop
 80085b4:	371c      	adds	r7, #28
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr

080085be <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085be:	b480      	push	{r7}
 80085c0:	b085      	sub	sp, #20
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
 80085c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80085d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80085da:	683a      	ldr	r2, [r7, #0]
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	4313      	orrs	r3, r2
 80085e0:	f043 0307 	orr.w	r3, r3, #7
 80085e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	609a      	str	r2, [r3, #8]
}
 80085ec:	bf00      	nop
 80085ee:	3714      	adds	r7, #20
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b087      	sub	sp, #28
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	607a      	str	r2, [r7, #4]
 8008604:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008612:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	021a      	lsls	r2, r3, #8
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	431a      	orrs	r2, r3
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	4313      	orrs	r3, r2
 8008620:	697a      	ldr	r2, [r7, #20]
 8008622:	4313      	orrs	r3, r2
 8008624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	697a      	ldr	r2, [r7, #20]
 800862a:	609a      	str	r2, [r3, #8]
}
 800862c:	bf00      	nop
 800862e:	371c      	adds	r7, #28
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008638:	b480      	push	{r7}
 800863a:	b087      	sub	sp, #28
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	f003 031f 	and.w	r3, r3, #31
 800864a:	2201      	movs	r2, #1
 800864c:	fa02 f303 	lsl.w	r3, r2, r3
 8008650:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	6a1a      	ldr	r2, [r3, #32]
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	43db      	mvns	r3, r3
 800865a:	401a      	ands	r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	6a1a      	ldr	r2, [r3, #32]
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	f003 031f 	and.w	r3, r3, #31
 800866a:	6879      	ldr	r1, [r7, #4]
 800866c:	fa01 f303 	lsl.w	r3, r1, r3
 8008670:	431a      	orrs	r2, r3
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	621a      	str	r2, [r3, #32]
}
 8008676:	bf00      	nop
 8008678:	371c      	adds	r7, #28
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
	...

08008684 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	4a26      	ldr	r2, [pc, #152]	@ (8008728 <TIM_ResetCallback+0xa4>)
 8008690:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	4a25      	ldr	r2, [pc, #148]	@ (800872c <TIM_ResetCallback+0xa8>)
 8008698:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	4a24      	ldr	r2, [pc, #144]	@ (8008730 <TIM_ResetCallback+0xac>)
 80086a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	4a23      	ldr	r2, [pc, #140]	@ (8008734 <TIM_ResetCallback+0xb0>)
 80086a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	4a22      	ldr	r2, [pc, #136]	@ (8008738 <TIM_ResetCallback+0xb4>)
 80086b0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	4a21      	ldr	r2, [pc, #132]	@ (800873c <TIM_ResetCallback+0xb8>)
 80086b8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4a20      	ldr	r2, [pc, #128]	@ (8008740 <TIM_ResetCallback+0xbc>)
 80086c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	4a1f      	ldr	r2, [pc, #124]	@ (8008744 <TIM_ResetCallback+0xc0>)
 80086c8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	4a1e      	ldr	r2, [pc, #120]	@ (8008748 <TIM_ResetCallback+0xc4>)
 80086d0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a1d      	ldr	r2, [pc, #116]	@ (800874c <TIM_ResetCallback+0xc8>)
 80086d8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	4a1c      	ldr	r2, [pc, #112]	@ (8008750 <TIM_ResetCallback+0xcc>)
 80086e0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	4a1b      	ldr	r2, [pc, #108]	@ (8008754 <TIM_ResetCallback+0xd0>)
 80086e8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	4a1a      	ldr	r2, [pc, #104]	@ (8008758 <TIM_ResetCallback+0xd4>)
 80086f0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	4a19      	ldr	r2, [pc, #100]	@ (800875c <TIM_ResetCallback+0xd8>)
 80086f8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	4a18      	ldr	r2, [pc, #96]	@ (8008760 <TIM_ResetCallback+0xdc>)
 8008700:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	4a17      	ldr	r2, [pc, #92]	@ (8008764 <TIM_ResetCallback+0xe0>)
 8008708:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	4a16      	ldr	r2, [pc, #88]	@ (8008768 <TIM_ResetCallback+0xe4>)
 8008710:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	4a15      	ldr	r2, [pc, #84]	@ (800876c <TIM_ResetCallback+0xe8>)
 8008718:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr
 8008728:	08003171 	.word	0x08003171
 800872c:	080079d1 	.word	0x080079d1
 8008730:	08007a49 	.word	0x08007a49
 8008734:	08007a5d 	.word	0x08007a5d
 8008738:	080079f9 	.word	0x080079f9
 800873c:	08007a0d 	.word	0x08007a0d
 8008740:	080079e5 	.word	0x080079e5
 8008744:	08007a21 	.word	0x08007a21
 8008748:	08007a35 	.word	0x08007a35
 800874c:	08007a71 	.word	0x08007a71
 8008750:	0800889d 	.word	0x0800889d
 8008754:	080088b1 	.word	0x080088b1
 8008758:	080088c5 	.word	0x080088c5
 800875c:	080088d9 	.word	0x080088d9
 8008760:	080088ed 	.word	0x080088ed
 8008764:	08008901 	.word	0x08008901
 8008768:	08008915 	.word	0x08008915
 800876c:	08008929 	.word	0x08008929

08008770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008770:	b480      	push	{r7}
 8008772:	b085      	sub	sp, #20
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008780:	2b01      	cmp	r3, #1
 8008782:	d101      	bne.n	8008788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008784:	2302      	movs	r3, #2
 8008786:	e074      	b.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2201      	movs	r2, #1
 800878c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2202      	movs	r2, #2
 8008794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a34      	ldr	r2, [pc, #208]	@ (8008880 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d009      	beq.n	80087c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4a33      	ldr	r2, [pc, #204]	@ (8008884 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d004      	beq.n	80087c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a31      	ldr	r2, [pc, #196]	@ (8008888 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d108      	bne.n	80087d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80087cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	685b      	ldr	r3, [r3, #4]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80087de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	4313      	orrs	r3, r2
 80087ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	68fa      	ldr	r2, [r7, #12]
 80087f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a21      	ldr	r2, [pc, #132]	@ (8008880 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d022      	beq.n	8008846 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008808:	d01d      	beq.n	8008846 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a1f      	ldr	r2, [pc, #124]	@ (800888c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d018      	beq.n	8008846 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a1d      	ldr	r2, [pc, #116]	@ (8008890 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d013      	beq.n	8008846 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a1c      	ldr	r2, [pc, #112]	@ (8008894 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d00e      	beq.n	8008846 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a15      	ldr	r2, [pc, #84]	@ (8008884 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d009      	beq.n	8008846 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a18      	ldr	r2, [pc, #96]	@ (8008898 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d004      	beq.n	8008846 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a11      	ldr	r2, [pc, #68]	@ (8008888 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d10c      	bne.n	8008860 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800884c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	68ba      	ldr	r2, [r7, #8]
 8008854:	4313      	orrs	r3, r2
 8008856:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2201      	movs	r2, #1
 8008864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3714      	adds	r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	40012c00 	.word	0x40012c00
 8008884:	40013400 	.word	0x40013400
 8008888:	40015000 	.word	0x40015000
 800888c:	40000400 	.word	0x40000400
 8008890:	40000800 	.word	0x40000800
 8008894:	40000c00 	.word	0x40000c00
 8008898:	40014000 	.word	0x40014000

0800889c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088a4:	bf00      	nop
 80088a6:	370c      	adds	r7, #12
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80088b8:	bf00      	nop
 80088ba:	370c      	adds	r7, #12
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80088cc:	bf00      	nop
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80088f4:	bf00      	nop
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008930:	bf00      	nop
 8008932:	370c      	adds	r7, #12
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr

0800893c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d101      	bne.n	800894e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e050      	b.n	80089f0 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008954:	2b00      	cmp	r3, #0
 8008956:	d114      	bne.n	8008982 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 fe8d 	bl	8009680 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800896c:	2b00      	cmp	r3, #0
 800896e:	d103      	bne.n	8008978 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a21      	ldr	r2, [pc, #132]	@ (80089f8 <HAL_UART_Init+0xbc>)
 8008974:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2224      	movs	r2, #36	@ 0x24
 8008986:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	681a      	ldr	r2, [r3, #0]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f022 0201 	bic.w	r2, r2, #1
 8008998:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d002      	beq.n	80089a8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f001 f9ba 	bl	8009d1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f000 febb 	bl	8009724 <UART_SetConfig>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b01      	cmp	r3, #1
 80089b2:	d101      	bne.n	80089b8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	e01b      	b.n	80089f0 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	685a      	ldr	r2, [r3, #4]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80089c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	689a      	ldr	r2, [r3, #8]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80089d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f042 0201 	orr.w	r2, r2, #1
 80089e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f001 fa39 	bl	8009e60 <UART_CheckIdleState>
 80089ee:	4603      	mov	r3, r0
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3708      	adds	r7, #8
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	0800351d 	.word	0x0800351d

080089fc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b087      	sub	sp, #28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	60f8      	str	r0, [r7, #12]
 8008a04:	460b      	mov	r3, r1
 8008a06:	607a      	str	r2, [r7, #4]
 8008a08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d109      	bne.n	8008a28 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8008a24:	2301      	movs	r3, #1
 8008a26:	e09c      	b.n	8008b62 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a2e:	2b20      	cmp	r3, #32
 8008a30:	d16c      	bne.n	8008b0c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8008a32:	7afb      	ldrb	r3, [r7, #11]
 8008a34:	2b0c      	cmp	r3, #12
 8008a36:	d85e      	bhi.n	8008af6 <HAL_UART_RegisterCallback+0xfa>
 8008a38:	a201      	add	r2, pc, #4	@ (adr r2, 8008a40 <HAL_UART_RegisterCallback+0x44>)
 8008a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a3e:	bf00      	nop
 8008a40:	08008a75 	.word	0x08008a75
 8008a44:	08008a7f 	.word	0x08008a7f
 8008a48:	08008a89 	.word	0x08008a89
 8008a4c:	08008a93 	.word	0x08008a93
 8008a50:	08008a9d 	.word	0x08008a9d
 8008a54:	08008aa7 	.word	0x08008aa7
 8008a58:	08008ab1 	.word	0x08008ab1
 8008a5c:	08008abb 	.word	0x08008abb
 8008a60:	08008ac5 	.word	0x08008ac5
 8008a64:	08008acf 	.word	0x08008acf
 8008a68:	08008ad9 	.word	0x08008ad9
 8008a6c:	08008ae3 	.word	0x08008ae3
 8008a70:	08008aed 	.word	0x08008aed
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8008a7c:	e070      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8008a86:	e06b      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	687a      	ldr	r2, [r7, #4]
 8008a8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8008a90:	e066      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	687a      	ldr	r2, [r7, #4]
 8008a96:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008a9a:	e061      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8008aa4:	e05c      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008aae:	e057      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008ab8:	e052      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	687a      	ldr	r2, [r7, #4]
 8008abe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8008ac2:	e04d      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008acc:	e048      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8008ad6:	e043      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8008ae0:	e03e      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008aea:	e039      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008af4:	e034      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008afc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	75fb      	strb	r3, [r7, #23]
        break;
 8008b0a:	e029      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d11a      	bne.n	8008b4c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8008b16:	7afb      	ldrb	r3, [r7, #11]
 8008b18:	2b0b      	cmp	r3, #11
 8008b1a:	d002      	beq.n	8008b22 <HAL_UART_RegisterCallback+0x126>
 8008b1c:	2b0c      	cmp	r3, #12
 8008b1e:	d005      	beq.n	8008b2c <HAL_UART_RegisterCallback+0x130>
 8008b20:	e009      	b.n	8008b36 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 8008b2a:	e019      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008b34:	e014      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8008b46:	2301      	movs	r3, #1
 8008b48:	75fb      	strb	r3, [r7, #23]
        break;
 8008b4a:	e009      	b.n	8008b60 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	371c      	adds	r7, #28
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop

08008b70 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b08a      	sub	sp, #40	@ 0x28
 8008b74:	af02      	add	r7, sp, #8
 8008b76:	60f8      	str	r0, [r7, #12]
 8008b78:	60b9      	str	r1, [r7, #8]
 8008b7a:	603b      	str	r3, [r7, #0]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b86:	2b20      	cmp	r3, #32
 8008b88:	f040 80b5 	bne.w	8008cf6 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d002      	beq.n	8008b98 <HAL_UART_Receive+0x28>
 8008b92:	88fb      	ldrh	r3, [r7, #6]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d101      	bne.n	8008b9c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e0ad      	b.n	8008cf8 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2222      	movs	r2, #34	@ 0x22
 8008ba8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bb2:	f7fa fec3 	bl	800393c <HAL_GetTick>
 8008bb6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	88fa      	ldrh	r2, [r7, #6]
 8008bbc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	88fa      	ldrh	r2, [r7, #6]
 8008bc4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bd0:	d10e      	bne.n	8008bf0 <HAL_UART_Receive+0x80>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d105      	bne.n	8008be6 <HAL_UART_Receive+0x76>
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008be0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008be4:	e02d      	b.n	8008c42 <HAL_UART_Receive+0xd2>
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	22ff      	movs	r2, #255	@ 0xff
 8008bea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008bee:	e028      	b.n	8008c42 <HAL_UART_Receive+0xd2>
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d10d      	bne.n	8008c14 <HAL_UART_Receive+0xa4>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	691b      	ldr	r3, [r3, #16]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d104      	bne.n	8008c0a <HAL_UART_Receive+0x9a>
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	22ff      	movs	r2, #255	@ 0xff
 8008c04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c08:	e01b      	b.n	8008c42 <HAL_UART_Receive+0xd2>
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	227f      	movs	r2, #127	@ 0x7f
 8008c0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c12:	e016      	b.n	8008c42 <HAL_UART_Receive+0xd2>
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c1c:	d10d      	bne.n	8008c3a <HAL_UART_Receive+0xca>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d104      	bne.n	8008c30 <HAL_UART_Receive+0xc0>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	227f      	movs	r2, #127	@ 0x7f
 8008c2a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c2e:	e008      	b.n	8008c42 <HAL_UART_Receive+0xd2>
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	223f      	movs	r2, #63	@ 0x3f
 8008c34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008c38:	e003      	b.n	8008c42 <HAL_UART_Receive+0xd2>
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008c48:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c52:	d108      	bne.n	8008c66 <HAL_UART_Receive+0xf6>
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d104      	bne.n	8008c66 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	61bb      	str	r3, [r7, #24]
 8008c64:	e003      	b.n	8008c6e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008c6e:	e036      	b.n	8008cde <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	2200      	movs	r2, #0
 8008c78:	2120      	movs	r1, #32
 8008c7a:	68f8      	ldr	r0, [r7, #12]
 8008c7c:	f001 f99a 	bl	8009fb4 <UART_WaitOnFlagUntilTimeout>
 8008c80:	4603      	mov	r3, r0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d005      	beq.n	8008c92 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2220      	movs	r2, #32
 8008c8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	e032      	b.n	8008cf8 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8008c92:	69fb      	ldr	r3, [r7, #28]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d10c      	bne.n	8008cb2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9e:	b29a      	uxth	r2, r3
 8008ca0:	8a7b      	ldrh	r3, [r7, #18]
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	b29a      	uxth	r2, r3
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	3302      	adds	r3, #2
 8008cae:	61bb      	str	r3, [r7, #24]
 8008cb0:	e00c      	b.n	8008ccc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb8:	b2da      	uxtb	r2, r3
 8008cba:	8a7b      	ldrh	r3, [r7, #18]
 8008cbc:	b2db      	uxtb	r3, r3
 8008cbe:	4013      	ands	r3, r2
 8008cc0:	b2da      	uxtb	r2, r3
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	3301      	adds	r3, #1
 8008cca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	b29a      	uxth	r2, r3
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1c2      	bne.n	8008c70 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2220      	movs	r2, #32
 8008cee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	e000      	b.n	8008cf8 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8008cf6:	2302      	movs	r3, #2
  }
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3720      	adds	r7, #32
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b08a      	sub	sp, #40	@ 0x28
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	4613      	mov	r3, r2
 8008d0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d14:	2b20      	cmp	r3, #32
 8008d16:	d167      	bne.n	8008de8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d002      	beq.n	8008d24 <HAL_UART_Transmit_DMA+0x24>
 8008d1e:	88fb      	ldrh	r3, [r7, #6]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d101      	bne.n	8008d28 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008d24:	2301      	movs	r3, #1
 8008d26:	e060      	b.n	8008dea <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	68ba      	ldr	r2, [r7, #8]
 8008d2c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	88fa      	ldrh	r2, [r7, #6]
 8008d32:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	88fa      	ldrh	r2, [r7, #6]
 8008d3a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2221      	movs	r2, #33	@ 0x21
 8008d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d028      	beq.n	8008da8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d5a:	4a26      	ldr	r2, [pc, #152]	@ (8008df4 <HAL_UART_Transmit_DMA+0xf4>)
 8008d5c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d62:	4a25      	ldr	r2, [pc, #148]	@ (8008df8 <HAL_UART_Transmit_DMA+0xf8>)
 8008d64:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d6a:	4a24      	ldr	r2, [pc, #144]	@ (8008dfc <HAL_UART_Transmit_DMA+0xfc>)
 8008d6c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d72:	2200      	movs	r2, #0
 8008d74:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d7e:	4619      	mov	r1, r3
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	3328      	adds	r3, #40	@ 0x28
 8008d86:	461a      	mov	r2, r3
 8008d88:	88fb      	ldrh	r3, [r7, #6]
 8008d8a:	f7fc f89b 	bl	8004ec4 <HAL_DMA_Start_IT>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d009      	beq.n	8008da8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2210      	movs	r2, #16
 8008d98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2220      	movs	r2, #32
 8008da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008da4:	2301      	movs	r3, #1
 8008da6:	e020      	b.n	8008dea <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	2240      	movs	r2, #64	@ 0x40
 8008dae:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	3308      	adds	r3, #8
 8008db6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	e853 3f00 	ldrex	r3, [r3]
 8008dbe:	613b      	str	r3, [r7, #16]
   return(result);
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	3308      	adds	r3, #8
 8008dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dd0:	623a      	str	r2, [r7, #32]
 8008dd2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd4:	69f9      	ldr	r1, [r7, #28]
 8008dd6:	6a3a      	ldr	r2, [r7, #32]
 8008dd8:	e841 2300 	strex	r3, r2, [r1]
 8008ddc:	61bb      	str	r3, [r7, #24]
   return(result);
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1e5      	bne.n	8008db0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008de4:	2300      	movs	r3, #0
 8008de6:	e000      	b.n	8008dea <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008de8:	2302      	movs	r3, #2
  }
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3728      	adds	r7, #40	@ 0x28
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop
 8008df4:	0800a32b 	.word	0x0800a32b
 8008df8:	0800a3c9 	.word	0x0800a3c9
 8008dfc:	0800a563 	.word	0x0800a563

08008e00 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b08a      	sub	sp, #40	@ 0x28
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e14:	2b20      	cmp	r3, #32
 8008e16:	d137      	bne.n	8008e88 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d002      	beq.n	8008e24 <HAL_UART_Receive_DMA+0x24>
 8008e1e:	88fb      	ldrh	r3, [r7, #6]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d101      	bne.n	8008e28 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	e030      	b.n	8008e8a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a18      	ldr	r2, [pc, #96]	@ (8008e94 <HAL_UART_Receive_DMA+0x94>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d01f      	beq.n	8008e78 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d018      	beq.n	8008e78 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	e853 3f00 	ldrex	r3, [r3]
 8008e52:	613b      	str	r3, [r7, #16]
   return(result);
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	461a      	mov	r2, r3
 8008e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e64:	623b      	str	r3, [r7, #32]
 8008e66:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e68:	69f9      	ldr	r1, [r7, #28]
 8008e6a:	6a3a      	ldr	r2, [r7, #32]
 8008e6c:	e841 2300 	strex	r3, r2, [r1]
 8008e70:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e72:	69bb      	ldr	r3, [r7, #24]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d1e6      	bne.n	8008e46 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008e78:	88fb      	ldrh	r3, [r7, #6]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	68b9      	ldr	r1, [r7, #8]
 8008e7e:	68f8      	ldr	r0, [r7, #12]
 8008e80:	f001 f906 	bl	800a090 <UART_Start_Receive_DMA>
 8008e84:	4603      	mov	r3, r0
 8008e86:	e000      	b.n	8008e8a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008e88:	2302      	movs	r3, #2
  }
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3728      	adds	r7, #40	@ 0x28
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	40008000 	.word	0x40008000

08008e98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b0ba      	sub	sp, #232	@ 0xe8
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	69db      	ldr	r3, [r3, #28]
 8008ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008ebe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008ec2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008ec6:	4013      	ands	r3, r2
 8008ec8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008ecc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d11b      	bne.n	8008f0c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ed8:	f003 0320 	and.w	r3, r3, #32
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d015      	beq.n	8008f0c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ee4:	f003 0320 	and.w	r3, r3, #32
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d105      	bne.n	8008ef8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008eec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ef0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d009      	beq.n	8008f0c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f000 82f3 	beq.w	80094e8 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	4798      	blx	r3
      }
      return;
 8008f0a:	e2ed      	b.n	80094e8 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008f0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f000 8129 	beq.w	8009168 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008f16:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008f1a:	4b90      	ldr	r3, [pc, #576]	@ (800915c <HAL_UART_IRQHandler+0x2c4>)
 8008f1c:	4013      	ands	r3, r2
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d106      	bne.n	8008f30 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008f22:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008f26:	4b8e      	ldr	r3, [pc, #568]	@ (8009160 <HAL_UART_IRQHandler+0x2c8>)
 8008f28:	4013      	ands	r3, r2
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	f000 811c 	beq.w	8009168 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f34:	f003 0301 	and.w	r3, r3, #1
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d011      	beq.n	8008f60 <HAL_UART_IRQHandler+0xc8>
 8008f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d00b      	beq.n	8008f60 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f56:	f043 0201 	orr.w	r2, r3, #1
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f64:	f003 0302 	and.w	r3, r3, #2
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d011      	beq.n	8008f90 <HAL_UART_IRQHandler+0xf8>
 8008f6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f70:	f003 0301 	and.w	r3, r3, #1
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00b      	beq.n	8008f90 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	2202      	movs	r2, #2
 8008f7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f86:	f043 0204 	orr.w	r2, r3, #4
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f94:	f003 0304 	and.w	r3, r3, #4
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d011      	beq.n	8008fc0 <HAL_UART_IRQHandler+0x128>
 8008f9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008fa0:	f003 0301 	and.w	r3, r3, #1
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00b      	beq.n	8008fc0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2204      	movs	r2, #4
 8008fae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fb6:	f043 0202 	orr.w	r2, r3, #2
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fc4:	f003 0308 	and.w	r3, r3, #8
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d017      	beq.n	8008ffc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fd0:	f003 0320 	and.w	r3, r3, #32
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d105      	bne.n	8008fe4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008fd8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008fdc:	4b5f      	ldr	r3, [pc, #380]	@ (800915c <HAL_UART_IRQHandler+0x2c4>)
 8008fde:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d00b      	beq.n	8008ffc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2208      	movs	r2, #8
 8008fea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ff2:	f043 0208 	orr.w	r2, r3, #8
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008ffc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009000:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009004:	2b00      	cmp	r3, #0
 8009006:	d012      	beq.n	800902e <HAL_UART_IRQHandler+0x196>
 8009008:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800900c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00c      	beq.n	800902e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800901c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009024:	f043 0220 	orr.w	r2, r3, #32
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009034:	2b00      	cmp	r3, #0
 8009036:	f000 8259 	beq.w	80094ec <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800903a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800903e:	f003 0320 	and.w	r3, r3, #32
 8009042:	2b00      	cmp	r3, #0
 8009044:	d013      	beq.n	800906e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800904a:	f003 0320 	and.w	r3, r3, #32
 800904e:	2b00      	cmp	r3, #0
 8009050:	d105      	bne.n	800905e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009052:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800905a:	2b00      	cmp	r3, #0
 800905c:	d007      	beq.n	800906e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009062:	2b00      	cmp	r3, #0
 8009064:	d003      	beq.n	800906e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009074:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009082:	2b40      	cmp	r3, #64	@ 0x40
 8009084:	d005      	beq.n	8009092 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009086:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800908a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800908e:	2b00      	cmp	r3, #0
 8009090:	d058      	beq.n	8009144 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f001 f8e3 	bl	800a25e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090a2:	2b40      	cmp	r3, #64	@ 0x40
 80090a4:	d148      	bne.n	8009138 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	3308      	adds	r3, #8
 80090ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80090b4:	e853 3f00 	ldrex	r3, [r3]
 80090b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80090bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80090c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	3308      	adds	r3, #8
 80090ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80090d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80090d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80090de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80090e2:	e841 2300 	strex	r3, r2, [r1]
 80090e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80090ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1d9      	bne.n	80090a6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d017      	beq.n	800912c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009102:	4a18      	ldr	r2, [pc, #96]	@ (8009164 <HAL_UART_IRQHandler+0x2cc>)
 8009104:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800910c:	4618      	mov	r0, r3
 800910e:	f7fb ffad 	bl	800506c <HAL_DMA_Abort_IT>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d01f      	beq.n	8009158 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800911e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009126:	4610      	mov	r0, r2
 8009128:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800912a:	e015      	b.n	8009158 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009136:	e00f      	b.n	8009158 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009142:	e009      	b.n	8009158 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2200      	movs	r2, #0
 8009152:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009156:	e1c9      	b.n	80094ec <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009158:	bf00      	nop
    return;
 800915a:	e1c7      	b.n	80094ec <HAL_UART_IRQHandler+0x654>
 800915c:	10000001 	.word	0x10000001
 8009160:	04000120 	.word	0x04000120
 8009164:	0800a5e7 	.word	0x0800a5e7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800916c:	2b01      	cmp	r3, #1
 800916e:	f040 8157 	bne.w	8009420 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009176:	f003 0310 	and.w	r3, r3, #16
 800917a:	2b00      	cmp	r3, #0
 800917c:	f000 8150 	beq.w	8009420 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009184:	f003 0310 	and.w	r3, r3, #16
 8009188:	2b00      	cmp	r3, #0
 800918a:	f000 8149 	beq.w	8009420 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2210      	movs	r2, #16
 8009194:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	689b      	ldr	r3, [r3, #8]
 800919c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091a0:	2b40      	cmp	r3, #64	@ 0x40
 80091a2:	f040 80bd 	bne.w	8009320 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80091b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	f000 8199 	beq.w	80094f0 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80091c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80091c8:	429a      	cmp	r2, r3
 80091ca:	f080 8191 	bcs.w	80094f0 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80091d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f003 0320 	and.w	r3, r3, #32
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f040 8087 	bne.w	80092fa <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091f8:	e853 3f00 	ldrex	r3, [r3]
 80091fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009200:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009208:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	461a      	mov	r2, r3
 8009212:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009216:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800921a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009222:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009226:	e841 2300 	strex	r3, r2, [r1]
 800922a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800922e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009232:	2b00      	cmp	r3, #0
 8009234:	d1da      	bne.n	80091ec <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	3308      	adds	r3, #8
 800923c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800923e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009240:	e853 3f00 	ldrex	r3, [r3]
 8009244:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009246:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009248:	f023 0301 	bic.w	r3, r3, #1
 800924c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	3308      	adds	r3, #8
 8009256:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800925a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800925e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009260:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009262:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009266:	e841 2300 	strex	r3, r2, [r1]
 800926a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800926c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800926e:	2b00      	cmp	r3, #0
 8009270:	d1e1      	bne.n	8009236 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	3308      	adds	r3, #8
 8009278:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800927c:	e853 3f00 	ldrex	r3, [r3]
 8009280:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009282:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009284:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009288:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	3308      	adds	r3, #8
 8009292:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009296:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009298:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800929a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800929c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800929e:	e841 2300 	strex	r3, r2, [r1]
 80092a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80092a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d1e3      	bne.n	8009272 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2220      	movs	r2, #32
 80092ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092c0:	e853 3f00 	ldrex	r3, [r3]
 80092c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80092c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092c8:	f023 0310 	bic.w	r3, r3, #16
 80092cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	461a      	mov	r2, r3
 80092d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80092e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092e2:	e841 2300 	strex	r3, r2, [r1]
 80092e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80092e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1e4      	bne.n	80092b8 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092f4:	4618      	mov	r0, r3
 80092f6:	f7fb fe60 	bl	8004fba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2202      	movs	r2, #2
 80092fe:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800930c:	687a      	ldr	r2, [r7, #4]
 800930e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8009312:	b292      	uxth	r2, r2
 8009314:	1a8a      	subs	r2, r1, r2
 8009316:	b292      	uxth	r2, r2
 8009318:	4611      	mov	r1, r2
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800931e:	e0e7      	b.n	80094f0 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800932c:	b29b      	uxth	r3, r3
 800932e:	1ad3      	subs	r3, r2, r3
 8009330:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800933a:	b29b      	uxth	r3, r3
 800933c:	2b00      	cmp	r3, #0
 800933e:	f000 80d9 	beq.w	80094f4 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 8009342:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 80d4 	beq.w	80094f4 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800935a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800935c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009360:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	461a      	mov	r2, r3
 800936a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800936e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009370:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009372:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009374:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009376:	e841 2300 	strex	r3, r2, [r1]
 800937a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800937c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1e4      	bne.n	800934c <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	3308      	adds	r3, #8
 8009388:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800938a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938c:	e853 3f00 	ldrex	r3, [r3]
 8009390:	623b      	str	r3, [r7, #32]
   return(result);
 8009392:	6a3b      	ldr	r3, [r7, #32]
 8009394:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009398:	f023 0301 	bic.w	r3, r3, #1
 800939c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3308      	adds	r3, #8
 80093a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80093aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80093ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80093b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093b2:	e841 2300 	strex	r3, r2, [r1]
 80093b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80093b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d1e1      	bne.n	8009382 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2220      	movs	r2, #32
 80093c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2200      	movs	r2, #0
 80093ca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	60fb      	str	r3, [r7, #12]
   return(result);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f023 0310 	bic.w	r3, r3, #16
 80093e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	461a      	mov	r2, r3
 80093f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80093f4:	61fb      	str	r3, [r7, #28]
 80093f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f8:	69b9      	ldr	r1, [r7, #24]
 80093fa:	69fa      	ldr	r2, [r7, #28]
 80093fc:	e841 2300 	strex	r3, r2, [r1]
 8009400:	617b      	str	r3, [r7, #20]
   return(result);
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1e4      	bne.n	80093d2 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2202      	movs	r2, #2
 800940c:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009414:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8009418:	4611      	mov	r1, r2
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800941e:	e069      	b.n	80094f4 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009424:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009428:	2b00      	cmp	r3, #0
 800942a:	d010      	beq.n	800944e <HAL_UART_IRQHandler+0x5b6>
 800942c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009430:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00a      	beq.n	800944e <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009440:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800944c:	e055      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800944e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009456:	2b00      	cmp	r3, #0
 8009458:	d014      	beq.n	8009484 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800945a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800945e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009462:	2b00      	cmp	r3, #0
 8009464:	d105      	bne.n	8009472 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009466:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800946a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800946e:	2b00      	cmp	r3, #0
 8009470:	d008      	beq.n	8009484 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009476:	2b00      	cmp	r3, #0
 8009478:	d03e      	beq.n	80094f8 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	4798      	blx	r3
    }
    return;
 8009482:	e039      	b.n	80094f8 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800948c:	2b00      	cmp	r3, #0
 800948e:	d009      	beq.n	80094a4 <HAL_UART_IRQHandler+0x60c>
 8009490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009498:	2b00      	cmp	r3, #0
 800949a:	d003      	beq.n	80094a4 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f001 f8ba 	bl	800a616 <UART_EndTransmit_IT>
    return;
 80094a2:	e02a      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80094a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00b      	beq.n	80094c8 <HAL_UART_IRQHandler+0x630>
 80094b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d005      	beq.n	80094c8 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80094c6:	e018      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80094c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d012      	beq.n	80094fa <HAL_UART_IRQHandler+0x662>
 80094d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	da0e      	bge.n	80094fa <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80094e6:	e008      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
      return;
 80094e8:	bf00      	nop
 80094ea:	e006      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
    return;
 80094ec:	bf00      	nop
 80094ee:	e004      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
      return;
 80094f0:	bf00      	nop
 80094f2:	e002      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
      return;
 80094f4:	bf00      	nop
 80094f6:	e000      	b.n	80094fa <HAL_UART_IRQHandler+0x662>
    return;
 80094f8:	bf00      	nop
  }
}
 80094fa:	37e8      	adds	r7, #232	@ 0xe8
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009500:	b480      	push	{r7}
 8009502:	b083      	sub	sp, #12
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009508:	bf00      	nop
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009514:	b480      	push	{r7}
 8009516:	b083      	sub	sp, #12
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800951c:	bf00      	nop
 800951e:	370c      	adds	r7, #12
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr

08009528 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009530:	bf00      	nop
 8009532:	370c      	adds	r7, #12
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr

0800953c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009544:	bf00      	nop
 8009546:	370c      	adds	r7, #12
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009550:	b480      	push	{r7}
 8009552:	b083      	sub	sp, #12
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009558:	bf00      	nop
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009562:	4770      	bx	lr

08009564 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009564:	b480      	push	{r7}
 8009566:	b083      	sub	sp, #12
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800956c:	bf00      	nop
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009580:	bf00      	nop
 8009582:	370c      	adds	r7, #12
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009594:	bf00      	nop
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b083      	sub	sp, #12
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	460b      	mov	r3, r1
 80095aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80095ac:	bf00      	nop
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
 80095c0:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a09      	ldr	r2, [pc, #36]	@ (80095ec <HAL_UART_ReceiverTimeout_Config+0x34>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d009      	beq.n	80095e0 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	695b      	ldr	r3, [r3, #20]
 80095d2:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	683a      	ldr	r2, [r7, #0]
 80095dc:	430a      	orrs	r2, r1
 80095de:	615a      	str	r2, [r3, #20]
  }
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr
 80095ec:	40008000 	.word	0x40008000

080095f0 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a18      	ldr	r2, [pc, #96]	@ (8009660 <HAL_UART_EnableReceiverTimeout+0x70>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d027      	beq.n	8009652 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009608:	2b20      	cmp	r3, #32
 800960a:	d120      	bne.n	800964e <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009612:	2b01      	cmp	r3, #1
 8009614:	d101      	bne.n	800961a <HAL_UART_EnableReceiverTimeout+0x2a>
 8009616:	2302      	movs	r3, #2
 8009618:	e01c      	b.n	8009654 <HAL_UART_EnableReceiverTimeout+0x64>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	2201      	movs	r2, #1
 800961e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2224      	movs	r2, #36	@ 0x24
 8009626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	685a      	ldr	r2, [r3, #4]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009638:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2220      	movs	r2, #32
 800963e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800964a:	2300      	movs	r3, #0
 800964c:	e002      	b.n	8009654 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800964e:	2302      	movs	r3, #2
 8009650:	e000      	b.n	8009654 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 8009652:	2301      	movs	r3, #1
  }
}
 8009654:	4618      	mov	r0, r3
 8009656:	370c      	adds	r7, #12
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr
 8009660:	40008000 	.word	0x40008000

08009664 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8009672:	4618      	mov	r0, r3
 8009674:	370c      	adds	r7, #12
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr
	...

08009680 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8009680:	b480      	push	{r7}
 8009682:	b083      	sub	sp, #12
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	4a1a      	ldr	r2, [pc, #104]	@ (80096f4 <UART_InitCallbacksToDefault+0x74>)
 800968c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	4a19      	ldr	r2, [pc, #100]	@ (80096f8 <UART_InitCallbacksToDefault+0x78>)
 8009694:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	4a18      	ldr	r2, [pc, #96]	@ (80096fc <UART_InitCallbacksToDefault+0x7c>)
 800969c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	4a17      	ldr	r2, [pc, #92]	@ (8009700 <UART_InitCallbacksToDefault+0x80>)
 80096a4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	4a16      	ldr	r2, [pc, #88]	@ (8009704 <UART_InitCallbacksToDefault+0x84>)
 80096ac:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a15      	ldr	r2, [pc, #84]	@ (8009708 <UART_InitCallbacksToDefault+0x88>)
 80096b4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	4a14      	ldr	r2, [pc, #80]	@ (800970c <UART_InitCallbacksToDefault+0x8c>)
 80096bc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a13      	ldr	r2, [pc, #76]	@ (8009710 <UART_InitCallbacksToDefault+0x90>)
 80096c4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	4a12      	ldr	r2, [pc, #72]	@ (8009714 <UART_InitCallbacksToDefault+0x94>)
 80096cc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4a11      	ldr	r2, [pc, #68]	@ (8009718 <UART_InitCallbacksToDefault+0x98>)
 80096d4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	4a10      	ldr	r2, [pc, #64]	@ (800971c <UART_InitCallbacksToDefault+0x9c>)
 80096dc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	4a0f      	ldr	r2, [pc, #60]	@ (8009720 <UART_InitCallbacksToDefault+0xa0>)
 80096e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 80096e8:	bf00      	nop
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr
 80096f4:	08009515 	.word	0x08009515
 80096f8:	08009501 	.word	0x08009501
 80096fc:	0800953d 	.word	0x0800953d
 8009700:	08009529 	.word	0x08009529
 8009704:	08009551 	.word	0x08009551
 8009708:	08009565 	.word	0x08009565
 800970c:	08009579 	.word	0x08009579
 8009710:	0800958d 	.word	0x0800958d
 8009714:	0800a671 	.word	0x0800a671
 8009718:	0800a685 	.word	0x0800a685
 800971c:	0800a699 	.word	0x0800a699
 8009720:	080095a1 	.word	0x080095a1

08009724 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009724:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009728:	b08c      	sub	sp, #48	@ 0x30
 800972a:	af00      	add	r7, sp, #0
 800972c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800972e:	2300      	movs	r3, #0
 8009730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	689a      	ldr	r2, [r3, #8]
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	691b      	ldr	r3, [r3, #16]
 800973c:	431a      	orrs	r2, r3
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	695b      	ldr	r3, [r3, #20]
 8009742:	431a      	orrs	r2, r3
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	69db      	ldr	r3, [r3, #28]
 8009748:	4313      	orrs	r3, r2
 800974a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	681a      	ldr	r2, [r3, #0]
 8009752:	4baa      	ldr	r3, [pc, #680]	@ (80099fc <UART_SetConfig+0x2d8>)
 8009754:	4013      	ands	r3, r2
 8009756:	697a      	ldr	r2, [r7, #20]
 8009758:	6812      	ldr	r2, [r2, #0]
 800975a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800975c:	430b      	orrs	r3, r1
 800975e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	68da      	ldr	r2, [r3, #12]
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	430a      	orrs	r2, r1
 8009774:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	699b      	ldr	r3, [r3, #24]
 800977a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	4a9f      	ldr	r2, [pc, #636]	@ (8009a00 <UART_SetConfig+0x2dc>)
 8009782:	4293      	cmp	r3, r2
 8009784:	d004      	beq.n	8009790 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	6a1b      	ldr	r3, [r3, #32]
 800978a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800978c:	4313      	orrs	r3, r2
 800978e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	689b      	ldr	r3, [r3, #8]
 8009796:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800979a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800979e:	697a      	ldr	r2, [r7, #20]
 80097a0:	6812      	ldr	r2, [r2, #0]
 80097a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097a4:	430b      	orrs	r3, r1
 80097a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ae:	f023 010f 	bic.w	r1, r3, #15
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	430a      	orrs	r2, r1
 80097bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a90      	ldr	r2, [pc, #576]	@ (8009a04 <UART_SetConfig+0x2e0>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d125      	bne.n	8009814 <UART_SetConfig+0xf0>
 80097c8:	4b8f      	ldr	r3, [pc, #572]	@ (8009a08 <UART_SetConfig+0x2e4>)
 80097ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097ce:	f003 0303 	and.w	r3, r3, #3
 80097d2:	2b03      	cmp	r3, #3
 80097d4:	d81a      	bhi.n	800980c <UART_SetConfig+0xe8>
 80097d6:	a201      	add	r2, pc, #4	@ (adr r2, 80097dc <UART_SetConfig+0xb8>)
 80097d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097dc:	080097ed 	.word	0x080097ed
 80097e0:	080097fd 	.word	0x080097fd
 80097e4:	080097f5 	.word	0x080097f5
 80097e8:	08009805 	.word	0x08009805
 80097ec:	2301      	movs	r3, #1
 80097ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097f2:	e116      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80097f4:	2302      	movs	r3, #2
 80097f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097fa:	e112      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80097fc:	2304      	movs	r3, #4
 80097fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009802:	e10e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009804:	2308      	movs	r3, #8
 8009806:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800980a:	e10a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800980c:	2310      	movs	r3, #16
 800980e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009812:	e106      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a7c      	ldr	r2, [pc, #496]	@ (8009a0c <UART_SetConfig+0x2e8>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d138      	bne.n	8009890 <UART_SetConfig+0x16c>
 800981e:	4b7a      	ldr	r3, [pc, #488]	@ (8009a08 <UART_SetConfig+0x2e4>)
 8009820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009824:	f003 030c 	and.w	r3, r3, #12
 8009828:	2b0c      	cmp	r3, #12
 800982a:	d82d      	bhi.n	8009888 <UART_SetConfig+0x164>
 800982c:	a201      	add	r2, pc, #4	@ (adr r2, 8009834 <UART_SetConfig+0x110>)
 800982e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009832:	bf00      	nop
 8009834:	08009869 	.word	0x08009869
 8009838:	08009889 	.word	0x08009889
 800983c:	08009889 	.word	0x08009889
 8009840:	08009889 	.word	0x08009889
 8009844:	08009879 	.word	0x08009879
 8009848:	08009889 	.word	0x08009889
 800984c:	08009889 	.word	0x08009889
 8009850:	08009889 	.word	0x08009889
 8009854:	08009871 	.word	0x08009871
 8009858:	08009889 	.word	0x08009889
 800985c:	08009889 	.word	0x08009889
 8009860:	08009889 	.word	0x08009889
 8009864:	08009881 	.word	0x08009881
 8009868:	2300      	movs	r3, #0
 800986a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800986e:	e0d8      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009870:	2302      	movs	r3, #2
 8009872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009876:	e0d4      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009878:	2304      	movs	r3, #4
 800987a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800987e:	e0d0      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009880:	2308      	movs	r3, #8
 8009882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009886:	e0cc      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009888:	2310      	movs	r3, #16
 800988a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800988e:	e0c8      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a5e      	ldr	r2, [pc, #376]	@ (8009a10 <UART_SetConfig+0x2ec>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d125      	bne.n	80098e6 <UART_SetConfig+0x1c2>
 800989a:	4b5b      	ldr	r3, [pc, #364]	@ (8009a08 <UART_SetConfig+0x2e4>)
 800989c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098a0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80098a4:	2b30      	cmp	r3, #48	@ 0x30
 80098a6:	d016      	beq.n	80098d6 <UART_SetConfig+0x1b2>
 80098a8:	2b30      	cmp	r3, #48	@ 0x30
 80098aa:	d818      	bhi.n	80098de <UART_SetConfig+0x1ba>
 80098ac:	2b20      	cmp	r3, #32
 80098ae:	d00a      	beq.n	80098c6 <UART_SetConfig+0x1a2>
 80098b0:	2b20      	cmp	r3, #32
 80098b2:	d814      	bhi.n	80098de <UART_SetConfig+0x1ba>
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d002      	beq.n	80098be <UART_SetConfig+0x19a>
 80098b8:	2b10      	cmp	r3, #16
 80098ba:	d008      	beq.n	80098ce <UART_SetConfig+0x1aa>
 80098bc:	e00f      	b.n	80098de <UART_SetConfig+0x1ba>
 80098be:	2300      	movs	r3, #0
 80098c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098c4:	e0ad      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098c6:	2302      	movs	r3, #2
 80098c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098cc:	e0a9      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098ce:	2304      	movs	r3, #4
 80098d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098d4:	e0a5      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098d6:	2308      	movs	r3, #8
 80098d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098dc:	e0a1      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098de:	2310      	movs	r3, #16
 80098e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098e4:	e09d      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a4a      	ldr	r2, [pc, #296]	@ (8009a14 <UART_SetConfig+0x2f0>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d125      	bne.n	800993c <UART_SetConfig+0x218>
 80098f0:	4b45      	ldr	r3, [pc, #276]	@ (8009a08 <UART_SetConfig+0x2e4>)
 80098f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80098fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80098fc:	d016      	beq.n	800992c <UART_SetConfig+0x208>
 80098fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8009900:	d818      	bhi.n	8009934 <UART_SetConfig+0x210>
 8009902:	2b80      	cmp	r3, #128	@ 0x80
 8009904:	d00a      	beq.n	800991c <UART_SetConfig+0x1f8>
 8009906:	2b80      	cmp	r3, #128	@ 0x80
 8009908:	d814      	bhi.n	8009934 <UART_SetConfig+0x210>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d002      	beq.n	8009914 <UART_SetConfig+0x1f0>
 800990e:	2b40      	cmp	r3, #64	@ 0x40
 8009910:	d008      	beq.n	8009924 <UART_SetConfig+0x200>
 8009912:	e00f      	b.n	8009934 <UART_SetConfig+0x210>
 8009914:	2300      	movs	r3, #0
 8009916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800991a:	e082      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800991c:	2302      	movs	r3, #2
 800991e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009922:	e07e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009924:	2304      	movs	r3, #4
 8009926:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800992a:	e07a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800992c:	2308      	movs	r3, #8
 800992e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009932:	e076      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009934:	2310      	movs	r3, #16
 8009936:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800993a:	e072      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a35      	ldr	r2, [pc, #212]	@ (8009a18 <UART_SetConfig+0x2f4>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d12a      	bne.n	800999c <UART_SetConfig+0x278>
 8009946:	4b30      	ldr	r3, [pc, #192]	@ (8009a08 <UART_SetConfig+0x2e4>)
 8009948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800994c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009950:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009954:	d01a      	beq.n	800998c <UART_SetConfig+0x268>
 8009956:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800995a:	d81b      	bhi.n	8009994 <UART_SetConfig+0x270>
 800995c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009960:	d00c      	beq.n	800997c <UART_SetConfig+0x258>
 8009962:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009966:	d815      	bhi.n	8009994 <UART_SetConfig+0x270>
 8009968:	2b00      	cmp	r3, #0
 800996a:	d003      	beq.n	8009974 <UART_SetConfig+0x250>
 800996c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009970:	d008      	beq.n	8009984 <UART_SetConfig+0x260>
 8009972:	e00f      	b.n	8009994 <UART_SetConfig+0x270>
 8009974:	2300      	movs	r3, #0
 8009976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800997a:	e052      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800997c:	2302      	movs	r3, #2
 800997e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009982:	e04e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009984:	2304      	movs	r3, #4
 8009986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800998a:	e04a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800998c:	2308      	movs	r3, #8
 800998e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009992:	e046      	b.n	8009a22 <UART_SetConfig+0x2fe>
 8009994:	2310      	movs	r3, #16
 8009996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800999a:	e042      	b.n	8009a22 <UART_SetConfig+0x2fe>
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a17      	ldr	r2, [pc, #92]	@ (8009a00 <UART_SetConfig+0x2dc>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d13a      	bne.n	8009a1c <UART_SetConfig+0x2f8>
 80099a6:	4b18      	ldr	r3, [pc, #96]	@ (8009a08 <UART_SetConfig+0x2e4>)
 80099a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80099b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099b4:	d01a      	beq.n	80099ec <UART_SetConfig+0x2c8>
 80099b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80099ba:	d81b      	bhi.n	80099f4 <UART_SetConfig+0x2d0>
 80099bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099c0:	d00c      	beq.n	80099dc <UART_SetConfig+0x2b8>
 80099c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099c6:	d815      	bhi.n	80099f4 <UART_SetConfig+0x2d0>
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d003      	beq.n	80099d4 <UART_SetConfig+0x2b0>
 80099cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099d0:	d008      	beq.n	80099e4 <UART_SetConfig+0x2c0>
 80099d2:	e00f      	b.n	80099f4 <UART_SetConfig+0x2d0>
 80099d4:	2300      	movs	r3, #0
 80099d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099da:	e022      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099dc:	2302      	movs	r3, #2
 80099de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099e2:	e01e      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099e4:	2304      	movs	r3, #4
 80099e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099ea:	e01a      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099ec:	2308      	movs	r3, #8
 80099ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099f2:	e016      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099f4:	2310      	movs	r3, #16
 80099f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80099fa:	e012      	b.n	8009a22 <UART_SetConfig+0x2fe>
 80099fc:	cfff69f3 	.word	0xcfff69f3
 8009a00:	40008000 	.word	0x40008000
 8009a04:	40013800 	.word	0x40013800
 8009a08:	40021000 	.word	0x40021000
 8009a0c:	40004400 	.word	0x40004400
 8009a10:	40004800 	.word	0x40004800
 8009a14:	40004c00 	.word	0x40004c00
 8009a18:	40005000 	.word	0x40005000
 8009a1c:	2310      	movs	r3, #16
 8009a1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4aae      	ldr	r2, [pc, #696]	@ (8009ce0 <UART_SetConfig+0x5bc>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	f040 8097 	bne.w	8009b5c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a32:	2b08      	cmp	r3, #8
 8009a34:	d823      	bhi.n	8009a7e <UART_SetConfig+0x35a>
 8009a36:	a201      	add	r2, pc, #4	@ (adr r2, 8009a3c <UART_SetConfig+0x318>)
 8009a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a3c:	08009a61 	.word	0x08009a61
 8009a40:	08009a7f 	.word	0x08009a7f
 8009a44:	08009a69 	.word	0x08009a69
 8009a48:	08009a7f 	.word	0x08009a7f
 8009a4c:	08009a6f 	.word	0x08009a6f
 8009a50:	08009a7f 	.word	0x08009a7f
 8009a54:	08009a7f 	.word	0x08009a7f
 8009a58:	08009a7f 	.word	0x08009a7f
 8009a5c:	08009a77 	.word	0x08009a77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a60:	f7fc fc00 	bl	8006264 <HAL_RCC_GetPCLK1Freq>
 8009a64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a66:	e010      	b.n	8009a8a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a68:	4b9e      	ldr	r3, [pc, #632]	@ (8009ce4 <UART_SetConfig+0x5c0>)
 8009a6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a6c:	e00d      	b.n	8009a8a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a6e:	f7fc fb8b 	bl	8006188 <HAL_RCC_GetSysClockFreq>
 8009a72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a74:	e009      	b.n	8009a8a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a7c:	e005      	b.n	8009a8a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009a82:	2301      	movs	r3, #1
 8009a84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009a88:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	f000 8130 	beq.w	8009cf2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a96:	4a94      	ldr	r2, [pc, #592]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009a98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009aa4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009aa6:	697b      	ldr	r3, [r7, #20]
 8009aa8:	685a      	ldr	r2, [r3, #4]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	005b      	lsls	r3, r3, #1
 8009aae:	4413      	add	r3, r2
 8009ab0:	69ba      	ldr	r2, [r7, #24]
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d305      	bcc.n	8009ac2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009abc:	69ba      	ldr	r2, [r7, #24]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d903      	bls.n	8009aca <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ac8:	e113      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009acc:	2200      	movs	r2, #0
 8009ace:	60bb      	str	r3, [r7, #8]
 8009ad0:	60fa      	str	r2, [r7, #12]
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ad6:	4a84      	ldr	r2, [pc, #528]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009ad8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	2200      	movs	r2, #0
 8009ae0:	603b      	str	r3, [r7, #0]
 8009ae2:	607a      	str	r2, [r7, #4]
 8009ae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ae8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009aec:	f7f7 f990 	bl	8000e10 <__aeabi_uldivmod>
 8009af0:	4602      	mov	r2, r0
 8009af2:	460b      	mov	r3, r1
 8009af4:	4610      	mov	r0, r2
 8009af6:	4619      	mov	r1, r3
 8009af8:	f04f 0200 	mov.w	r2, #0
 8009afc:	f04f 0300 	mov.w	r3, #0
 8009b00:	020b      	lsls	r3, r1, #8
 8009b02:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b06:	0202      	lsls	r2, r0, #8
 8009b08:	6979      	ldr	r1, [r7, #20]
 8009b0a:	6849      	ldr	r1, [r1, #4]
 8009b0c:	0849      	lsrs	r1, r1, #1
 8009b0e:	2000      	movs	r0, #0
 8009b10:	460c      	mov	r4, r1
 8009b12:	4605      	mov	r5, r0
 8009b14:	eb12 0804 	adds.w	r8, r2, r4
 8009b18:	eb43 0905 	adc.w	r9, r3, r5
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	469a      	mov	sl, r3
 8009b24:	4693      	mov	fp, r2
 8009b26:	4652      	mov	r2, sl
 8009b28:	465b      	mov	r3, fp
 8009b2a:	4640      	mov	r0, r8
 8009b2c:	4649      	mov	r1, r9
 8009b2e:	f7f7 f96f 	bl	8000e10 <__aeabi_uldivmod>
 8009b32:	4602      	mov	r2, r0
 8009b34:	460b      	mov	r3, r1
 8009b36:	4613      	mov	r3, r2
 8009b38:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b3a:	6a3b      	ldr	r3, [r7, #32]
 8009b3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b40:	d308      	bcc.n	8009b54 <UART_SetConfig+0x430>
 8009b42:	6a3b      	ldr	r3, [r7, #32]
 8009b44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b48:	d204      	bcs.n	8009b54 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	6a3a      	ldr	r2, [r7, #32]
 8009b50:	60da      	str	r2, [r3, #12]
 8009b52:	e0ce      	b.n	8009cf2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009b54:	2301      	movs	r3, #1
 8009b56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009b5a:	e0ca      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	69db      	ldr	r3, [r3, #28]
 8009b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b64:	d166      	bne.n	8009c34 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009b66:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b6a:	2b08      	cmp	r3, #8
 8009b6c:	d827      	bhi.n	8009bbe <UART_SetConfig+0x49a>
 8009b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b74 <UART_SetConfig+0x450>)
 8009b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b74:	08009b99 	.word	0x08009b99
 8009b78:	08009ba1 	.word	0x08009ba1
 8009b7c:	08009ba9 	.word	0x08009ba9
 8009b80:	08009bbf 	.word	0x08009bbf
 8009b84:	08009baf 	.word	0x08009baf
 8009b88:	08009bbf 	.word	0x08009bbf
 8009b8c:	08009bbf 	.word	0x08009bbf
 8009b90:	08009bbf 	.word	0x08009bbf
 8009b94:	08009bb7 	.word	0x08009bb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b98:	f7fc fb64 	bl	8006264 <HAL_RCC_GetPCLK1Freq>
 8009b9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b9e:	e014      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ba0:	f7fc fb76 	bl	8006290 <HAL_RCC_GetPCLK2Freq>
 8009ba4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ba6:	e010      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ba8:	4b4e      	ldr	r3, [pc, #312]	@ (8009ce4 <UART_SetConfig+0x5c0>)
 8009baa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bac:	e00d      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bae:	f7fc faeb 	bl	8006188 <HAL_RCC_GetSysClockFreq>
 8009bb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bb4:	e009      	b.n	8009bca <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bbc:	e005      	b.n	8009bca <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009bc8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	f000 8090 	beq.w	8009cf2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bd6:	4a44      	ldr	r2, [pc, #272]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009bd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009bdc:	461a      	mov	r2, r3
 8009bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009be4:	005a      	lsls	r2, r3, #1
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	085b      	lsrs	r3, r3, #1
 8009bec:	441a      	add	r2, r3
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bf6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bf8:	6a3b      	ldr	r3, [r7, #32]
 8009bfa:	2b0f      	cmp	r3, #15
 8009bfc:	d916      	bls.n	8009c2c <UART_SetConfig+0x508>
 8009bfe:	6a3b      	ldr	r3, [r7, #32]
 8009c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c04:	d212      	bcs.n	8009c2c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c06:	6a3b      	ldr	r3, [r7, #32]
 8009c08:	b29b      	uxth	r3, r3
 8009c0a:	f023 030f 	bic.w	r3, r3, #15
 8009c0e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c10:	6a3b      	ldr	r3, [r7, #32]
 8009c12:	085b      	lsrs	r3, r3, #1
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	f003 0307 	and.w	r3, r3, #7
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	8bfb      	ldrh	r3, [r7, #30]
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	8bfa      	ldrh	r2, [r7, #30]
 8009c28:	60da      	str	r2, [r3, #12]
 8009c2a:	e062      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009c32:	e05e      	b.n	8009cf2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c34:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009c38:	2b08      	cmp	r3, #8
 8009c3a:	d828      	bhi.n	8009c8e <UART_SetConfig+0x56a>
 8009c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c44 <UART_SetConfig+0x520>)
 8009c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c42:	bf00      	nop
 8009c44:	08009c69 	.word	0x08009c69
 8009c48:	08009c71 	.word	0x08009c71
 8009c4c:	08009c79 	.word	0x08009c79
 8009c50:	08009c8f 	.word	0x08009c8f
 8009c54:	08009c7f 	.word	0x08009c7f
 8009c58:	08009c8f 	.word	0x08009c8f
 8009c5c:	08009c8f 	.word	0x08009c8f
 8009c60:	08009c8f 	.word	0x08009c8f
 8009c64:	08009c87 	.word	0x08009c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c68:	f7fc fafc 	bl	8006264 <HAL_RCC_GetPCLK1Freq>
 8009c6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c6e:	e014      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c70:	f7fc fb0e 	bl	8006290 <HAL_RCC_GetPCLK2Freq>
 8009c74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c76:	e010      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c78:	4b1a      	ldr	r3, [pc, #104]	@ (8009ce4 <UART_SetConfig+0x5c0>)
 8009c7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c7c:	e00d      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c7e:	f7fc fa83 	bl	8006188 <HAL_RCC_GetSysClockFreq>
 8009c82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c84:	e009      	b.n	8009c9a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c8c:	e005      	b.n	8009c9a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009c98:	bf00      	nop
    }

    if (pclk != 0U)
 8009c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d028      	beq.n	8009cf2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ca0:	697b      	ldr	r3, [r7, #20]
 8009ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ca4:	4a10      	ldr	r2, [pc, #64]	@ (8009ce8 <UART_SetConfig+0x5c4>)
 8009ca6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009caa:	461a      	mov	r2, r3
 8009cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cae:	fbb3 f2f2 	udiv	r2, r3, r2
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	085b      	lsrs	r3, r3, #1
 8009cb8:	441a      	add	r2, r3
 8009cba:	697b      	ldr	r3, [r7, #20]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cc2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cc4:	6a3b      	ldr	r3, [r7, #32]
 8009cc6:	2b0f      	cmp	r3, #15
 8009cc8:	d910      	bls.n	8009cec <UART_SetConfig+0x5c8>
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009cd0:	d20c      	bcs.n	8009cec <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009cd2:	6a3b      	ldr	r3, [r7, #32]
 8009cd4:	b29a      	uxth	r2, r3
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	60da      	str	r2, [r3, #12]
 8009cdc:	e009      	b.n	8009cf2 <UART_SetConfig+0x5ce>
 8009cde:	bf00      	nop
 8009ce0:	40008000 	.word	0x40008000
 8009ce4:	00f42400 	.word	0x00f42400
 8009ce8:	0800a970 	.word	0x0800a970
      }
      else
      {
        ret = HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	2200      	movs	r2, #0
 8009d06:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009d0e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3730      	adds	r7, #48	@ 0x30
 8009d16:	46bd      	mov	sp, r7
 8009d18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009d1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d28:	f003 0308 	and.w	r3, r3, #8
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d00a      	beq.n	8009d46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	430a      	orrs	r2, r1
 8009d44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d4a:	f003 0301 	and.w	r3, r3, #1
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00a      	beq.n	8009d68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	430a      	orrs	r2, r1
 8009d66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d6c:	f003 0302 	and.w	r3, r3, #2
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d00a      	beq.n	8009d8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	430a      	orrs	r2, r1
 8009d88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8e:	f003 0304 	and.w	r3, r3, #4
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00a      	beq.n	8009dac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	685b      	ldr	r3, [r3, #4]
 8009d9c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	430a      	orrs	r2, r1
 8009daa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db0:	f003 0310 	and.w	r3, r3, #16
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d00a      	beq.n	8009dce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	430a      	orrs	r2, r1
 8009dcc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd2:	f003 0320 	and.w	r3, r3, #32
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d00a      	beq.n	8009df0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	430a      	orrs	r2, r1
 8009dee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d01a      	beq.n	8009e32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	685b      	ldr	r3, [r3, #4]
 8009e02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	430a      	orrs	r2, r1
 8009e10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e1a:	d10a      	bne.n	8009e32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	430a      	orrs	r2, r1
 8009e30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00a      	beq.n	8009e54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	430a      	orrs	r2, r1
 8009e52:	605a      	str	r2, [r3, #4]
  }
}
 8009e54:	bf00      	nop
 8009e56:	370c      	adds	r7, #12
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b098      	sub	sp, #96	@ 0x60
 8009e64:	af02      	add	r7, sp, #8
 8009e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e70:	f7f9 fd64 	bl	800393c <HAL_GetTick>
 8009e74:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f003 0308 	and.w	r3, r3, #8
 8009e80:	2b08      	cmp	r3, #8
 8009e82:	d12f      	bne.n	8009ee4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e88:	9300      	str	r3, [sp, #0]
 8009e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 f88e 	bl	8009fb4 <UART_WaitOnFlagUntilTimeout>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d022      	beq.n	8009ee4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ea6:	e853 3f00 	ldrex	r3, [r3]
 8009eaa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009eb2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	461a      	mov	r2, r3
 8009eba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ebc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ebe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ec2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ec4:	e841 2300 	strex	r3, r2, [r1]
 8009ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009eca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d1e6      	bne.n	8009e9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2220      	movs	r2, #32
 8009ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2200      	movs	r2, #0
 8009edc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ee0:	2303      	movs	r3, #3
 8009ee2:	e063      	b.n	8009fac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f003 0304 	and.w	r3, r3, #4
 8009eee:	2b04      	cmp	r3, #4
 8009ef0:	d149      	bne.n	8009f86 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ef2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009efa:	2200      	movs	r2, #0
 8009efc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 f857 	bl	8009fb4 <UART_WaitOnFlagUntilTimeout>
 8009f06:	4603      	mov	r3, r0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d03c      	beq.n	8009f86 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f14:	e853 3f00 	ldrex	r3, [r3]
 8009f18:	623b      	str	r3, [r7, #32]
   return(result);
 8009f1a:	6a3b      	ldr	r3, [r7, #32]
 8009f1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	461a      	mov	r2, r3
 8009f28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f32:	e841 2300 	strex	r3, r2, [r1]
 8009f36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d1e6      	bne.n	8009f0c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	3308      	adds	r3, #8
 8009f44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	e853 3f00 	ldrex	r3, [r3]
 8009f4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f023 0301 	bic.w	r3, r3, #1
 8009f54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	3308      	adds	r3, #8
 8009f5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f5e:	61fa      	str	r2, [r7, #28]
 8009f60:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f62:	69b9      	ldr	r1, [r7, #24]
 8009f64:	69fa      	ldr	r2, [r7, #28]
 8009f66:	e841 2300 	strex	r3, r2, [r1]
 8009f6a:	617b      	str	r3, [r7, #20]
   return(result);
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1e5      	bne.n	8009f3e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2220      	movs	r2, #32
 8009f76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f82:	2303      	movs	r3, #3
 8009f84:	e012      	b.n	8009fac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2220      	movs	r2, #32
 8009f8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2220      	movs	r2, #32
 8009f92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3758      	adds	r7, #88	@ 0x58
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	60f8      	str	r0, [r7, #12]
 8009fbc:	60b9      	str	r1, [r7, #8]
 8009fbe:	603b      	str	r3, [r7, #0]
 8009fc0:	4613      	mov	r3, r2
 8009fc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fc4:	e04f      	b.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009fc6:	69bb      	ldr	r3, [r7, #24]
 8009fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fcc:	d04b      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009fce:	f7f9 fcb5 	bl	800393c <HAL_GetTick>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	69ba      	ldr	r2, [r7, #24]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d302      	bcc.n	8009fe4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009fde:	69bb      	ldr	r3, [r7, #24]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d101      	bne.n	8009fe8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	e04e      	b.n	800a086 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f003 0304 	and.w	r3, r3, #4
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d037      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2b80      	cmp	r3, #128	@ 0x80
 8009ffa:	d034      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	2b40      	cmp	r3, #64	@ 0x40
 800a000:	d031      	beq.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	69db      	ldr	r3, [r3, #28]
 800a008:	f003 0308 	and.w	r3, r3, #8
 800a00c:	2b08      	cmp	r3, #8
 800a00e:	d110      	bne.n	800a032 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	2208      	movs	r2, #8
 800a016:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f000 f920 	bl	800a25e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2208      	movs	r2, #8
 800a022:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	2200      	movs	r2, #0
 800a02a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a02e:	2301      	movs	r3, #1
 800a030:	e029      	b.n	800a086 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	69db      	ldr	r3, [r3, #28]
 800a038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a03c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a040:	d111      	bne.n	800a066 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a04a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a04c:	68f8      	ldr	r0, [r7, #12]
 800a04e:	f000 f906 	bl	800a25e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2220      	movs	r2, #32
 800a056:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2200      	movs	r2, #0
 800a05e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a062:	2303      	movs	r3, #3
 800a064:	e00f      	b.n	800a086 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	69da      	ldr	r2, [r3, #28]
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	4013      	ands	r3, r2
 800a070:	68ba      	ldr	r2, [r7, #8]
 800a072:	429a      	cmp	r2, r3
 800a074:	bf0c      	ite	eq
 800a076:	2301      	moveq	r3, #1
 800a078:	2300      	movne	r3, #0
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	461a      	mov	r2, r3
 800a07e:	79fb      	ldrb	r3, [r7, #7]
 800a080:	429a      	cmp	r2, r3
 800a082:	d0a0      	beq.n	8009fc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a084:	2300      	movs	r3, #0
}
 800a086:	4618      	mov	r0, r3
 800a088:	3710      	adds	r7, #16
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
	...

0800a090 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b096      	sub	sp, #88	@ 0x58
 800a094:	af00      	add	r7, sp, #0
 800a096:	60f8      	str	r0, [r7, #12]
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	4613      	mov	r3, r2
 800a09c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	68ba      	ldr	r2, [r7, #8]
 800a0a2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	88fa      	ldrh	r2, [r7, #6]
 800a0a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2222      	movs	r2, #34	@ 0x22
 800a0b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d02d      	beq.n	800a122 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0cc:	4a40      	ldr	r2, [pc, #256]	@ (800a1d0 <UART_Start_Receive_DMA+0x140>)
 800a0ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0d6:	4a3f      	ldr	r2, [pc, #252]	@ (800a1d4 <UART_Start_Receive_DMA+0x144>)
 800a0d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0e0:	4a3d      	ldr	r2, [pc, #244]	@ (800a1d8 <UART_Start_Receive_DMA+0x148>)
 800a0e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	3324      	adds	r3, #36	@ 0x24
 800a0fa:	4619      	mov	r1, r3
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a100:	461a      	mov	r2, r3
 800a102:	88fb      	ldrh	r3, [r7, #6]
 800a104:	f7fa fede 	bl	8004ec4 <HAL_DMA_Start_IT>
 800a108:	4603      	mov	r3, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d009      	beq.n	800a122 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	2210      	movs	r2, #16
 800a112:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2220      	movs	r2, #32
 800a11a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	e051      	b.n	800a1c6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	691b      	ldr	r3, [r3, #16]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d018      	beq.n	800a15c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a132:	e853 3f00 	ldrex	r3, [r3]
 800a136:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a13a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a13e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	461a      	mov	r2, r3
 800a146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a148:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a14a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a14c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a14e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a150:	e841 2300 	strex	r3, r2, [r1]
 800a154:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a156:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d1e6      	bne.n	800a12a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	3308      	adds	r3, #8
 800a162:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a166:	e853 3f00 	ldrex	r3, [r3]
 800a16a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16e:	f043 0301 	orr.w	r3, r3, #1
 800a172:	653b      	str	r3, [r7, #80]	@ 0x50
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	3308      	adds	r3, #8
 800a17a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a17c:	637a      	str	r2, [r7, #52]	@ 0x34
 800a17e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a180:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a182:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a184:	e841 2300 	strex	r3, r2, [r1]
 800a188:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a18a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d1e5      	bne.n	800a15c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	3308      	adds	r3, #8
 800a196:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	e853 3f00 	ldrex	r3, [r3]
 800a19e:	613b      	str	r3, [r7, #16]
   return(result);
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	3308      	adds	r3, #8
 800a1ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a1b0:	623a      	str	r2, [r7, #32]
 800a1b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b4:	69f9      	ldr	r1, [r7, #28]
 800a1b6:	6a3a      	ldr	r2, [r7, #32]
 800a1b8:	e841 2300 	strex	r3, r2, [r1]
 800a1bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a1be:	69bb      	ldr	r3, [r7, #24]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d1e5      	bne.n	800a190 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3758      	adds	r7, #88	@ 0x58
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}
 800a1ce:	bf00      	nop
 800a1d0:	0800a3e9 	.word	0x0800a3e9
 800a1d4:	0800a51d 	.word	0x0800a51d
 800a1d8:	0800a563 	.word	0x0800a563

0800a1dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b08f      	sub	sp, #60	@ 0x3c
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ea:	6a3b      	ldr	r3, [r7, #32]
 800a1ec:	e853 3f00 	ldrex	r3, [r3]
 800a1f0:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1f2:	69fb      	ldr	r3, [r7, #28]
 800a1f4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a1f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	461a      	mov	r2, r3
 800a200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a202:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a204:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a206:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a208:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a20a:	e841 2300 	strex	r3, r2, [r1]
 800a20e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a212:	2b00      	cmp	r3, #0
 800a214:	d1e6      	bne.n	800a1e4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	3308      	adds	r3, #8
 800a21c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	e853 3f00 	ldrex	r3, [r3]
 800a224:	60bb      	str	r3, [r7, #8]
   return(result);
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a22c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	3308      	adds	r3, #8
 800a234:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a236:	61ba      	str	r2, [r7, #24]
 800a238:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23a:	6979      	ldr	r1, [r7, #20]
 800a23c:	69ba      	ldr	r2, [r7, #24]
 800a23e:	e841 2300 	strex	r3, r2, [r1]
 800a242:	613b      	str	r3, [r7, #16]
   return(result);
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d1e5      	bne.n	800a216 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2220      	movs	r2, #32
 800a24e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a252:	bf00      	nop
 800a254:	373c      	adds	r7, #60	@ 0x3c
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr

0800a25e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a25e:	b480      	push	{r7}
 800a260:	b095      	sub	sp, #84	@ 0x54
 800a262:	af00      	add	r7, sp, #0
 800a264:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a26e:	e853 3f00 	ldrex	r3, [r3]
 800a272:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a276:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a27a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	461a      	mov	r2, r3
 800a282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a284:	643b      	str	r3, [r7, #64]	@ 0x40
 800a286:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a288:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a28a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a28c:	e841 2300 	strex	r3, r2, [r1]
 800a290:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a294:	2b00      	cmp	r3, #0
 800a296:	d1e6      	bne.n	800a266 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	3308      	adds	r3, #8
 800a29e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2a0:	6a3b      	ldr	r3, [r7, #32]
 800a2a2:	e853 3f00 	ldrex	r3, [r3]
 800a2a6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a2ae:	f023 0301 	bic.w	r3, r3, #1
 800a2b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3308      	adds	r3, #8
 800a2ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a2be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2c4:	e841 2300 	strex	r3, r2, [r1]
 800a2c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1e3      	bne.n	800a298 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d118      	bne.n	800a30a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	e853 3f00 	ldrex	r3, [r3]
 800a2e4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	f023 0310 	bic.w	r3, r3, #16
 800a2ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a2f6:	61bb      	str	r3, [r7, #24]
 800a2f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2fa:	6979      	ldr	r1, [r7, #20]
 800a2fc:	69ba      	ldr	r2, [r7, #24]
 800a2fe:	e841 2300 	strex	r3, r2, [r1]
 800a302:	613b      	str	r3, [r7, #16]
   return(result);
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d1e6      	bne.n	800a2d8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2220      	movs	r2, #32
 800a30e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2200      	movs	r2, #0
 800a316:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2200      	movs	r2, #0
 800a31c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a31e:	bf00      	nop
 800a320:	3754      	adds	r7, #84	@ 0x54
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr

0800a32a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b090      	sub	sp, #64	@ 0x40
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a336:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f003 0320 	and.w	r3, r3, #32
 800a342:	2b00      	cmp	r3, #0
 800a344:	d137      	bne.n	800a3b6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a348:	2200      	movs	r2, #0
 800a34a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a34e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3308      	adds	r3, #8
 800a354:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a358:	e853 3f00 	ldrex	r3, [r3]
 800a35c:	623b      	str	r3, [r7, #32]
   return(result);
 800a35e:	6a3b      	ldr	r3, [r7, #32]
 800a360:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a364:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a366:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	3308      	adds	r3, #8
 800a36c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a36e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a370:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a372:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a374:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a376:	e841 2300 	strex	r3, r2, [r1]
 800a37a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1e5      	bne.n	800a34e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	e853 3f00 	ldrex	r3, [r3]
 800a38e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a396:	637b      	str	r3, [r7, #52]	@ 0x34
 800a398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	461a      	mov	r2, r3
 800a39e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3a0:	61fb      	str	r3, [r7, #28]
 800a3a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a4:	69b9      	ldr	r1, [r7, #24]
 800a3a6:	69fa      	ldr	r2, [r7, #28]
 800a3a8:	e841 2300 	strex	r3, r2, [r1]
 800a3ac:	617b      	str	r3, [r7, #20]
   return(result);
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d1e6      	bne.n	800a382 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a3b4:	e004      	b.n	800a3c0 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800a3b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a3bc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a3be:	4798      	blx	r3
}
 800a3c0:	bf00      	nop
 800a3c2:	3740      	adds	r7, #64	@ 0x40
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3dc:	68f8      	ldr	r0, [r7, #12]
 800a3de:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3e0:	bf00      	nop
 800a3e2:	3710      	adds	r7, #16
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd80      	pop	{r7, pc}

0800a3e8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b09c      	sub	sp, #112	@ 0x70
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f003 0320 	and.w	r3, r3, #32
 800a400:	2b00      	cmp	r3, #0
 800a402:	d171      	bne.n	800a4e8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a404:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a406:	2200      	movs	r2, #0
 800a408:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a40c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a412:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a414:	e853 3f00 	ldrex	r3, [r3]
 800a418:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a41a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a41c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a420:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a422:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	461a      	mov	r2, r3
 800a428:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a42a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a42c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a42e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a430:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a432:	e841 2300 	strex	r3, r2, [r1]
 800a436:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a438:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1e6      	bne.n	800a40c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a43e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	3308      	adds	r3, #8
 800a444:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a448:	e853 3f00 	ldrex	r3, [r3]
 800a44c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a44e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a450:	f023 0301 	bic.w	r3, r3, #1
 800a454:	667b      	str	r3, [r7, #100]	@ 0x64
 800a456:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3308      	adds	r3, #8
 800a45c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a45e:	647a      	str	r2, [r7, #68]	@ 0x44
 800a460:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a462:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a464:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a466:	e841 2300 	strex	r3, r2, [r1]
 800a46a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a46c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1e5      	bne.n	800a43e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	3308      	adds	r3, #8
 800a478:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a47c:	e853 3f00 	ldrex	r3, [r3]
 800a480:	623b      	str	r3, [r7, #32]
   return(result);
 800a482:	6a3b      	ldr	r3, [r7, #32]
 800a484:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a488:	663b      	str	r3, [r7, #96]	@ 0x60
 800a48a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	3308      	adds	r3, #8
 800a490:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a492:	633a      	str	r2, [r7, #48]	@ 0x30
 800a494:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a496:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a49a:	e841 2300 	strex	r3, r2, [r1]
 800a49e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d1e5      	bne.n	800a472 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a4a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4a8:	2220      	movs	r2, #32
 800a4aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d118      	bne.n	800a4e8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	e853 3f00 	ldrex	r3, [r3]
 800a4c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	f023 0310 	bic.w	r3, r3, #16
 800a4ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4d4:	61fb      	str	r3, [r7, #28]
 800a4d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d8:	69b9      	ldr	r1, [r7, #24]
 800a4da:	69fa      	ldr	r2, [r7, #28]
 800a4dc:	e841 2300 	strex	r3, r2, [r1]
 800a4e0:	617b      	str	r3, [r7, #20]
   return(result);
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d1e6      	bne.n	800a4b6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d109      	bne.n	800a50a <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800a4f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a4fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a4fe:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a502:	4611      	mov	r1, r2
 800a504:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a506:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a508:	e004      	b.n	800a514 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800a50a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a50c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a510:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a512:	4798      	blx	r3
}
 800a514:	bf00      	nop
 800a516:	3770      	adds	r7, #112	@ 0x70
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}

0800a51c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a528:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	2201      	movs	r2, #1
 800a52e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a534:	2b01      	cmp	r3, #1
 800a536:	d10b      	bne.n	800a550 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a53e:	68fa      	ldr	r2, [r7, #12]
 800a540:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800a544:	0852      	lsrs	r2, r2, #1
 800a546:	b292      	uxth	r2, r2
 800a548:	4611      	mov	r1, r2
 800a54a:	68f8      	ldr	r0, [r7, #12]
 800a54c:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a54e:	e004      	b.n	800a55a <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a556:	68f8      	ldr	r0, [r7, #12]
 800a558:	4798      	blx	r3
}
 800a55a:	bf00      	nop
 800a55c:	3710      	adds	r7, #16
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}

0800a562 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a562:	b580      	push	{r7, lr}
 800a564:	b086      	sub	sp, #24
 800a566:	af00      	add	r7, sp, #0
 800a568:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a56e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a576:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a57e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a58a:	2b80      	cmp	r3, #128	@ 0x80
 800a58c:	d109      	bne.n	800a5a2 <UART_DMAError+0x40>
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	2b21      	cmp	r3, #33	@ 0x21
 800a592:	d106      	bne.n	800a5a2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	2200      	movs	r2, #0
 800a598:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a59c:	6978      	ldr	r0, [r7, #20]
 800a59e:	f7ff fe1d 	bl	800a1dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	689b      	ldr	r3, [r3, #8]
 800a5a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5ac:	2b40      	cmp	r3, #64	@ 0x40
 800a5ae:	d109      	bne.n	800a5c4 <UART_DMAError+0x62>
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2b22      	cmp	r3, #34	@ 0x22
 800a5b4:	d106      	bne.n	800a5c4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a5be:	6978      	ldr	r0, [r7, #20]
 800a5c0:	f7ff fe4d 	bl	800a25e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5ca:	f043 0210 	orr.w	r2, r3, #16
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a5da:	6978      	ldr	r0, [r7, #20]
 800a5dc:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a5de:	bf00      	nop
 800a5e0:	3718      	adds	r7, #24
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}

0800a5e6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b084      	sub	sp, #16
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2200      	movs	r2, #0
 800a600:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a60a:	68f8      	ldr	r0, [r7, #12]
 800a60c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a60e:	bf00      	nop
 800a610:	3710      	adds	r7, #16
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}

0800a616 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b088      	sub	sp, #32
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	e853 3f00 	ldrex	r3, [r3]
 800a62a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a632:	61fb      	str	r3, [r7, #28]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	461a      	mov	r2, r3
 800a63a:	69fb      	ldr	r3, [r7, #28]
 800a63c:	61bb      	str	r3, [r7, #24]
 800a63e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a640:	6979      	ldr	r1, [r7, #20]
 800a642:	69ba      	ldr	r2, [r7, #24]
 800a644:	e841 2300 	strex	r3, r2, [r1]
 800a648:	613b      	str	r3, [r7, #16]
   return(result);
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d1e6      	bne.n	800a61e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2220      	movs	r2, #32
 800a654:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a668:	bf00      	nop
 800a66a:	3720      	adds	r7, #32
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a670:	b480      	push	{r7}
 800a672:	b083      	sub	sp, #12
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a678:	bf00      	nop
 800a67a:	370c      	adds	r7, #12
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr

0800a684 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a684:	b480      	push	{r7}
 800a686:	b083      	sub	sp, #12
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a68c:	bf00      	nop
 800a68e:	370c      	adds	r7, #12
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr

0800a698 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a698:	b480      	push	{r7}
 800a69a:	b083      	sub	sp, #12
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a6a0:	bf00      	nop
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b085      	sub	sp, #20
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d101      	bne.n	800a6c2 <HAL_UARTEx_DisableFifoMode+0x16>
 800a6be:	2302      	movs	r3, #2
 800a6c0:	e027      	b.n	800a712 <HAL_UARTEx_DisableFifoMode+0x66>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2224      	movs	r2, #36	@ 0x24
 800a6ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	681a      	ldr	r2, [r3, #0]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f022 0201 	bic.w	r2, r2, #1
 800a6e8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a6f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2220      	movs	r2, #32
 800a704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2200      	movs	r2, #0
 800a70c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a710:	2300      	movs	r3, #0
}
 800a712:	4618      	mov	r0, r3
 800a714:	3714      	adds	r7, #20
 800a716:	46bd      	mov	sp, r7
 800a718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71c:	4770      	bx	lr

0800a71e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a71e:	b580      	push	{r7, lr}
 800a720:	b084      	sub	sp, #16
 800a722:	af00      	add	r7, sp, #0
 800a724:	6078      	str	r0, [r7, #4]
 800a726:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a72e:	2b01      	cmp	r3, #1
 800a730:	d101      	bne.n	800a736 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a732:	2302      	movs	r3, #2
 800a734:	e02d      	b.n	800a792 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2201      	movs	r2, #1
 800a73a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2224      	movs	r2, #36	@ 0x24
 800a742:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	681a      	ldr	r2, [r3, #0]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f022 0201 	bic.w	r2, r2, #1
 800a75c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	683a      	ldr	r2, [r7, #0]
 800a76e:	430a      	orrs	r2, r1
 800a770:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f000 f850 	bl	800a818 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2220      	movs	r2, #32
 800a784:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3710      	adds	r7, #16
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}

0800a79a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b084      	sub	sp, #16
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
 800a7a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d101      	bne.n	800a7b2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a7ae:	2302      	movs	r3, #2
 800a7b0:	e02d      	b.n	800a80e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2224      	movs	r2, #36	@ 0x24
 800a7be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	681a      	ldr	r2, [r3, #0]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f022 0201 	bic.w	r2, r2, #1
 800a7d8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	689b      	ldr	r3, [r3, #8]
 800a7e0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	683a      	ldr	r2, [r7, #0]
 800a7ea:	430a      	orrs	r2, r1
 800a7ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 f812 	bl	800a818 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2220      	movs	r2, #32
 800a800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2200      	movs	r2, #0
 800a808:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a80c:	2300      	movs	r3, #0
}
 800a80e:	4618      	mov	r0, r3
 800a810:	3710      	adds	r7, #16
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
	...

0800a818 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a818:	b480      	push	{r7}
 800a81a:	b085      	sub	sp, #20
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a824:	2b00      	cmp	r3, #0
 800a826:	d108      	bne.n	800a83a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2201      	movs	r2, #1
 800a82c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2201      	movs	r2, #1
 800a834:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a838:	e031      	b.n	800a89e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a83a:	2308      	movs	r3, #8
 800a83c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a83e:	2308      	movs	r3, #8
 800a840:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	689b      	ldr	r3, [r3, #8]
 800a848:	0e5b      	lsrs	r3, r3, #25
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	f003 0307 	and.w	r3, r3, #7
 800a850:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	0f5b      	lsrs	r3, r3, #29
 800a85a:	b2db      	uxtb	r3, r3
 800a85c:	f003 0307 	and.w	r3, r3, #7
 800a860:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a862:	7bbb      	ldrb	r3, [r7, #14]
 800a864:	7b3a      	ldrb	r2, [r7, #12]
 800a866:	4911      	ldr	r1, [pc, #68]	@ (800a8ac <UARTEx_SetNbDataToProcess+0x94>)
 800a868:	5c8a      	ldrb	r2, [r1, r2]
 800a86a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a86e:	7b3a      	ldrb	r2, [r7, #12]
 800a870:	490f      	ldr	r1, [pc, #60]	@ (800a8b0 <UARTEx_SetNbDataToProcess+0x98>)
 800a872:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a874:	fb93 f3f2 	sdiv	r3, r3, r2
 800a878:	b29a      	uxth	r2, r3
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a880:	7bfb      	ldrb	r3, [r7, #15]
 800a882:	7b7a      	ldrb	r2, [r7, #13]
 800a884:	4909      	ldr	r1, [pc, #36]	@ (800a8ac <UARTEx_SetNbDataToProcess+0x94>)
 800a886:	5c8a      	ldrb	r2, [r1, r2]
 800a888:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a88c:	7b7a      	ldrb	r2, [r7, #13]
 800a88e:	4908      	ldr	r1, [pc, #32]	@ (800a8b0 <UARTEx_SetNbDataToProcess+0x98>)
 800a890:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a892:	fb93 f3f2 	sdiv	r3, r3, r2
 800a896:	b29a      	uxth	r2, r3
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a89e:	bf00      	nop
 800a8a0:	3714      	adds	r7, #20
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a8:	4770      	bx	lr
 800a8aa:	bf00      	nop
 800a8ac:	0800a988 	.word	0x0800a988
 800a8b0:	0800a990 	.word	0x0800a990

0800a8b4 <memset>:
 800a8b4:	4402      	add	r2, r0
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d100      	bne.n	800a8be <memset+0xa>
 800a8bc:	4770      	bx	lr
 800a8be:	f803 1b01 	strb.w	r1, [r3], #1
 800a8c2:	e7f9      	b.n	800a8b8 <memset+0x4>

0800a8c4 <__libc_init_array>:
 800a8c4:	b570      	push	{r4, r5, r6, lr}
 800a8c6:	4d0d      	ldr	r5, [pc, #52]	@ (800a8fc <__libc_init_array+0x38>)
 800a8c8:	4c0d      	ldr	r4, [pc, #52]	@ (800a900 <__libc_init_array+0x3c>)
 800a8ca:	1b64      	subs	r4, r4, r5
 800a8cc:	10a4      	asrs	r4, r4, #2
 800a8ce:	2600      	movs	r6, #0
 800a8d0:	42a6      	cmp	r6, r4
 800a8d2:	d109      	bne.n	800a8e8 <__libc_init_array+0x24>
 800a8d4:	4d0b      	ldr	r5, [pc, #44]	@ (800a904 <__libc_init_array+0x40>)
 800a8d6:	4c0c      	ldr	r4, [pc, #48]	@ (800a908 <__libc_init_array+0x44>)
 800a8d8:	f000 f826 	bl	800a928 <_init>
 800a8dc:	1b64      	subs	r4, r4, r5
 800a8de:	10a4      	asrs	r4, r4, #2
 800a8e0:	2600      	movs	r6, #0
 800a8e2:	42a6      	cmp	r6, r4
 800a8e4:	d105      	bne.n	800a8f2 <__libc_init_array+0x2e>
 800a8e6:	bd70      	pop	{r4, r5, r6, pc}
 800a8e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8ec:	4798      	blx	r3
 800a8ee:	3601      	adds	r6, #1
 800a8f0:	e7ee      	b.n	800a8d0 <__libc_init_array+0xc>
 800a8f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8f6:	4798      	blx	r3
 800a8f8:	3601      	adds	r6, #1
 800a8fa:	e7f2      	b.n	800a8e2 <__libc_init_array+0x1e>
 800a8fc:	0800a9a0 	.word	0x0800a9a0
 800a900:	0800a9a0 	.word	0x0800a9a0
 800a904:	0800a9a0 	.word	0x0800a9a0
 800a908:	0800a9a4 	.word	0x0800a9a4

0800a90c <memcpy>:
 800a90c:	440a      	add	r2, r1
 800a90e:	4291      	cmp	r1, r2
 800a910:	f100 33ff 	add.w	r3, r0, #4294967295
 800a914:	d100      	bne.n	800a918 <memcpy+0xc>
 800a916:	4770      	bx	lr
 800a918:	b510      	push	{r4, lr}
 800a91a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a91e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a922:	4291      	cmp	r1, r2
 800a924:	d1f9      	bne.n	800a91a <memcpy+0xe>
 800a926:	bd10      	pop	{r4, pc}

0800a928 <_init>:
 800a928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a92a:	bf00      	nop
 800a92c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a92e:	bc08      	pop	{r3}
 800a930:	469e      	mov	lr, r3
 800a932:	4770      	bx	lr

0800a934 <_fini>:
 800a934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a936:	bf00      	nop
 800a938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a93a:	bc08      	pop	{r3}
 800a93c:	469e      	mov	lr, r3
 800a93e:	4770      	bx	lr
