-------------------------------Clock 1-------------------------------
                           ROB
+-------+-------+---------------+-------+------+-------+
| Entry |  Busy |  Instruction  | State | Dest | Value |
+-------+-------+---------------+-------+------+-------+
|   1   |  True | fld f6,32(x2) | Issue |  f6  |  None |
|   2   | False |      None     |  None | None |  None |
|   3   | False |      None     |  None | None |  None |
|   4   | False |      None     |  None | None |  None |
|   5   | False |      None     |  None | None |  None |
|   6   | False |      None     |  None | None |  None |
|   7   | False |      None     |  None | None |  None |
+-------+-------+---------------+-------+------+-------+
                         ReservationStation
+--------+-------+------+----------+------+------+------+------+------+
|  Name  |  Busy |  Op  |    Vj    |  Vk  |  Qj  |  Qk  | Dest |  A   |
+--------+-------+------+----------+------+------+------+------+------+
| Load1  |  True | fld  | Regs[x2] | None | None | None |  1   |  32  |
| Load2  | False | None |   None   | None | None | None | None | None |
|  Add1  | False | None |   None   | None | None | None | None | None |
|  Add2  | False | None |   None   | None | None | None | None | None |
|  Add3  | False | None |   None   | None | None | None | None | None |
| Mult1  | False | None |   None   | None | None | None | None | None |
| Mult2  | False | None |   None   | None | None | None | None | None |
| Store1 | False | None |   None   | None | None | None | None | None |
| Store2 | False | None |   None   | None | None | None | None | None |
|  Int1  | False | None |   None   | None | None | None | None | None |
|  Int2  | False | None |   None   | None | None | None | None | None |
+--------+-------+------+----------+------+------+------+------+------+
                                   Registers
+---------+-------+-------+-------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+
|   Reg   |   f0  |   f1  |   f2  |   f3  |   f4  |   f5  |  f6  |   f7  |   f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------+-------+-------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+
| Reorder |  None |  None |  None |  None |  None |  None |  1   |  None |  None |  None |  None |  None |  None |  None |
|   Busy  | False | False | False | False | False | False | True | False | False | False | False | False | False | False |
|  Value  |   0   |   0   |   0   |   0   |   0   |   0   |  0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |
+---------+-------+-------+-------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+

-------------------------------Clock 2-------------------------------
                           ROB
+-------+-------+---------------+---------+------+-------+
| Entry |  Busy |  Instruction  |  State  | Dest | Value |
+-------+-------+---------------+---------+------+-------+
|   1   |  True | fld f6,32(x2) | Execute |  f6  |  None |
|   2   |  True | fld f2,44(x3) |  Issue  |  f2  |  None |
|   3   | False |      None     |   None  | None |  None |
|   4   | False |      None     |   None  | None |  None |
|   5   | False |      None     |   None  | None |  None |
|   6   | False |      None     |   None  | None |  None |
|   7   | False |      None     |   None  | None |  None |
+-------+-------+---------------+---------+------+-------+
                         ReservationStation
+--------+-------+------+----------+------+------+------+------+-------------+
|  Name  |  Busy |  Op  |    Vj    |  Vk  |  Qj  |  Qk  | Dest |      A      |
+--------+-------+------+----------+------+------+------+------+-------------+
| Load1  |  True | fld  | Regs[x2] | None | None | None |  1   | Regs[x2]+32 |
| Load2  |  True | fld  | Regs[x3] | None | None | None |  2   |      44     |
|  Add1  | False | None |   None   | None | None | None | None |     None    |
|  Add2  | False | None |   None   | None | None | None | None |     None    |
|  Add3  | False | None |   None   | None | None | None | None |     None    |
| Mult1  | False | None |   None   | None | None | None | None |     None    |
| Mult2  | False | None |   None   | None | None | None | None |     None    |
| Store1 | False | None |   None   | None | None | None | None |     None    |
| Store2 | False | None |   None   | None | None | None | None |     None    |
|  Int1  | False | None |   None   | None | None | None | None |     None    |
|  Int2  | False | None |   None   | None | None | None | None |     None    |
+--------+-------+------+----------+------+------+------+------+-------------+
                                   Registers
+---------+-------+-------+------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+
|   Reg   |   f0  |   f1  |  f2  |   f3  |   f4  |   f5  |  f6  |   f7  |   f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------+-------+------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+
| Reorder |  None |  None |  2   |  None |  None |  None |  1   |  None |  None |  None |  None |  None |  None |  None |
|   Busy  | False | False | True | False | False | False | True | False | False | False | False | False | False | False |
|  Value  |   0   |   0   |  0   |   0   |   0   |   0   |  0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |
+---------+-------+-------+------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+

-------------------------------Clock 3-------------------------------
                           ROB
+-------+-------+-----------------+--------------+------+-------+
| Entry |  Busy |   Instruction   |    State     | Dest | Value |
+-------+-------+-----------------+--------------+------+-------+
|   1   |  True |  fld f6,32(x2)  | MemoryAccess |  f6  |  None |
|   2   |  True |  fld f2,44(x3)  |   Execute    |  f2  |  None |
|   3   |  True | fmul.d f0,f2,f4 |    Issue     |  f0  |  None |
|   4   | False |       None      |     None     | None |  None |
|   5   | False |       None      |     None     | None |  None |
|   6   | False |       None      |     None     | None |  None |
|   7   | False |       None      |     None     | None |  None |
+-------+-------+-----------------+--------------+------+-------+
                         ReservationStation
+--------+-------+--------+----------+----------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |    Vk    |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+----------+------+------+------+-------------+
| Load1  |  True |  fld   | Regs[x2] |   None   | None | None |  1   | Regs[x2]+32 |
| Load2  |  True |  fld   | Regs[x3] |   None   | None | None |  2   | Regs[x3]+44 |
|  Add1  | False |  None  |   None   |   None   | None | None | None |     None    |
|  Add2  | False |  None  |   None   |   None   | None | None | None |     None    |
|  Add3  | False |  None  |   None   |   None   | None | None | None |     None    |
| Mult1  |  True | fmul.d |   None   | Regs[f4] |  2   | None |  3   |     None    |
| Mult2  | False |  None  |   None   |   None   | None | None | None |     None    |
| Store1 | False |  None  |   None   |   None   | None | None | None |     None    |
| Store2 | False |  None  |   None   |   None   | None | None | None |     None    |
|  Int1  | False |  None  |   None   |   None   | None | None | None |     None    |
|  Int2  | False |  None  |   None   |   None   | None | None | None |     None    |
+--------+-------+--------+----------+----------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |  f2  |   f3  |   f4  |   f5  |  f6  |   f7  |   f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+
| Reorder |  3   |  None |  2   |  None |  None |  None |  1   |  None |  None |  None |  None |  None |  None |  None |
|   Busy  | True | False | True | False | False | False | True | False | False | False | False | False | False | False |
|  Value  |  0   |   0   |  0   |   0   |   0   |   0   |  0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------+-------+-------+-------+------+-------+-------+-------+-------+-------+-------+-------+

-------------------------------Clock 4-------------------------------
                           ROB
+-------+-------+-----------------+--------------+------+------------------+
| Entry |  Busy |   Instruction   |    State     | Dest |      Value       |
+-------+-------+-----------------+--------------+------+------------------+
|   1   |  True |  fld f6,32(x2)  | WriteResult  |  f6  | Mem[Regs[x2]+32] |
|   2   |  True |  fld f2,44(x3)  | MemoryAccess |  f2  |       None       |
|   3   |  True | fmul.d f0,f2,f4 |    Issue     |  f0  |       None       |
|   4   |  True | fsub.d f8,f2,f6 |    Issue     |  f8  |       None       |
|   5   | False |       None      |     None     | None |       None       |
|   6   | False |       None      |     None     | None |       None       |
|   7   | False |       None      |     None     | None |       None       |
+-------+-------+-----------------+--------------+------+------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  |  True |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  |  True | fsub.d |   None   | Mem[Regs[x2]+32] |  2   | None |  4   |     None    |
|  Add2  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d |   None   |     Regs[f4]     |  2   | None |  3   |     None    |
| Mult2  | False |  None  |   None   |       None       | None | None | None |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------+-------+-------+-------+------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |  f2  |   f3  |   f4  |   f5  |  f6  |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------+-------+-------+-------+------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  3   |  None |  2   |  None |  None |  None |  1   |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False | True | False | False | False | True | False | True | False | False | False | False | False |
|  Value  |  0   |   0   |  0   |   0   |   0   |   0   |  0   |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------+-------+-------+-------+------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 5-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |      Value       |
+-------+-------+-----------------+-------------+------+------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  | Mem[Regs[x2]+32] |
|   2   |  True |  fld f2,44(x3)  | WriteResult |  f2  | Mem[Regs[x3]+44] |
|   3   |  True | fmul.d f0,f2,f4 |    Issue    |  f0  |       None       |
|   4   |  True | fsub.d f8,f2,f6 |    Issue    |  f8  |       None       |
|   5   |  True | fdiv.d f0,f0,f6 |    Issue    |  f0  |       None       |
|   6   | False |       None      |     None    | None |       None       |
|   7   | False |       None      |     None    | None |       None       |
+-------+-------+-----------------+-------------+------+------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  |  True | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d |   None   |     Regs[f6]     |  3   | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |  f2  |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |  2   |  None |  None |  None |        1         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False | True | False | False | False |      False       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   |  0   |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 6-------------------------------
                           ROB
+-------+-------+-----------------+---------+------+------------------+
| Entry |  Busy |   Instruction   |  State  | Dest |      Value       |
+-------+-------+-----------------+---------+------+------------------+
|   1   | False |  fld f6,32(x2)  |  Commit |  f6  | Mem[Regs[x2]+32] |
|   2   | False |  fld f2,44(x3)  |  Commit |  f2  | Mem[Regs[x3]+44] |
|   3   |  True | fmul.d f0,f2,f4 | Execute |  f0  |       None       |
|   4   |  True | fsub.d f8,f2,f6 | Execute |  f8  |       None       |
|   5   |  True | fdiv.d f0,f0,f6 |  Issue  |  f0  |       None       |
|   6   |  True | fadd.d f6,f8,f2 |  Issue  |  f6  |       None       |
|   7   | False |       None      |   None  | None |       None       |
+-------+-------+-----------------+---------+------+------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  |  True | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  |  True | fadd.d |   None   |     Regs[f2]     |  4   | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d |   None   |     Regs[f6]     |  3   | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 7-------------------------------
                           ROB
+-------+-------+-----------------+---------+------+------------------+
| Entry |  Busy |   Instruction   |  State  | Dest |      Value       |
+-------+-------+-----------------+---------+------+------------------+
|   1   | False |  fld f6,32(x2)  |  Commit |  f6  | Mem[Regs[x2]+32] |
|   2   | False |  fld f2,44(x3)  |  Commit |  f2  | Mem[Regs[x3]+44] |
|   3   |  True | fmul.d f0,f2,f4 | Execute |  f0  |       None       |
|   4   |  True | fsub.d f8,f2,f6 | Execute |  f8  |       None       |
|   5   |  True | fdiv.d f0,f0,f6 |  Issue  |  f0  |       None       |
|   6   |  True | fadd.d f6,f8,f2 |  Issue  |  f6  |       None       |
|   7   | False |       None      |   None  | None |       None       |
+-------+-------+-----------------+---------+------+------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  |  True | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  |  True | fadd.d |   None   |     Regs[f2]     |  4   | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d |   None   |     Regs[f6]     |  3   | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 8-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   |  True | fmul.d f0,f2,f4 |   Execute   |  f0  |            None           |
|   4   |  True | fsub.d f8,f2,f6 | WriteResult |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |    Issue    |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 |    Issue    |  f6  |            None           |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  |  True | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d |   None   |     Regs[f6]     |  3   | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 9-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   |  True | fmul.d f0,f2,f4 |   Execute   |  f0  |            None           |
|   4   |  True | fsub.d f8,f2,f6 | WriteResult |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |    Issue    |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 |   Execute   |  f6  |            None           |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  |  True | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d |   None   |     Regs[f6]     |  3   | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 10-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   |  True | fmul.d f0,f2,f4 |   Execute   |  f0  |            None           |
|   4   |  True | fsub.d f8,f2,f6 | WriteResult |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |    Issue    |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 |   Execute   |  f6  |            None           |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  |  True | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d |   None   |     Regs[f6]     |  3   | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 11-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   |  True | fmul.d f0,f2,f4 |   Execute   |  f0  |            None           |
|   4   |  True | fsub.d f8,f2,f6 | WriteResult |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |    Issue    |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  |  True | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d |   None   |     Regs[f6]     |  3   | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 12-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   |  True | fmul.d f0,f2,f4 | WriteResult |  f0  |     Regs[f2]*Regs[f4]     |
|   4   |  True | fsub.d f8,f2,f6 | WriteResult |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |    Issue    |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |  f0  |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |  5   |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  | True | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  |  0   |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 13-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   |  True | fsub.d f8,f2,f6 | WriteResult |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |  f8  |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |  4   |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False | True | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   |  0   |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+------+-------+-------+-------+-------+-------+

-------------------------------Clock 14-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 15-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 16-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 17-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 18-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 19-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 20-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 21-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 22-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 23-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 24-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 |   Execute   |  f0  |            None           |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  |  True | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 25-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   |  True | fdiv.d f0,f0,f6 | WriteResult |  f0  |     Regs[f0]/Regs[f6]     |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  | False | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |        True       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f2]*Regs[f4] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 26-------------------------------
                           ROB
+-------+-------+-----------------+-------------+------+---------------------------+
| Entry |  Busy |   Instruction   |    State    | Dest |           Value           |
+-------+-------+-----------------+-------------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  |    Commit   |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  |    Commit   |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 |    Commit   |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 |    Commit   |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   | False | fdiv.d f0,f0,f6 |    Commit   |  f0  |     Regs[f0]/Regs[f6]     |
|   6   |  True | fadd.d f6,f8,f2 | WriteResult |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |     None    | None |            None           |
+-------+-------+-----------------+-------------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  | False | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |        f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |        6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |       False       | False |      False       | False | False | False |       True       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f0]/Regs[f6] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Mem[Regs[x2]+32] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+------------------+-------+---------------------------+-------+-------+-------+-------+-------+

-------------------------------Clock 27-------------------------------
                           ROB
+-------+-------+-----------------+--------+------+---------------------------+
| Entry |  Busy |   Instruction   | State  | Dest |           Value           |
+-------+-------+-----------------+--------+------+---------------------------+
|   1   | False |  fld f6,32(x2)  | Commit |  f6  |      Mem[Regs[x2]+32]     |
|   2   | False |  fld f2,44(x3)  | Commit |  f2  |      Mem[Regs[x3]+44]     |
|   3   | False | fmul.d f0,f2,f4 | Commit |  f0  |     Regs[f2]*Regs[f4]     |
|   4   | False | fsub.d f8,f2,f6 | Commit |  f8  | Regs[f2]-Mem[Regs[x2]+32] |
|   5   | False | fdiv.d f0,f0,f6 | Commit |  f0  |     Regs[f0]/Regs[f6]     |
|   6   | False | fadd.d f6,f8,f2 | Commit |  f6  |     Regs[f8]-Regs[f2]     |
|   7   | False |       None      |  None  | None |            None           |
+-------+-------+-----------------+--------+------+---------------------------+
                         ReservationStation
+--------+-------+--------+----------+------------------+------+------+------+-------------+
|  Name  |  Busy |   Op   |    Vj    |        Vk        |  Qj  |  Qk  | Dest |      A      |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
| Load1  | False |  fld   | Regs[x2] |       None       | None | None |  1   | Regs[x2]+32 |
| Load2  | False |  fld   | Regs[x3] |       None       | None | None |  2   | Regs[x3]+44 |
|  Add1  | False | fsub.d | Regs[f2] | Mem[Regs[x2]+32] | None | None |  4   |     None    |
|  Add2  | False | fadd.d | Regs[f8] |     Regs[f2]     | None | None |  6   |     None    |
|  Add3  | False |  None  |   None   |       None       | None | None | None |     None    |
| Mult1  | False | fmul.d | Regs[f2] |     Regs[f4]     | None | None |  3   |     None    |
| Mult2  | False | fdiv.d | Regs[f0] |     Regs[f6]     | None | None |  5   |     None    |
| Store1 | False |  None  |   None   |       None       | None | None | None |     None    |
| Store2 | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int1  | False |  None  |   None   |       None       | None | None | None |     None    |
|  Int2  | False |  None  |   None   |       None       | None | None | None |     None    |
+--------+-------+--------+----------+------------------+------+------+------+-------------+
                                   Registers
+---------+-------------------+-------+------------------+-------+-------+-------+-------------------+-------+---------------------------+-------+-------+-------+-------+-------+
|   Reg   |         f0        |   f1  |        f2        |   f3  |   f4  |   f5  |         f6        |   f7  |             f8            |   f9  |  f10  |   x1  |   x2  |   x3  |
+---------+-------------------+-------+------------------+-------+-------+-------+-------------------+-------+---------------------------+-------+-------+-------+-------+-------+
| Reorder |         5         |  None |        2         |  None |  None |  None |         6         |  None |             4             |  None |  None |  None |  None |  None |
|   Busy  |       False       | False |      False       | False | False | False |       False       | False |           False           | False | False | False | False | False |
|  Value  | Regs[f0]/Regs[f6] |   0   | Mem[Regs[x3]+44] |   0   |   0   |   0   | Regs[f8]-Regs[f2] |   0   | Regs[f2]-Mem[Regs[x2]+32] |   0   |   0   |   0   |   0   |   0   |
+---------+-------------------+-------+------------------+-------+-------+-------+-------------------+-------+---------------------------+-------+-------+-------+-------+-------+

