/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az208-178
+ date
Sat Mar 27 02:55:54 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1616813754
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 27 2021 (02:48:01)
Run date:          Mar 27 2021 (02:55:55+0000)
Run host:          fv-az208-178.05upjekokejuhnmbb10ujlxs0c.cx.internal.cloudapp.net (pid=107136)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az208-178
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121240KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=f7552c2c-dfec-f34e-8cea-0b191d242d31, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1041-azure, OSVersion="#43-Ubuntu SMP Fri Feb 26 10:21:20 UTC 2021", HostName=fv-az208-178, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121240KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00332151 sec
      iterations=10000000... time=0.0323392 sec
      iterations=100000000... time=0.324072 sec
      iterations=300000000... time=0.952858 sec
      iterations=600000000... time=1.94074 sec
      iterations=600000000... time=1.41944 sec
      result: 2.30195 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00353062 sec
      iterations=10000000... time=0.033763 sec
      iterations=100000000... time=0.333946 sec
      iterations=300000000... time=1.01756 sec
      result: 9.43435 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201591 sec
      iterations=10000000... time=0.0212045 sec
      iterations=100000000... time=0.21794 sec
      iterations=500000000... time=1.08577 sec
      result: 7.36803 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000155301 sec
      iterations=10000... time=0.00158091 sec
      iterations=100000... time=0.0156837 sec
      iterations=1000000... time=0.159807 sec
      iterations=7000000... time=1.11632 sec
      result: 1.59474 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000560103 sec
      iterations=10000... time=0.00562983 sec
      iterations=100000... time=0.0537509 sec
      iterations=1000000... time=0.528063 sec
      iterations=2000000... time=1.06441 sec
      result: 5.32205 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.09e-05 sec
      iterations=1000... time=0.000306602 sec
      iterations=10000... time=0.00315512 sec
      iterations=100000... time=0.031304 sec
      iterations=1000000... time=0.328197 sec
      iterations=3000000... time=0.959225 sec
      iterations=6000000... time=1.92106 sec
      result: 76.7575 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.2e-06 sec
      iterations=10... time=5.18e-05 sec
      iterations=100... time=0.000503403 sec
      iterations=1000... time=0.00505853 sec
      iterations=10000... time=0.0505355 sec
      iterations=100000... time=0.5237 sec
      iterations=200000... time=1.05007 sec
      result: 37.4465 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.1e-06 sec
      iterations=10000... time=3.18e-05 sec
      iterations=100000... time=0.000309402 sec
      iterations=1000000... time=0.00317002 sec
      iterations=10000000... time=0.0321268 sec
      iterations=100000000... time=0.321274 sec
      iterations=300000000... time=0.958409 sec
      iterations=600000000... time=1.92643 sec
      result: 0.401339 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.37e-05 sec
      iterations=10000... time=0.000331602 sec
      iterations=100000... time=0.00250292 sec
      iterations=1000000... time=0.0256725 sec
      iterations=10000000... time=0.255566 sec
      iterations=40000000... time=0.990514 sec
      iterations=80000000... time=1.98641 sec
      result: 3.10377 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.96e-05 sec
      iterations=1000... time=0.000302002 sec
      iterations=10000... time=0.00341432 sec
      iterations=100000... time=0.0326393 sec
      iterations=1000000... time=0.323903 sec
      iterations=3000000... time=0.980653 sec
      iterations=6000000... time=1.95253 sec
      result: 75.5204 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.7e-06 sec
      iterations=10... time=9.6701e-05 sec
      iterations=100... time=0.000968009 sec
      iterations=1000... time=0.00945459 sec
      iterations=10000... time=0.0935442 sec
      iterations=100000... time=0.910463 sec
      iterations=200000... time=1.82591 sec
      result: 21.5353 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.51e-05 sec
      iterations=10... time=0.000236902 sec
      iterations=100... time=0.00234752 sec
      iterations=1000... time=0.0230447 sec
      iterations=10000... time=0.235832 sec
      iterations=50000... time=1.20418 sec
      result: 0.0717502 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.2001e-05 sec
      iterations=10... time=0.000392803 sec
      iterations=100... time=0.00415534 sec
      iterations=1000... time=0.0403716 sec
      iterations=10000... time=0.418716 sec
      iterations=30000... time=1.21968 sec
      result: 0.299267 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00657497 sec
      iterations=10... time=0.0654473 sec
      iterations=100... time=0.661028 sec
      iterations=200... time=1.3182 sec
      result: 0.373293 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00318119 sec
      iterations=10000000... time=0.0315414 sec
      iterations=100000000... time=0.31319 sec
      iterations=400000000... time=1.28034 sec
      iterations=400000000... time=0.958548 sec
      result: 2.48608 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00326519 sec
      iterations=10000000... time=0.0330166 sec
      iterations=100000000... time=0.336155 sec
      iterations=300000000... time=1.01249 sec
      result: 9.48159 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00210887 sec
      iterations=10000000... time=0.0210762 sec
      iterations=100000000... time=0.216419 sec
      iterations=500000000... time=1.10975 sec
      result: 7.20884 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000155101 sec
      iterations=10000... time=0.00154301 sec
      iterations=100000... time=0.0156437 sec
      iterations=1000000... time=0.159322 sec
      iterations=7000000... time=1.11516 sec
      result: 1.59308 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000566255 sec
      iterations=10000... time=0.0056741 sec
      iterations=100000... time=0.0615389 sec
      iterations=1000000... time=0.547816 sec
      iterations=2000000... time=1.09724 sec
      result: 5.4862 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.2e-06 sec
      iterations=100... time=2.875e-05 sec
      iterations=1000... time=0.000320303 sec
      iterations=10000... time=0.00299573 sec
      iterations=100000... time=0.0319796 sec
      iterations=1000000... time=0.318782 sec
      iterations=3000000... time=0.970862 sec
      iterations=6000000... time=1.90935 sec
      result: 77.2285 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.8e-06 sec
      iterations=10... time=5.3051e-05 sec
      iterations=100... time=0.00112201 sec
      iterations=1000... time=0.0055203 sec
      iterations=10000... time=0.0560224 sec
      iterations=100000... time=0.58597 sec
      iterations=200000... time=1.17855 sec
      result: 33.3644 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.4e-06 sec
      iterations=10000... time=3.0301e-05 sec
      iterations=100000... time=0.000297702 sec
      iterations=1000000... time=0.00317232 sec
      iterations=10000000... time=0.0323938 sec
      iterations=100000000... time=0.323279 sec
      iterations=300000000... time=0.956279 sec
      iterations=600000000... time=1.93687 sec
      result: 0.403514 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.39e-05 sec
      iterations=10000... time=0.000214951 sec
      iterations=100000... time=0.00215217 sec
      iterations=1000000... time=0.0218519 sec
      iterations=10000000... time=0.222662 sec
      iterations=50000000... time=1.12378 sec
      result: 2.80944 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=3.85e-06 sec
      iterations=100... time=3.2801e-05 sec
      iterations=1000... time=0.000374702 sec
      iterations=10000... time=0.00328317 sec
      iterations=100000... time=0.0370359 sec
      iterations=1000000... time=0.333079 sec
      iterations=3000000... time=1.02843 sec
      result: 71.6897 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.3e-06 sec
      iterations=10... time=9.33e-05 sec
      iterations=100... time=0.000934006 sec
      iterations=1000... time=0.00908097 sec
      iterations=10000... time=0.0918577 sec
      iterations=100000... time=0.953931 sec
      iterations=200000... time=1.88612 sec
      result: 20.8479 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.1e-06 sec
      iterations=10... time=3.03e-05 sec
      iterations=100... time=0.000283848 sec
      iterations=1000... time=0.00275814 sec
      iterations=10000... time=0.0280176 sec
      iterations=100000... time=0.278668 sec
      iterations=400000... time=1.15624 sec
      result: 0.252196 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.545e-05 sec
      iterations=10... time=0.0001321 sec
      iterations=100... time=0.00134031 sec
      iterations=1000... time=0.0134074 sec
      iterations=10000... time=0.135417 sec
      iterations=80000... time=1.12357 sec
      result: 0.415246 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00154781 sec
      iterations=10... time=0.015943 sec
      iterations=100... time=0.171716 sec
      iterations=600... time=1.03398 sec
      result: 1.42771 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Mar 27 02:56:58 UTC 2021
+ echo Done.
Done.
  Elapsed time: 64.8 s
