

================================================================
== Vitis HLS Report for 'conv_fprop3'
================================================================
* Date:           Wed Mar 12 17:42:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop3_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_conv_fprop3_Pipeline_1_fu_241                                |conv_fprop3_Pipeline_1                                |        2|        ?|  6.600 ns|         ?|    1|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248  |conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263                 |conv_fprop3_Pipeline_VITIS_LOOP_189_3                 |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_1      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_175_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_79_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_81_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 26 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 15 8 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 15 
26 --> 27 
27 --> 28 
28 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:172]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 30 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c5_conv_layer_map_w" [../source/hls.cpp:171]   --->   Operation 31 'read' 'c5_conv_layer_map_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c5_conv_layer_map_h" [../source/hls.cpp:171]   --->   Operation 32 'read' 'c5_conv_layer_map_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.29ns)   --->   "%size = mul i32 %c5_conv_layer_map_h_read, i32 %c5_conv_layer_map_w_read" [../source/hls.cpp:171]   --->   Operation 33 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i32 %c5_conv_layer_map_w_read" [../source/hls.cpp:172]   --->   Operation 34 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln172 = store i31 0, i31 %i" [../source/hls.cpp:172]   --->   Operation 35 'store' 'store_ln172' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 36 [1/2] (2.29ns)   --->   "%size = mul i32 %c5_conv_layer_map_h_read, i32 %c5_conv_layer_map_w_read" [../source/hls.cpp:171]   --->   Operation 36 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln168 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:168]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer_map_w"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer_map_h"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer_map_count"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer_map_data"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer_map_error"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer_map_b"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer_map_db"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer_kernel_w"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer_kernel_h"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s4_pooling_layer_kernel_count"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s4_pooling_layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %s4_pooling_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %s4_pooling_layer_kernel"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s4_pooling_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s4_pooling_layer_map_common"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_map_w"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_map_h"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_map_count"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_data"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_error"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_b"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_db"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_kernel_w"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_kernel_h"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c5_conv_layer_kernel_count"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c5_conv_layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %c5_conv_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %c5_conv_layer_kernel"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c5_conv_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c5_conv_layer_map_common"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pconnection, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pconnection"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c5_conv_layer_map_count"   --->   Operation 94 'read' 'c5_conv_layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.88ns)   --->   "%empty = icmp_eq  i32 %size, i32 0" [../source/hls.cpp:171]   --->   Operation 95 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%s4_pooling_layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s4_pooling_layer_map_count"   --->   Operation 96 'read' 's4_pooling_layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %c5_conv_layer_map_count_read"   --->   Operation 97 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.body" [../source/hls.cpp:172]   --->   Operation 98 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [../source/hls.cpp:172]   --->   Operation 99 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i31 %i_2" [../source/hls.cpp:172]   --->   Operation 100 'zext' 'zext_ln172_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp_slt  i32 %zext_ln172_1, i32 %c5_conv_layer_map_count_read" [../source/hls.cpp:172]   --->   Operation 101 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.87ns)   --->   "%add_ln172 = add i31 %i_2, i31 1" [../source/hls.cpp:172]   --->   Operation 102 'add' 'add_ln172' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.end44.loopexit, void %for.body.split" [../source/hls.cpp:172]   --->   Operation 103 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln172_1 = trunc i31 %i_2" [../source/hls.cpp:172]   --->   Operation 104 'trunc' 'trunc_ln172_1' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i31 %i_2" [../source/hls.cpp:172]   --->   Operation 105 'zext' 'zext_ln172' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln172_1, i10 0" [../source/hls.cpp:191]   --->   Operation 106 'bitconcatenate' 'tmp' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln172_2 = trunc i31 %i_2" [../source/hls.cpp:172]   --->   Operation 107 'trunc' 'trunc_ln172_2' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../source/hls.cpp:172]   --->   Operation 108 'specloopname' 'specloopname_ln172' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %empty, void %memset.loop.preheader, void %VITIS_LOOP_175_2" [../source/hls.cpp:174]   --->   Operation 109 'br' 'br_ln174' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (1.26ns)   --->   "%call_ln171 = call void @conv_fprop3_Pipeline_1, i64 %c5_conv_layer_map_common, i32 %size" [../source/hls.cpp:171]   --->   Operation 110 'call' 'call_ln171' <Predicate = (icmp_ln172 & !empty)> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [../source/hls.cpp:194]   --->   Operation 111 'ret' 'ret_ln194' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 112 [1/2] (2.38ns)   --->   "%call_ln171 = call void @conv_fprop3_Pipeline_1, i64 %c5_conv_layer_map_common, i32 %size" [../source/hls.cpp:171]   --->   Operation 112 'call' 'call_ln171' <Predicate = (!empty)> <Delay = 2.38> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_175_2"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%c5_conv_layer_kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c5_conv_layer_kernel_w" [../source/hls.cpp:185]   --->   Operation 114 'read' 'c5_conv_layer_kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i32 %c5_conv_layer_kernel_w_read" [../source/hls.cpp:185]   --->   Operation 115 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%c5_conv_layer_kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c5_conv_layer_kernel_h" [../source/hls.cpp:185]   --->   Operation 116 'read' 'c5_conv_layer_kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %c5_conv_layer_kernel_h_read" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 117 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.88ns)   --->   "%empty_19 = icmp_sgt  i32 %c5_conv_layer_kernel_h_read, i32 0" [../source/hls.cpp:185]   --->   Operation 118 'icmp' 'empty_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_19, i31 %trunc_ln79, i31 0" [../source/hls.cpp:185]   --->   Operation 119 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.88ns)   --->   "%empty_20 = icmp_sgt  i32 %c5_conv_layer_kernel_w_read, i32 0" [../source/hls.cpp:185]   --->   Operation 120 'icmp' 'empty_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_20, i31 %trunc_ln185, i31 0" [../source/hls.cpp:185]   --->   Operation 121 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i31 %smax" [../source/hls.cpp:184]   --->   Operation 122 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i31 %smax1" [../source/hls.cpp:184]   --->   Operation 123 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (2.29ns)   --->   "%mul_ln184 = mul i62 %zext_ln184, i62 %zext_ln184_1" [../source/hls.cpp:184]   --->   Operation 124 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%s4_pooling_layer_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s4_pooling_layer_map_w" [../source/hls.cpp:184]   --->   Operation 125 'read' 's4_pooling_layer_map_w_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %s4_pooling_layer_map_w_read" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 126 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (2.29ns)   --->   "%mul_ln184 = mul i62 %zext_ln184, i62 %zext_ln184_1" [../source/hls.cpp:184]   --->   Operation 127 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.38ns)   --->   "%br_ln175 = br void %for.body6" [../source/hls.cpp:175]   --->   Operation 128 'br' 'br_ln175' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_175_2, i31 %add_ln175, void %for.inc" [../source/hls.cpp:175]   --->   Operation 129 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i31 %j" [../source/hls.cpp:175]   --->   Operation 130 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.88ns)   --->   "%icmp_ln175 = icmp_slt  i32 %zext_ln175, i32 %s4_pooling_layer_map_count_read" [../source/hls.cpp:175]   --->   Operation 131 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.87ns)   --->   "%add_ln175 = add i31 %j, i31 1" [../source/hls.cpp:175]   --->   Operation 132 'add' 'add_ln175' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %VITIS_LOOP_189_3.loopexit, void %for.body6.split" [../source/hls.cpp:175]   --->   Operation 133 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i31 %j" [../source/hls.cpp:175]   --->   Operation 134 'trunc' 'trunc_ln175' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln175_1 = trunc i31 %j" [../source/hls.cpp:175]   --->   Operation 135 'trunc' 'trunc_ln175_1' <Predicate = (icmp_ln175)> <Delay = 0.00>
ST_8 : Operation 136 [3/3] (0.99ns) (grouped into DSP with root node add_ln177)   --->   "%mul_ln177 = mul i11 %trunc_ln175_1, i11 %empty_18" [../source/hls.cpp:177]   --->   Operation 136 'mul' 'mul_ln177' <Predicate = (icmp_ln175)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_b_addr = getelementptr i64 %c5_conv_layer_map_b, i64 0, i64 %zext_ln172" [../source/hls.cpp:172]   --->   Operation 137 'getelementptr' 'c5_conv_layer_map_b_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (1.20ns)   --->   "%c5_conv_layer_map_b_load = load i7 %c5_conv_layer_map_b_addr" [../source/hls.cpp:172]   --->   Operation 138 'load' 'c5_conv_layer_map_b_load' <Predicate = (!icmp_ln175)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_8 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln172 = store i31 %add_ln172, i31 %i" [../source/hls.cpp:172]   --->   Operation 139 'store' 'store_ln172' <Predicate = (!icmp_ln175)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node add_ln177)   --->   "%mul_ln177 = mul i11 %trunc_ln175_1, i11 %empty_18" [../source/hls.cpp:177]   --->   Operation 140 'mul' 'mul_ln177' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln177)   --->   "%mul_ln177 = mul i11 %trunc_ln175_1, i11 %empty_18" [../source/hls.cpp:177]   --->   Operation 141 'mul' 'mul_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 142 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln177 = add i11 %mul_ln177, i11 %trunc_ln172_2" [../source/hls.cpp:177]   --->   Operation 142 'add' 'add_ln177' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.18>
ST_11 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln177 = add i11 %mul_ln177, i11 %trunc_ln172_2" [../source/hls.cpp:177]   --->   Operation 143 'add' 'add_ln177' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i11 %add_ln177" [../source/hls.cpp:178]   --->   Operation 144 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%pconnection_addr = getelementptr i1 %pconnection, i64 0, i64 %zext_ln178" [../source/hls.cpp:178]   --->   Operation 145 'getelementptr' 'pconnection_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [2/2] (0.53ns)   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:178]   --->   Operation 146 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln175, i10 0" [../source/hls.cpp:88->../source/hls.cpp:183]   --->   Operation 147 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../source/hls.cpp:175]   --->   Operation 148 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/2] ( I:0.53ns O:0.53ns )   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:178]   --->   Operation 149 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %pconnection_load, void %for.inc, void %if.end" [../source/hls.cpp:178]   --->   Operation 150 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%c5_conv_layer_kernel_addr = getelementptr i3200 %c5_conv_layer_kernel, i64 0, i64 %zext_ln178" [../source/hls.cpp:178]   --->   Operation 151 'getelementptr' 'c5_conv_layer_kernel_addr' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (1.64ns)   --->   "%c5_conv_layer_kernel_load = load i11 %c5_conv_layer_kernel_addr" [../source/hls.cpp:178]   --->   Operation 152 'load' 'c5_conv_layer_kernel_load' <Predicate = (pconnection_load)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>

State 13 <SV = 12> <Delay = 1.64>
ST_13 : Operation 153 [1/2] ( I:1.64ns O:1.64ns )   --->   "%c5_conv_layer_kernel_load = load i11 %c5_conv_layer_kernel_addr" [../source/hls.cpp:178]   --->   Operation 153 'load' 'c5_conv_layer_kernel_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>
ST_13 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2.i" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 154 'br' 'br_ln79' <Predicate = true> <Delay = 0.38>

State 14 <SV = 13> <Delay = 1.70>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %if.end, i31 %add_ln79, void %for.inc32.i.loopexit" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 155 'phi' 'i_1' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %i_1" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 156 'zext' 'zext_ln79' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.88ns)   --->   "%icmp_ln79 = icmp_slt  i32 %zext_ln79, i32 %c5_conv_layer_map_h_read" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 157 'icmp' 'icmp_ln79' <Predicate = (pconnection_load)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.87ns)   --->   "%add_ln79 = add i31 %i_1, i31 1" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 158 'add' 'add_ln79' <Predicate = (pconnection_load)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc.loopexit, void %VITIS_LOOP_81_2.i.split" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 159 'br' 'br_ln79' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = trunc i31 %i_1" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 160 'trunc' 'trunc_ln79_2' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln79_3 = trunc i31 %i_1" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 161 'trunc' 'trunc_ln79_3' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 162 'specloopname' 'specloopname_ln79' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.70ns)   --->   "%empty_21 = mul i10 %trunc_ln79_3, i10 %trunc_ln172" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 163 'mul' 'empty_21' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3.i" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 164 'br' 'br_ln81' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.38>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 165 'br' 'br_ln0' <Predicate = (pconnection_load & !icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.body6" [../source/hls.cpp:175]   --->   Operation 166 'br' 'br_ln175' <Predicate = (!icmp_ln79) | (!pconnection_load)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.92>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %VITIS_LOOP_81_2.i.split, i31 %add_ln81, void %VITIS_LOOP_84_3.i.split" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 167 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i31 %j_1" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 168 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.88ns)   --->   "%icmp_ln81 = icmp_slt  i32 %zext_ln81, i32 %c5_conv_layer_map_w_read" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 169 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.87ns)   --->   "%add_ln81 = add i31 %j_1, i31 1" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 170 'add' 'add_ln81' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc32.i.loopexit, void %VITIS_LOOP_84_3.i.split" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 171 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %j_1" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 172 'trunc' 'trunc_ln81' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i31 %j_1" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 173 'trunc' 'trunc_ln81_1' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 174 [2/2] (0.00ns)   --->   "%call_ln185 = call void @conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %c5_conv_layer_kernel_w_read, i62 %mul_ln184, i17 %trunc_ln79_2, i17 %trunc_ln79_1, i32 %c5_conv_layer_kernel_w_read, i17 %trunc_ln81, i17 %tmp_1, i64 %s4_pooling_layer_map_data, i3200 %c5_conv_layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:185]   --->   Operation 174 'call' 'call_ln185' <Predicate = (icmp_ln81)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 175 [1/1] (0.72ns)   --->   "%add_ln91 = add i10 %trunc_ln81_1, i10 %empty_21" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 175 'add' 'add_ln91' <Predicate = (icmp_ln81)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i10 %add_ln91" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 176 'zext' 'zext_ln91' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%c5_conv_layer_map_common_addr = getelementptr i64 %c5_conv_layer_map_common, i64 0, i64 %zext_ln91" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 177 'getelementptr' 'c5_conv_layer_map_common_addr' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 178 [2/2] (1.20ns)   --->   "%c5_conv_layer_map_common_load = load i10 %c5_conv_layer_map_common_addr" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 178 'load' 'c5_conv_layer_map_common_load' <Predicate = (icmp_ln81)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2.i" [../source/hls.cpp:79->../source/hls.cpp:183]   --->   Operation 179 'br' 'br_ln79' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.20>
ST_16 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln185 = call void @conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %c5_conv_layer_kernel_w_read, i62 %mul_ln184, i17 %trunc_ln79_2, i17 %trunc_ln79_1, i32 %c5_conv_layer_kernel_w_read, i17 %trunc_ln81, i17 %tmp_1, i64 %s4_pooling_layer_map_data, i3200 %c5_conv_layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:185]   --->   Operation 180 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 181 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c5_conv_layer_map_common_load = load i10 %c5_conv_layer_map_common_addr" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 181 'load' 'c5_conv_layer_map_common_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 182 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast i64 %c5_conv_layer_map_common_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 183 'bitcast' 'bitcast_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [8/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 184 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 185 [7/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 185 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 186 [6/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 186 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 187 [5/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 187 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 188 [4/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 188 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 189 [3/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 189 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 190 [2/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 190 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.90>
ST_24 : Operation 191 [1/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 191 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 192 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln91_1 = bitcast i64 %add28_i" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 193 'bitcast' 'bitcast_ln91_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln91 = store i64 %bitcast_ln91_1, i10 %c5_conv_layer_map_common_addr" [../source/hls.cpp:91->../source/hls.cpp:183]   --->   Operation 194 'store' 'store_ln91' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3.i" [../source/hls.cpp:81->../source/hls.cpp:183]   --->   Operation 195 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 1.20>
ST_26 : Operation 196 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c5_conv_layer_map_b_load = load i7 %c5_conv_layer_map_b_addr" [../source/hls.cpp:172]   --->   Operation 196 'load' 'c5_conv_layer_map_b_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 27 <SV = 9> <Delay = 1.26>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%empty_22 = bitcast i64 %c5_conv_layer_map_b_load" [../source/hls.cpp:172]   --->   Operation 197 'bitcast' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [2/2] (1.26ns)   --->   "%call_ln171 = call void @conv_fprop3_Pipeline_VITIS_LOOP_189_3, i32 %size, i17 %tmp, i64 %c5_conv_layer_map_data, i64 %c5_conv_layer_map_common, i64 %empty_22" [../source/hls.cpp:171]   --->   Operation 198 'call' 'call_ln171' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 10> <Delay = 0.00>
ST_28 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln171 = call void @conv_fprop3_Pipeline_VITIS_LOOP_189_3, i32 %size, i17 %tmp, i64 %c5_conv_layer_map_data, i64 %c5_conv_layer_map_common, i64 %empty_22" [../source/hls.cpp:171]   --->   Operation 199 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.body" [../source/hls.cpp:172]   --->   Operation 200 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ ap_core]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_part]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_parent]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer_map_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer_map_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer_map_b]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer_map_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer_kernel_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer_kernel_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s4_pooling_layer_kernel]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ s4_pooling_layer_map_common]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_kernel_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_kernel_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c5_conv_layer_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c5_conv_layer_map_common]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pconnection]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                               (alloca        ) [ 01111111111111111111111111111]
sum_loc                         (alloca        ) [ 00111111111111111111111111111]
c5_conv_layer_map_w_read        (read          ) [ 00111111111111111111111111111]
c5_conv_layer_map_h_read        (read          ) [ 00111111111111111111111111111]
trunc_ln172                     (trunc         ) [ 00111111111111111111111111111]
store_ln172                     (store         ) [ 00000000000000000000000000000]
size                            (mul           ) [ 00011111111111111111111111111]
spectopmodule_ln168             (spectopmodule ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0                 (specbitsmap   ) [ 00000000000000000000000000000]
c5_conv_layer_map_count_read    (read          ) [ 00001111111111111111111111111]
empty                           (icmp          ) [ 00001111111111111111111111111]
s4_pooling_layer_map_count_read (read          ) [ 00001111111111111111111111111]
empty_18                        (trunc         ) [ 00001111111111111111111111111]
br_ln172                        (br            ) [ 00000000000000000000000000000]
i_2                             (load          ) [ 00000000000000000000000000000]
zext_ln172_1                    (zext          ) [ 00000000000000000000000000000]
icmp_ln172                      (icmp          ) [ 00001111111111111111111111111]
add_ln172                       (add           ) [ 00000111111111111111111111000]
br_ln172                        (br            ) [ 00000000000000000000000000000]
trunc_ln172_1                   (trunc         ) [ 00000000000000000000000000000]
zext_ln172                      (zext          ) [ 00000111111111111111111111000]
tmp                             (bitconcatenate) [ 00000111111111111111111111111]
trunc_ln172_2                   (trunc         ) [ 00000111111111111111111111000]
specloopname_ln172              (specloopname  ) [ 00000000000000000000000000000]
br_ln174                        (br            ) [ 00000000000000000000000000000]
ret_ln194                       (ret           ) [ 00000000000000000000000000000]
call_ln171                      (call          ) [ 00000000000000000000000000000]
br_ln0                          (br            ) [ 00000000000000000000000000000]
c5_conv_layer_kernel_w_read     (read          ) [ 00000011111111111111111111000]
trunc_ln185                     (trunc         ) [ 00000000000000000000000000000]
c5_conv_layer_kernel_h_read     (read          ) [ 00000000000000000000000000000]
trunc_ln79                      (trunc         ) [ 00000000000000000000000000000]
empty_19                        (icmp          ) [ 00000000000000000000000000000]
smax                            (select        ) [ 00000010000000000000000000000]
empty_20                        (icmp          ) [ 00000000000000000000000000000]
smax1                           (select        ) [ 00000010000000000000000000000]
zext_ln184                      (zext          ) [ 00000001000000000000000000000]
zext_ln184_1                    (zext          ) [ 00000001000000000000000000000]
s4_pooling_layer_map_w_read     (read          ) [ 00000000000000000000000000000]
trunc_ln79_1                    (trunc         ) [ 00000000111111111111111111000]
mul_ln184                       (mul           ) [ 00000000111111111111111111000]
br_ln175                        (br            ) [ 00001111111111111111111111111]
j                               (phi           ) [ 00000000100000000000000000000]
zext_ln175                      (zext          ) [ 00000000000000000000000000000]
icmp_ln175                      (icmp          ) [ 00001111111111111111111111111]
add_ln175                       (add           ) [ 00001111111111111111111111111]
br_ln175                        (br            ) [ 00000000000000000000000000000]
trunc_ln175                     (trunc         ) [ 00000000011110000000000000000]
trunc_ln175_1                   (trunc         ) [ 00000000011000000000000000000]
c5_conv_layer_map_b_addr        (getelementptr ) [ 00000000000000000000000000100]
store_ln172                     (store         ) [ 00000000000000000000000000000]
mul_ln177                       (mul           ) [ 00000000000100000000000000000]
add_ln177                       (add           ) [ 00000000000000000000000000000]
zext_ln178                      (zext          ) [ 00000000000010000000000000000]
pconnection_addr                (getelementptr ) [ 00000000000010000000000000000]
tmp_1                           (bitconcatenate) [ 00000000000001111111111111000]
specloopname_ln175              (specloopname  ) [ 00000000000000000000000000000]
pconnection_load                (load          ) [ 00001111111111111111111111111]
br_ln178                        (br            ) [ 00000000000000000000000000000]
c5_conv_layer_kernel_addr       (getelementptr ) [ 00000000000001000000000000000]
c5_conv_layer_kernel_load       (load          ) [ 00001111111110111111111111111]
br_ln79                         (br            ) [ 00001111111111111111111111111]
i_1                             (phi           ) [ 00000000000000100000000000000]
zext_ln79                       (zext          ) [ 00000000000000000000000000000]
icmp_ln79                       (icmp          ) [ 00001111111111111111111111111]
add_ln79                        (add           ) [ 00001111111111111111111111111]
br_ln79                         (br            ) [ 00000000000000000000000000000]
trunc_ln79_2                    (trunc         ) [ 00000000000000011111111111000]
trunc_ln79_3                    (trunc         ) [ 00000000000000000000000000000]
specloopname_ln79               (specloopname  ) [ 00000000000000000000000000000]
empty_21                        (mul           ) [ 00000000000000011111111111000]
br_ln81                         (br            ) [ 00001111111111111111111111111]
br_ln0                          (br            ) [ 00000000000000000000000000000]
br_ln175                        (br            ) [ 00001111111111111111111111111]
j_1                             (phi           ) [ 00000000000000010000000000000]
zext_ln81                       (zext          ) [ 00000000000000000000000000000]
icmp_ln81                       (icmp          ) [ 00001111111111111111111111111]
add_ln81                        (add           ) [ 00001111111111111111111111111]
br_ln81                         (br            ) [ 00000000000000000000000000000]
trunc_ln81                      (trunc         ) [ 00000000000000001000000000000]
trunc_ln81_1                    (trunc         ) [ 00000000000000000000000000000]
add_ln91                        (add           ) [ 00000000000000000000000000000]
zext_ln91                       (zext          ) [ 00000000000000000000000000000]
c5_conv_layer_map_common_addr   (getelementptr ) [ 00000000000000001111111111000]
br_ln79                         (br            ) [ 00001111111111111111111111111]
call_ln185                      (call          ) [ 00000000000000000000000000000]
c5_conv_layer_map_common_load   (load          ) [ 00000000000000000100000000000]
sum_loc_load                    (load          ) [ 00000000000000000011111110000]
bitcast_ln91                    (bitcast       ) [ 00000000000000000011111110000]
add28_i                         (dadd          ) [ 00000000000000000000000001000]
specloopname_ln81               (specloopname  ) [ 00000000000000000000000000000]
bitcast_ln91_1                  (bitcast       ) [ 00000000000000000000000000000]
store_ln91                      (store         ) [ 00000000000000000000000000000]
br_ln81                         (br            ) [ 00001111111111111111111111111]
c5_conv_layer_map_b_load        (load          ) [ 00000000000000000000000000010]
empty_22                        (bitcast       ) [ 00000000000000000000000000001]
call_ln171                      (call          ) [ 00000000000000000000000000000]
br_ln172                        (br            ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ap_core">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_core"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ap_part">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_part"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ap_parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_parent"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s4_pooling_layer_map_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s4_pooling_layer_map_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s4_pooling_layer_map_count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s4_pooling_layer_map_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s4_pooling_layer_map_error">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_error"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s4_pooling_layer_map_b">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_b"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s4_pooling_layer_map_db">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_db"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s4_pooling_layer_kernel_w">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s4_pooling_layer_kernel_h">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s4_pooling_layer_kernel_count">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s4_pooling_layer_kernel">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_kernel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s4_pooling_layer_map_common">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s4_pooling_layer_map_common"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="c5_conv_layer_map_w">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_w"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="c5_conv_layer_map_h">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_h"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="c5_conv_layer_map_count">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_count"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="c5_conv_layer_map_data">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="c5_conv_layer_map_error">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_error"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="c5_conv_layer_map_b">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="c5_conv_layer_map_db">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_db"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="c5_conv_layer_kernel_w">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="c5_conv_layer_kernel_h">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="c5_conv_layer_kernel_count">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="c5_conv_layer_kernel">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="c5_conv_layer_map_common">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_conv_layer_map_common"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pconnection">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pconnection"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop3_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop3_Pipeline_VITIS_LOOP_189_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sum_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c5_conv_layer_map_w_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer_map_w_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c5_conv_layer_map_h_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer_map_h_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c5_conv_layer_map_count_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer_map_count_read/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="s4_pooling_layer_map_count_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s4_pooling_layer_map_count_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="c5_conv_layer_kernel_w_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer_kernel_w_read/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="c5_conv_layer_kernel_h_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c5_conv_layer_kernel_h_read/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="s4_pooling_layer_map_w_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s4_pooling_layer_map_w_read/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="c5_conv_layer_map_b_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="31" slack="4"/>
<pin id="160" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_conv_layer_map_b_addr/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_conv_layer_map_b_load/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="pconnection_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pconnection_addr/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pconnection_load/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="c5_conv_layer_kernel_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3200" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="11" slack="1"/>
<pin id="186" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_conv_layer_kernel_addr/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="3200" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="3200" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_conv_layer_kernel_load/12 "/>
</bind>
</comp>

<comp id="195" class="1004" name="c5_conv_layer_map_common_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_conv_layer_map_common_addr/15 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c5_conv_layer_map_common_load/15 store_ln91/25 "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="1"/>
<pin id="210" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="1"/>
<pin id="221" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="31" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="230" class="1005" name="j_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="1"/>
<pin id="232" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="j_1_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="31" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/15 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_conv_fprop3_Pipeline_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="2"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln171/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="10"/>
<pin id="251" dir="0" index="2" bw="62" slack="8"/>
<pin id="252" dir="0" index="3" bw="17" slack="1"/>
<pin id="253" dir="0" index="4" bw="17" slack="8"/>
<pin id="254" dir="0" index="5" bw="32" slack="10"/>
<pin id="255" dir="0" index="6" bw="17" slack="0"/>
<pin id="256" dir="0" index="7" bw="17" slack="3"/>
<pin id="257" dir="0" index="8" bw="64" slack="0"/>
<pin id="258" dir="0" index="9" bw="3200" slack="2"/>
<pin id="259" dir="0" index="10" bw="64" slack="14"/>
<pin id="260" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/15 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="8"/>
<pin id="266" dir="0" index="2" bw="17" slack="6"/>
<pin id="267" dir="0" index="3" bw="64" slack="0"/>
<pin id="268" dir="0" index="4" bw="64" slack="0"/>
<pin id="269" dir="0" index="5" bw="64" slack="0"/>
<pin id="270" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln171/27 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add28_i/17 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="0" index="1" bw="31" slack="0"/>
<pin id="281" dir="1" index="2" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln184/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="size/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln172_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln172_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="31" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="empty_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="empty_18_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_2_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="3"/>
<pin id="308" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln172_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="31" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln172_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln172_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln172_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172_1/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln172_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="17" slack="0"/>
<pin id="334" dir="0" index="1" bw="7" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln172_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="0"/>
<pin id="342" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172_2/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln185_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln185/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln79_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_19_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_19/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="smax_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="31" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="empty_20_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_20/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="smax1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="31" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln184_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="1"/>
<pin id="382" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln184_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="1"/>
<pin id="386" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln79_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_1/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln175_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln175_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="5"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln175_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln175_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="31" slack="0"/>
<pin id="409" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln175/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="trunc_ln175_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="31" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln175_1/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln172_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="4"/>
<pin id="417" dir="0" index="1" bw="31" slack="7"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln178_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="17" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="4"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln79_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/14 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln79_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="13"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/14 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln79_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/14 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln79_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="31" slack="0"/>
<pin id="447" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_2/14 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln79_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="0"/>
<pin id="451" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_3/14 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_21_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="13"/>
<pin id="456" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_21/14 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln81_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="31" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln81_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="31" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="14"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/15 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln81_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="31" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln81_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="0"/>
<pin id="475" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/15 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln81_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="0"/>
<pin id="480" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_1/15 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln91_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="0" index="1" bw="10" slack="1"/>
<pin id="485" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/15 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln91_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/15 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sum_loc_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="16"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/17 "/>
</bind>
</comp>

<comp id="496" class="1004" name="bitcast_ln91_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91/17 "/>
</bind>
</comp>

<comp id="500" class="1004" name="bitcast_ln91_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln91_1/25 "/>
</bind>
</comp>

<comp id="504" class="1004" name="empty_22_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_22/27 "/>
</bind>
</comp>

<comp id="508" class="1007" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="0" index="1" bw="11" slack="5"/>
<pin id="511" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="512" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln177/8 add_ln177/10 "/>
</bind>
</comp>

<comp id="515" class="1005" name="i_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="0"/>
<pin id="517" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="522" class="1005" name="sum_loc_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="14"/>
<pin id="524" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="528" class="1005" name="c5_conv_layer_map_w_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_w_read "/>
</bind>
</comp>

<comp id="534" class="1005" name="c5_conv_layer_map_h_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_h_read "/>
</bind>
</comp>

<comp id="540" class="1005" name="trunc_ln172_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="13"/>
<pin id="542" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln172 "/>
</bind>
</comp>

<comp id="545" class="1005" name="size_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="552" class="1005" name="c5_conv_layer_map_count_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_count_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="empty_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="561" class="1005" name="s4_pooling_layer_map_count_read_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="5"/>
<pin id="563" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s4_pooling_layer_map_count_read "/>
</bind>
</comp>

<comp id="566" class="1005" name="empty_18_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="5"/>
<pin id="568" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln172_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="4"/>
<pin id="576" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="add_ln172 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln172_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="4"/>
<pin id="581" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln172 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="17" slack="6"/>
<pin id="586" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln172_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="6"/>
<pin id="591" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln172_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="c5_conv_layer_kernel_w_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="10"/>
<pin id="596" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="c5_conv_layer_kernel_w_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="smax_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="1"/>
<pin id="602" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="605" class="1005" name="smax1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="31" slack="1"/>
<pin id="607" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="zext_ln184_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="62" slack="1"/>
<pin id="612" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln184 "/>
</bind>
</comp>

<comp id="615" class="1005" name="zext_ln184_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="62" slack="1"/>
<pin id="617" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln184_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="trunc_ln79_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="17" slack="8"/>
<pin id="622" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln79_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="mul_ln184_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="62" slack="8"/>
<pin id="627" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln184 "/>
</bind>
</comp>

<comp id="633" class="1005" name="add_ln175_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="0"/>
<pin id="635" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln175 "/>
</bind>
</comp>

<comp id="638" class="1005" name="trunc_ln175_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="4"/>
<pin id="640" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln175 "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln175_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="1"/>
<pin id="645" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln175_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="c5_conv_layer_map_b_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="1"/>
<pin id="650" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_b_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="zext_ln178_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="1"/>
<pin id="655" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178 "/>
</bind>
</comp>

<comp id="658" class="1005" name="pconnection_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="1"/>
<pin id="660" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pconnection_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="17" slack="3"/>
<pin id="665" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="pconnection_load_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="2"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pconnection_load "/>
</bind>
</comp>

<comp id="672" class="1005" name="c5_conv_layer_kernel_addr_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="1"/>
<pin id="674" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_kernel_addr "/>
</bind>
</comp>

<comp id="677" class="1005" name="c5_conv_layer_kernel_load_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3200" slack="2"/>
<pin id="679" dir="1" index="1" bw="3200" slack="2"/>
</pin_list>
<bind>
<opset="c5_conv_layer_kernel_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="add_ln79_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="31" slack="0"/>
<pin id="687" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="690" class="1005" name="trunc_ln79_2_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="17" slack="1"/>
<pin id="692" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln79_2 "/>
</bind>
</comp>

<comp id="695" class="1005" name="empty_21_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="1"/>
<pin id="697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln81_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="31" slack="0"/>
<pin id="705" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="708" class="1005" name="trunc_ln81_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="17" slack="1"/>
<pin id="710" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln81 "/>
</bind>
</comp>

<comp id="713" class="1005" name="c5_conv_layer_map_common_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="1"/>
<pin id="715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_common_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="c5_conv_layer_map_common_load_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_common_load "/>
</bind>
</comp>

<comp id="726" class="1005" name="bitcast_ln91_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="1"/>
<pin id="728" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln91 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add28_i_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add28_i "/>
</bind>
</comp>

<comp id="736" class="1005" name="c5_conv_layer_map_b_load_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="1"/>
<pin id="738" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c5_conv_layer_map_b_load "/>
</bind>
</comp>

<comp id="741" class="1005" name="empty_22_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="94" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="94" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="94" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="94" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="62" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="92" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="261"><net_src comp="100" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="248" pin=8"/></net>

<net id="271"><net_src comp="104" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="263" pin=4"/></net>

<net id="286"><net_src comp="120" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="114" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="114" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="62" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="126" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="306" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="306" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="306" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="84" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="86" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="306" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="138" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="144" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="144" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="348" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="62" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="138" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="74" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="344" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="391"><net_src comp="150" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="212" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="212" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="82" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="212" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="212" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="428"><net_src comp="84" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="223" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="223" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="82" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="223" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="223" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="234" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="234" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="82" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="234" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="248" pin=6"/></net>

<net id="481"><net_src comp="234" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="263" pin=5"/></net>

<net id="513"><net_src comp="411" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="508" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="518"><net_src comp="106" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="525"><net_src comp="110" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="248" pin=10"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="531"><net_src comp="114" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="537"><net_src comp="120" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="543"><net_src comp="288" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="548"><net_src comp="282" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="555"><net_src comp="126" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="560"><net_src comp="297" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="132" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="569"><net_src comp="302" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="577"><net_src comp="318" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="582"><net_src comp="328" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="587"><net_src comp="332" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="592"><net_src comp="340" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="597"><net_src comp="138" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="248" pin=5"/></net>

<net id="603"><net_src comp="358" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="608"><net_src comp="372" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="613"><net_src comp="380" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="618"><net_src comp="384" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="623"><net_src comp="388" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="628"><net_src comp="278" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="636"><net_src comp="401" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="641"><net_src comp="407" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="646"><net_src comp="411" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="651"><net_src comp="156" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="656"><net_src comp="419" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="661"><net_src comp="169" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="666"><net_src comp="423" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="248" pin=7"/></net>

<net id="671"><net_src comp="176" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="182" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="680"><net_src comp="189" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="248" pin=9"/></net>

<net id="688"><net_src comp="439" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="693"><net_src comp="445" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="248" pin=3"/></net>

<net id="698"><net_src comp="453" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="706"><net_src comp="467" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="711"><net_src comp="473" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="248" pin=6"/></net>

<net id="716"><net_src comp="195" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="721"><net_src comp="202" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="729"><net_src comp="496" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="734"><net_src comp="274" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="739"><net_src comp="163" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="744"><net_src comp="504" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="263" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c5_conv_layer_map_data | {27 28 }
	Port: c5_conv_layer_map_common | {4 5 25 }
 - Input state : 
	Port: conv_fprop3 : s4_pooling_layer_map_w | {7 }
	Port: conv_fprop3 : s4_pooling_layer_map_count | {3 }
	Port: conv_fprop3 : s4_pooling_layer_map_data | {15 16 }
	Port: conv_fprop3 : c5_conv_layer_map_w | {1 }
	Port: conv_fprop3 : c5_conv_layer_map_h | {1 }
	Port: conv_fprop3 : c5_conv_layer_map_count | {3 }
	Port: conv_fprop3 : c5_conv_layer_map_b | {8 26 }
	Port: conv_fprop3 : c5_conv_layer_kernel_w | {5 }
	Port: conv_fprop3 : c5_conv_layer_kernel_h | {5 }
	Port: conv_fprop3 : c5_conv_layer_kernel | {12 13 }
	Port: conv_fprop3 : c5_conv_layer_map_common | {15 16 27 28 }
	Port: conv_fprop3 : pconnection | {11 12 }
  - Chain level:
	State 1
		store_ln172 : 1
	State 2
	State 3
	State 4
		zext_ln172_1 : 1
		icmp_ln172 : 2
		add_ln172 : 1
		br_ln172 : 3
		trunc_ln172_1 : 1
		zext_ln172 : 1
		tmp : 2
		trunc_ln172_2 : 1
	State 5
		smax : 1
		smax1 : 1
	State 6
		mul_ln184 : 1
	State 7
	State 8
		zext_ln175 : 1
		icmp_ln175 : 2
		add_ln175 : 1
		br_ln175 : 3
		trunc_ln175 : 1
		trunc_ln175_1 : 1
		mul_ln177 : 2
		c5_conv_layer_map_b_load : 1
	State 9
	State 10
		add_ln177 : 1
	State 11
		zext_ln178 : 1
		pconnection_addr : 2
		pconnection_load : 3
	State 12
		br_ln178 : 1
		c5_conv_layer_kernel_load : 1
	State 13
	State 14
		zext_ln79 : 1
		icmp_ln79 : 2
		add_ln79 : 1
		br_ln79 : 3
		trunc_ln79_2 : 1
		trunc_ln79_3 : 1
		empty_21 : 2
	State 15
		zext_ln81 : 1
		icmp_ln81 : 2
		add_ln81 : 1
		br_ln81 : 3
		trunc_ln81 : 1
		trunc_ln81_1 : 1
		call_ln185 : 2
		add_ln91 : 2
		zext_ln91 : 3
		c5_conv_layer_map_common_addr : 4
		c5_conv_layer_map_common_load : 5
	State 16
	State 17
		add28_i : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln91 : 1
	State 26
	State 27
		call_ln171 : 1
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                grp_conv_fprop3_Pipeline_1_fu_241                |    0    |    0    |    11   |    57   |
|   call   | grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248 |    16   |  2.709  |   5536  |   3473  |
|          |         grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263        |    61   |  1.161  |   5318  |   5841  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                            grp_fu_274                           |    3    |    0    |   685   |   635   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_fu_278                           |    4    |    0    |   161   |    47   |
|    mul   |                            grp_fu_282                           |    3    |    0    |   165   |    49   |
|          |                         empty_21_fu_453                         |    0    |    0    |    0    |    62   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           empty_fu_297                          |    0    |    0    |    0    |    39   |
|          |                        icmp_ln172_fu_313                        |    0    |    0    |    0    |    39   |
|          |                         empty_19_fu_352                         |    0    |    0    |    0    |    39   |
|   icmp   |                         empty_20_fu_366                         |    0    |    0    |    0    |    39   |
|          |                        icmp_ln175_fu_396                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln79_fu_434                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln81_fu_462                        |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln172_fu_318                        |    0    |    0    |    0    |    38   |
|          |                         add_ln175_fu_401                        |    0    |    0    |    0    |    38   |
|    add   |                         add_ln79_fu_439                         |    0    |    0    |    0    |    38   |
|          |                         add_ln81_fu_467                         |    0    |    0    |    0    |    38   |
|          |                         add_ln91_fu_482                         |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           smax_fu_358                           |    0    |    0    |    0    |    31   |
|          |                           smax1_fu_372                          |    0    |    0    |    0    |    31   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                            grp_fu_508                           |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |               c5_conv_layer_map_w_read_read_fu_114              |    0    |    0    |    0    |    0    |
|          |               c5_conv_layer_map_h_read_read_fu_120              |    0    |    0    |    0    |    0    |
|          |             c5_conv_layer_map_count_read_read_fu_126            |    0    |    0    |    0    |    0    |
|   read   |           s4_pooling_layer_map_count_read_read_fu_132           |    0    |    0    |    0    |    0    |
|          |             c5_conv_layer_kernel_w_read_read_fu_138             |    0    |    0    |    0    |    0    |
|          |             c5_conv_layer_kernel_h_read_read_fu_144             |    0    |    0    |    0    |    0    |
|          |             s4_pooling_layer_map_w_read_read_fu_150             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        trunc_ln172_fu_288                       |    0    |    0    |    0    |    0    |
|          |                         empty_18_fu_302                         |    0    |    0    |    0    |    0    |
|          |                       trunc_ln172_1_fu_324                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln172_2_fu_340                      |    0    |    0    |    0    |    0    |
|          |                        trunc_ln185_fu_344                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln79_fu_348                        |    0    |    0    |    0    |    0    |
|   trunc  |                       trunc_ln79_1_fu_388                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln175_fu_407                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln175_1_fu_411                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln79_2_fu_445                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln79_3_fu_449                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln81_fu_473                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln81_1_fu_478                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                       zext_ln172_1_fu_309                       |    0    |    0    |    0    |    0    |
|          |                        zext_ln172_fu_328                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln184_fu_380                        |    0    |    0    |    0    |    0    |
|          |                       zext_ln184_1_fu_384                       |    0    |    0    |    0    |    0    |
|   zext   |                        zext_ln175_fu_392                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln178_fu_419                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln79_fu_430                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln81_fu_458                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln91_fu_487                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                            tmp_fu_332                           |    0    |    0    |    0    |    0    |
|          |                           tmp_1_fu_423                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    88   |   3.87  |  11876  |  10668  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|            add28_i_reg_731            |   64   |
|           add_ln172_reg_574           |   31   |
|           add_ln175_reg_633           |   31   |
|            add_ln79_reg_685           |   31   |
|            add_ln81_reg_703           |   31   |
|          bitcast_ln91_reg_726         |   64   |
|   c5_conv_layer_kernel_addr_reg_672   |   11   |
|   c5_conv_layer_kernel_load_reg_677   |  3200  |
|  c5_conv_layer_kernel_w_read_reg_594  |   32   |
|    c5_conv_layer_map_b_addr_reg_648   |    7   |
|    c5_conv_layer_map_b_load_reg_736   |   64   |
| c5_conv_layer_map_common_addr_reg_713 |   10   |
| c5_conv_layer_map_common_load_reg_718 |   64   |
|  c5_conv_layer_map_count_read_reg_552 |   32   |
|    c5_conv_layer_map_h_read_reg_534   |   32   |
|    c5_conv_layer_map_w_read_reg_528   |   32   |
|            empty_18_reg_566           |   11   |
|            empty_21_reg_695           |   10   |
|            empty_22_reg_741           |   64   |
|             empty_reg_557             |    1   |
|              i_1_reg_219              |   31   |
|               i_reg_515               |   31   |
|              j_1_reg_230              |   31   |
|               j_reg_208               |   31   |
|           mul_ln184_reg_625           |   62   |
|        pconnection_addr_reg_658       |    7   |
|        pconnection_load_reg_668       |    1   |
|s4_pooling_layer_map_count_read_reg_561|   32   |
|              size_reg_545             |   32   |
|             smax1_reg_605             |   31   |
|              smax_reg_600             |   31   |
|            sum_loc_reg_522            |   64   |
|             tmp_1_reg_663             |   17   |
|              tmp_reg_584              |   17   |
|         trunc_ln172_2_reg_589         |   11   |
|          trunc_ln172_reg_540          |   10   |
|         trunc_ln175_1_reg_643         |   11   |
|          trunc_ln175_reg_638          |    7   |
|          trunc_ln79_1_reg_620         |   17   |
|          trunc_ln79_2_reg_690         |   17   |
|           trunc_ln81_reg_708          |   17   |
|           zext_ln172_reg_579          |   64   |
|           zext_ln178_reg_653          |   64   |
|          zext_ln184_1_reg_615         |   62   |
|           zext_ln184_reg_610          |   62   |
+---------------------------------------+--------+
|                 Total                 |  4582  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                               Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        grp_access_fu_163                        |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|                        grp_access_fu_176                        |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|                        grp_access_fu_189                        |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                        grp_access_fu_202                        |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_conv_fprop3_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248 |  p6  |   2  |  17  |   34   ||    0    ||    9    |
|         grp_conv_fprop3_Pipeline_VITIS_LOOP_189_3_fu_263        |  p5  |   2  |  64  |   128  ||    0    ||    9    |
|                            grp_fu_274                           |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                            grp_fu_278                           |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                            grp_fu_278                           |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|                            grp_fu_282                           |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                            grp_fu_282                           |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                            grp_fu_508                           |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                            grp_fu_508                           |  p1  |   2  |  11  |   22   ||    0    ||    9    |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Total                              |      |      |      |   656  ||  5.031  ||    0    ||   117   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   88   |    3   |  11876 |  10668 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   117  |
|  Register |    -   |    -   |  4582  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   88   |    8   |  16458 |  10785 |
+-----------+--------+--------+--------+--------+
