INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_add_top -prj add.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s add 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/add.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_add_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/add_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/add_mul_32s_32s_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_mul_32s_32s_3bkb_MulnS_0
INFO: [VRFC 10-311] analyzing module add_mul_32s_32s_3bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "A:/PYNQ_Projects/HLS_proj/adder/adder_perph/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_CRTL_BUS_s_axi(C_S_AXI_ADDR_...
Compiling module xil_defaultlib.add_mul_32s_32s_3bkb_MulnS_0
Compiling module xil_defaultlib.add_mul_32s_32s_3bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.add_default
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_add_top
Built simulation snapshot add
