{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653069371797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653069371797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 14:56:11 2022 " "Processing started: Fri May 20 14:56:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653069371797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069371797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2CD -c Problema2CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2CD -c Problema2CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069371797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653069371912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653069371912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador5bits " "Found entity 1: contador5bits" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador7b.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador7b " "Found entity 1: acumulador7b" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_8_bits " "Found entity 1: comparador_bcd_8_bits" {  } { { "comparador_bcd_8_bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/comparador_bcd_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto1b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto1b " "Found entity 1: somador_subtrator_complemto1b" {  } { { "somador_subtrator_complemto1b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto7b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto7b " "Found entity 1: somador_subtrator_complemto7b" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pontuar.v 1 1 " "Found 1 design units, including 1 entities, in source file pontuar.v" { { "Info" "ISGN_ENTITY_NAME" "1 pontuar " "Found entity 1: pontuar" {  } { { "pontuar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/pontuar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_24_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_24_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_24_bits " "Found entity 1: comparador_bcd_24_bits" {  } { { "comparador_bcd_24_bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/comparador_bcd_24_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7segs " "Found entity 1: bcd7segs" {  } { { "bcd7segs.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/bcd7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar.v 1 1 " "Found 1 design units, including 1 entities, in source file placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorFreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFreq " "Found entity 1: divisorFreq" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxP.v 1 1 " "Found 1 design units, including 1 entities, in source file demuxP.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxP " "Found entity 1: demuxP" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxP.v 1 1 " "Found 1 design units, including 1 entities, in source file muxP.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxP " "Found entity 1: muxP" {  } { { "muxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/muxP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador5bits14.v 1 1 " "Found 1 design units, including 1 entities, in source file contador5bits14.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador5bits14 " "Found entity 1: contador5bits14" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653069376746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv0 pontuar.v(7) " "Verilog HDL Implicit Net warning at pontuar.v(7): created implicit net for \"inv0\"" {  } { { "pontuar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/pontuar.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv1 pontuar.v(8) " "Verilog HDL Implicit Net warning at pontuar.v(8): created implicit net for \"inv1\"" {  } { { "pontuar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/pontuar.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv2 pontuar.v(9) " "Verilog HDL Implicit Net warning at pontuar.v(9): created implicit net for \"inv2\"" {  } { { "pontuar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/pontuar.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(10) " "Verilog HDL Instantiation warning at contador5bits.v(10): instance has no name" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(11) " "Verilog HDL Instantiation warning at contador5bits.v(11): instance has no name" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(12) " "Verilog HDL Instantiation warning at contador5bits.v(12): instance has no name" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(13) " "Verilog HDL Instantiation warning at contador5bits.v(13): instance has no name" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(14) " "Verilog HDL Instantiation warning at contador5bits.v(14): instance has no name" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(11) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(11): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(12) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(12): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(13) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(13): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(14) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(14): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(15) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(15): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(16) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(16): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(17) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(17): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(10) " "Verilog HDL Instantiation warning at acumulador7b.v(10): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(12) " "Verilog HDL Instantiation warning at acumulador7b.v(12): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(13) " "Verilog HDL Instantiation warning at acumulador7b.v(13): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(14) " "Verilog HDL Instantiation warning at acumulador7b.v(14): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(15) " "Verilog HDL Instantiation warning at acumulador7b.v(15): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(16) " "Verilog HDL Instantiation warning at acumulador7b.v(16): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(17) " "Verilog HDL Instantiation warning at acumulador7b.v(17): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(18) " "Verilog HDL Instantiation warning at acumulador7b.v(18): instance has no name" {  } { { "acumulador7b.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376747 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(32) " "Verilog HDL Instantiation warning at placar.v(32): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncer.v(6) " "Verilog HDL Instantiation warning at debouncer.v(6): instance has no name" {  } { { "debouncer.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/debouncer.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncer.v(7) " "Verilog HDL Instantiation warning at debouncer.v(7): instance has no name" {  } { { "debouncer.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/debouncer.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(34) " "Verilog HDL Instantiation warning at placar.v(34): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(39) " "Verilog HDL Instantiation warning at placar.v(39): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(10) " "Verilog HDL Instantiation warning at contador5bits14.v(10): instance has no name" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(11) " "Verilog HDL Instantiation warning at contador5bits14.v(11): instance has no name" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(12) " "Verilog HDL Instantiation warning at contador5bits14.v(12): instance has no name" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(13) " "Verilog HDL Instantiation warning at contador5bits14.v(13): instance has no name" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(14) " "Verilog HDL Instantiation warning at contador5bits14.v(14): instance has no name" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(51) " "Verilog HDL Instantiation warning at placar.v(51): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(52) " "Verilog HDL Instantiation warning at placar.v(52): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376748 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(56) " "Verilog HDL Instantiation warning at placar.v(56): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(57) " "Verilog HDL Instantiation warning at placar.v(57): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(58) " "Verilog HDL Instantiation warning at placar.v(58): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(59) " "Verilog HDL Instantiation warning at placar.v(59): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(60) " "Verilog HDL Instantiation warning at placar.v(60): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(61) " "Verilog HDL Instantiation warning at placar.v(61): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(62) " "Verilog HDL Instantiation warning at placar.v(62): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(73) " "Verilog HDL Instantiation warning at placar.v(73): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(75) " "Verilog HDL Instantiation warning at placar.v(75): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(92) " "Verilog HDL Instantiation warning at placar.v(92): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(95) " "Verilog HDL Instantiation warning at placar.v(95): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(96) " "Verilog HDL Instantiation warning at placar.v(96): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(99) " "Verilog HDL Instantiation warning at placar.v(99): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(100) " "Verilog HDL Instantiation warning at placar.v(100): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(7) " "Verilog HDL Instantiation warning at divisorFreq.v(7): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(8) " "Verilog HDL Instantiation warning at divisorFreq.v(8): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(9) " "Verilog HDL Instantiation warning at divisorFreq.v(9): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(10) " "Verilog HDL Instantiation warning at divisorFreq.v(10): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(11) " "Verilog HDL Instantiation warning at divisorFreq.v(11): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(12) " "Verilog HDL Instantiation warning at divisorFreq.v(12): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(13) " "Verilog HDL Instantiation warning at divisorFreq.v(13): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(14) " "Verilog HDL Instantiation warning at divisorFreq.v(14): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(15) " "Verilog HDL Instantiation warning at divisorFreq.v(15): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(16) " "Verilog HDL Instantiation warning at divisorFreq.v(16): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(17) " "Verilog HDL Instantiation warning at divisorFreq.v(17): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(18) " "Verilog HDL Instantiation warning at divisorFreq.v(18): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(19) " "Verilog HDL Instantiation warning at divisorFreq.v(19): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(20) " "Verilog HDL Instantiation warning at divisorFreq.v(20): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(21) " "Verilog HDL Instantiation warning at divisorFreq.v(21): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(22) " "Verilog HDL Instantiation warning at divisorFreq.v(22): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(23) " "Verilog HDL Instantiation warning at divisorFreq.v(23): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(24) " "Verilog HDL Instantiation warning at divisorFreq.v(24): instance has no name" {  } { { "divisorFreq.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/divisorFreq.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376749 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(104) " "Verilog HDL Instantiation warning at placar.v(104): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(106) " "Verilog HDL Instantiation warning at placar.v(106): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(112) " "Verilog HDL Instantiation warning at placar.v(112): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 112 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(113) " "Verilog HDL Instantiation warning at placar.v(113): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 113 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(114) " "Verilog HDL Instantiation warning at placar.v(114): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 114 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(115) " "Verilog HDL Instantiation warning at placar.v(115): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(116) " "Verilog HDL Instantiation warning at placar.v(116): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 116 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(117) " "Verilog HDL Instantiation warning at placar.v(117): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(118) " "Verilog HDL Instantiation warning at placar.v(118): instance has no name" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1653069376750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "placar " "Elaborating entity \"placar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653069376779 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(20) " "Verilog HDL warning at placar.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1653069376780 "|placar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(21) " "Verilog HDL warning at placar.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1653069376780 "|placar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(22) " "Verilog HDL warning at placar.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1653069376780 "|placar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(23) " "Verilog HDL warning at placar.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1653069376780 "|placar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pontuar pontuar:comb_8 " "Elaborating entity \"pontuar\" for hierarchy \"pontuar:comb_8\"" {  } { { "placar.v" "comb_8" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:comb_10 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:comb_10\"" {  } { { "placar.v" "comb_10" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD debouncer:comb_10\|flipflopD:comb_3 " "Elaborating entity \"flipflopD\" for hierarchy \"debouncer:comb_10\|flipflopD:comb_3\"" {  } { { "debouncer.v" "comb_3" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/debouncer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador7b acumulador7b:comb_11 " "Elaborating entity \"acumulador7b\" for hierarchy \"acumulador7b:comb_11\"" {  } { { "placar.v" "comb_11" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto7b acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3 " "Elaborating entity \"somador_subtrator_complemto7b\" for hierarchy \"acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3\"" {  } { { "acumulador7b.v" "comb_3" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/acumulador7b.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto1b acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3\|somador_subtrator_complemto1b:comb_3 " "Elaborating entity \"somador_subtrator_complemto1b\" for hierarchy \"acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3\|somador_subtrator_complemto1b:comb_3\"" {  } { { "somador_subtrator_complemto7b.v" "comb_3" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/somador_subtrator_complemto7b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador5bits14 contador5bits14:comb_12 " "Elaborating entity \"contador5bits14\" for hierarchy \"contador5bits14:comb_12\"" {  } { { "placar.v" "comb_12" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT contador5bits14:comb_12\|flipflopT:comb_3 " "Elaborating entity \"flipflopT\" for hierarchy \"contador5bits14:comb_12\|flipflopT:comb_3\"" {  } { { "contador5bits14.v" "comb_3" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376791 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "flipflopT.v(18) " "Verilog HDL warning at flipflopT.v(18): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "flipflopT.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/flipflopT.v" 18 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1653069376792 "|placar|contador5bits14:comb_12|flipflopT:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador5bits contador5bits:comb_13 " "Elaborating entity \"contador5bits\" for hierarchy \"contador5bits:comb_13\"" {  } { { "placar.v" "comb_13" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxP muxP:comb_15 " "Elaborating entity \"muxP\" for hierarchy \"muxP:comb_15\"" {  } { { "placar.v" "comb_15" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376793 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s muxP.v(6) " "Verilog HDL Always Construct warning at muxP.v(6): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "muxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/muxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653069376793 "|placar|muxP:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s muxP.v(6) " "Inferred latch for \"s\" at muxP.v(6)" {  } { { "muxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/muxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376793 "|placar|muxP:comb_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd binario_bcd:comb_22 " "Elaborating entity \"binario_bcd\" for hierarchy \"binario_bcd:comb_22\"" {  } { { "placar.v" "comb_22" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376794 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "binario_bcd.v(97) " "Verilog HDL or VHDL warning at the binario_bcd.v(97): index expression is not wide enough to address all of the elements in the array" {  } { { "binario_bcd.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/binario_bcd.v" 97 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1653069376794 "|placar|binario_bcd:comb_22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s0 binario_bcd.v(3) " "Output port \"s0\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653069376794 "|placar|binario_bcd:comb_22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s1 binario_bcd.v(3) " "Output port \"s1\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653069376794 "|placar|binario_bcd:comb_22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s2 binario_bcd.v(3) " "Output port \"s2\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1653069376794 "|placar|binario_bcd:comb_22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_24_bits comparador_bcd_24_bits:comb_36 " "Elaborating entity \"comparador_bcd_24_bits\" for hierarchy \"comparador_bcd_24_bits:comb_36\"" {  } { { "placar.v" "comb_36" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_8_bits comparador_bcd_24_bits:comb_36\|comparador_bcd_8_bits:centena " "Elaborating entity \"comparador_bcd_8_bits\" for hierarchy \"comparador_bcd_24_bits:comb_36\|comparador_bcd_8_bits:centena\"" {  } { { "comparador_bcd_24_bits.v" "centena" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/comparador_bcd_24_bits.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7segs bcd7segs:comb_37 " "Elaborating entity \"bcd7segs\" for hierarchy \"bcd7segs:comb_37\"" {  } { { "placar.v" "comb_37" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFreq divisorFreq:comb_41 " "Elaborating entity \"divisorFreq\" for hierarchy \"divisorFreq:comb_41\"" {  } { { "placar.v" "comb_41" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxP demuxP:comb_42 " "Elaborating entity \"demuxP\" for hierarchy \"demuxP:comb_42\"" {  } { { "placar.v" "comb_42" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(9) " "Verilog HDL Always Construct warning at demuxP.v(9): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(10) " "Verilog HDL Always Construct warning at demuxP.v(10): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(11) " "Verilog HDL Always Construct warning at demuxP.v(11): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(12) " "Verilog HDL Always Construct warning at demuxP.v(12): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(15) " "Verilog HDL Always Construct warning at demuxP.v(15): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(16) " "Verilog HDL Always Construct warning at demuxP.v(16): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(17) " "Verilog HDL Always Construct warning at demuxP.v(17): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(18) " "Verilog HDL Always Construct warning at demuxP.v(18): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(23) " "Verilog HDL Always Construct warning at demuxP.v(23): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(24) " "Verilog HDL Always Construct warning at demuxP.v(24): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(25) " "Verilog HDL Always Construct warning at demuxP.v(25): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(26) " "Verilog HDL Always Construct warning at demuxP.v(26): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(29) " "Verilog HDL Always Construct warning at demuxP.v(29): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(30) " "Verilog HDL Always Construct warning at demuxP.v(30): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(31) " "Verilog HDL Always Construct warning at demuxP.v(31): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(32) " "Verilog HDL Always Construct warning at demuxP.v(32): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pd demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"pd\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653069376798 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pu demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"pu\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653069376799 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "td demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"td\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653069376799 "|placar|demuxP:comb_42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tu demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"tu\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653069376799 "|placar|demuxP:comb_42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tu demuxP.v(6) " "Inferred latch for \"tu\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376799 "|placar|demuxP:comb_42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "td demuxP.v(6) " "Inferred latch for \"td\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376799 "|placar|demuxP:comb_42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pu demuxP.v(6) " "Inferred latch for \"pu\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376799 "|placar|demuxP:comb_42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pd demuxP.v(6) " "Inferred latch for \"pd\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069376799 "|placar|demuxP:comb_42"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376818 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653069376818 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376819 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376819 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376819 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376819 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653069376819 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653069376820 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653069376820 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1653069376820 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1653069376820 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1653069376881 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1653069376881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653069377055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653069377675 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653069377675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653069377675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653069377675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653069377704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 14:56:17 2022 " "Processing ended: Fri May 20 14:56:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653069377704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653069377704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653069377704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653069377704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653069378287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653069378287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 14:56:18 2022 " "Processing started: Fri May 20 14:56:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653069378287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653069378287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Problema2CD -c Problema2CD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Problema2CD -c Problema2CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653069378288 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653069378312 ""}
{ "Info" "0" "" "Project  = Problema2CD" {  } {  } 0 0 "Project  = Problema2CD" 0 0 "Fitter" 0 0 1653069378312 ""}
{ "Info" "0" "" "Revision = Problema2CD" {  } {  } 0 0 "Revision = Problema2CD" 0 0 "Fitter" 0 0 1653069378312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653069378353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653069378353 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problema2CD EPM240T100C5 " "Selected device EPM240T100C5 for design \"Problema2CD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653069378355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653069378396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653069378396 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653069378416 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653069378419 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069378447 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069378447 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069378447 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069378447 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653069378447 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653069378447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema2CD.sdc " "Synopsys Design Constraints File file not found: 'Problema2CD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653069378474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653069378475 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1653069378479 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1653069378479 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         clkG " "   1.000         clkG" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q " "   1.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_3\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_4\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_5\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador5bits:comb_13\|flipflopT:comb_6\|Q " "   1.000 contador5bits:comb_13\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q " "   1.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1653069378479 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1653069378479 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653069378482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653069378482 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1653069378484 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clkG Global clock " "Automatically promoted signal \"clkG\" to use Global clock" {  } { { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1653069378491 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clkG " "Pin \"clkG\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clkG } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkG" } } } } { "placar.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/placar.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1653069378491 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "contador5bits:comb_13\|or0 Global clock " "Automatically promoted signal \"contador5bits:comb_13\|or0\" to use Global clock" {  } { { "contador5bits.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits.v" 18 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1653069378491 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "contador5bits14:comb_12\|or0 Global clock " "Automatically promoted signal \"contador5bits14:comb_12\|or0\" to use Global clock" {  } { { "contador5bits14.v" "" { Text "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/contador5bits14.v" 18 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1653069378491 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1653069378491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1653069378492 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1653069378507 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1653069378517 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1653069378518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1653069378518 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653069378518 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069378522 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653069378524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653069378593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069378672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653069378673 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653069379035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069379035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653069379052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/Problema 2 - Atualizado/problema2/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653069379134 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653069379134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653069379253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653069379253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069379254 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653069379262 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653069379267 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1653069379273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653069379295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 14:56:19 2022 " "Processing ended: Fri May 20 14:56:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653069379295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653069379295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653069379295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653069379295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653069379884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653069379885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 14:56:19 2022 " "Processing started: Fri May 20 14:56:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653069379885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653069379885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Problema2CD -c Problema2CD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Problema2CD -c Problema2CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653069379885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653069379993 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653069380005 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653069380006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653069380057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 14:56:20 2022 " "Processing ended: Fri May 20 14:56:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653069380057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653069380057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653069380057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653069380057 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653069380135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653069380601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653069380602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 14:56:20 2022 " "Processing started: Fri May 20 14:56:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653069380602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653069380602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Problema2CD -c Problema2CD " "Command: quartus_sta Problema2CD -c Problema2CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653069380602 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653069380628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653069380676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653069380676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653069380772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653069380869 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema2CD.sdc " "Synopsys Design Constraints File file not found: 'Problema2CD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653069380894 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380894 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_6\|Q contador5bits:comb_13\|flipflopT:comb_6\|Q " "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_6\|Q contador5bits:comb_13\|flipflopT:comb_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_5\|Q contador5bits:comb_13\|flipflopT:comb_5\|Q " "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_5\|Q contador5bits:comb_13\|flipflopT:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_6\|Q contador5bits14:comb_12\|flipflopT:comb_6\|Q " "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_6\|Q contador5bits14:comb_12\|flipflopT:comb_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_5\|Q contador5bits14:comb_12\|flipflopT:comb_5\|Q " "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_5\|Q contador5bits14:comb_12\|flipflopT:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_4\|Q contador5bits:comb_13\|flipflopT:comb_4\|Q " "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_4\|Q contador5bits:comb_13\|flipflopT:comb_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_4\|Q contador5bits14:comb_12\|flipflopT:comb_4\|Q " "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_4\|Q contador5bits14:comb_12\|flipflopT:comb_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_3\|Q contador5bits:comb_13\|flipflopT:comb_3\|Q " "create_clock -period 1.000 -name contador5bits:comb_13\|flipflopT:comb_3\|Q contador5bits:comb_13\|flipflopT:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_3\|Q contador5bits14:comb_12\|flipflopT:comb_3\|Q " "create_clock -period 1.000 -name contador5bits14:comb_12\|flipflopT:comb_3\|Q contador5bits14:comb_12\|flipflopT:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkG clkG " "create_clock -period 1.000 -name clkG clkG" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_19\|Q divisorFreq:comb_41\|flipflopT:comb_19\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_19\|Q divisorFreq:comb_41\|flipflopT:comb_19\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_18\|Q divisorFreq:comb_41\|flipflopT:comb_18\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_18\|Q divisorFreq:comb_41\|flipflopT:comb_18\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_17\|Q divisorFreq:comb_41\|flipflopT:comb_17\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_17\|Q divisorFreq:comb_41\|flipflopT:comb_17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_16\|Q divisorFreq:comb_41\|flipflopT:comb_16\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_16\|Q divisorFreq:comb_41\|flipflopT:comb_16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_15\|Q divisorFreq:comb_41\|flipflopT:comb_15\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_15\|Q divisorFreq:comb_41\|flipflopT:comb_15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_14\|Q divisorFreq:comb_41\|flipflopT:comb_14\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_14\|Q divisorFreq:comb_41\|flipflopT:comb_14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_13\|Q divisorFreq:comb_41\|flipflopT:comb_13\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_13\|Q divisorFreq:comb_41\|flipflopT:comb_13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_12\|Q divisorFreq:comb_41\|flipflopT:comb_12\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_12\|Q divisorFreq:comb_41\|flipflopT:comb_12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_11\|Q divisorFreq:comb_41\|flipflopT:comb_11\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_11\|Q divisorFreq:comb_41\|flipflopT:comb_11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_10\|Q divisorFreq:comb_41\|flipflopT:comb_10\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_10\|Q divisorFreq:comb_41\|flipflopT:comb_10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_9\|Q divisorFreq:comb_41\|flipflopT:comb_9\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_9\|Q divisorFreq:comb_41\|flipflopT:comb_9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_8\|Q divisorFreq:comb_41\|flipflopT:comb_8\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_8\|Q divisorFreq:comb_41\|flipflopT:comb_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_7\|Q divisorFreq:comb_41\|flipflopT:comb_7\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_7\|Q divisorFreq:comb_41\|flipflopT:comb_7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_6\|Q divisorFreq:comb_41\|flipflopT:comb_6\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_6\|Q divisorFreq:comb_41\|flipflopT:comb_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_5\|Q divisorFreq:comb_41\|flipflopT:comb_5\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_5\|Q divisorFreq:comb_41\|flipflopT:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_4\|Q divisorFreq:comb_41\|flipflopT:comb_4\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_4\|Q divisorFreq:comb_41\|flipflopT:comb_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_3\|Q divisorFreq:comb_41\|flipflopT:comb_3\|Q " "create_clock -period 1.000 -name divisorFreq:comb_41\|flipflopT:comb_3\|Q divisorFreq:comb_41\|flipflopT:comb_3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653069380896 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653069380896 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653069380898 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1653069380903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653069380904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.883 " "Worst-case setup slack is -3.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.883             -21.996 clkG  " "   -3.883             -21.996 clkG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512              -1.512 contador5bits14:comb_12\|flipflopT:comb_6\|Q  " "   -1.512              -1.512 contador5bits14:comb_12\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482              -1.482 contador5bits:comb_13\|flipflopT:comb_6\|Q  " "   -1.482              -1.482 contador5bits:comb_13\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 divisorFreq:comb_41\|flipflopT:comb_19\|Q  " "   -1.193              -1.193 divisorFreq:comb_41\|flipflopT:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 contador5bits:comb_13\|flipflopT:comb_3\|Q  " "    0.213               0.000 contador5bits:comb_13\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q  " "    0.457               0.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q  " "    0.466               0.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q  " "    0.466               0.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q  " "    0.466               0.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q  " "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q  " "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q  " "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q  " "    0.467               0.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q  " "    0.487               0.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q  " "    0.788               0.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q  " "    0.808               0.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q  " "    0.816               0.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 contador5bits:comb_13\|flipflopT:comb_4\|Q  " "    0.825               0.000 contador5bits:comb_13\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q  " "    0.828               0.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q  " "    0.833               0.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q  " "    0.853               0.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q  " "    0.880               0.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q  " "    0.978               0.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229               0.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q  " "    1.229               0.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.256               0.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q  " "    1.256               0.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 contador5bits:comb_13\|flipflopT:comb_5\|Q  " "    1.416               0.000 contador5bits:comb_13\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.896               0.000 clk  " "    2.896               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.133 " "Worst-case hold slack is -4.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.133              -7.503 clkG  " "   -4.133              -7.503 clkG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.950              -2.950 clk  " "   -2.950              -2.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -1.470 contador5bits:comb_13\|flipflopT:comb_5\|Q  " "   -1.470              -1.470 contador5bits:comb_13\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -1.310 divisorFreq:comb_41\|flipflopT:comb_8\|Q  " "   -1.310              -1.310 divisorFreq:comb_41\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283              -1.283 divisorFreq:comb_41\|flipflopT:comb_12\|Q  " "   -1.283              -1.283 divisorFreq:comb_41\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.032              -1.032 contador5bits14:comb_12\|flipflopT:comb_3\|Q  " "   -1.032              -1.032 contador5bits14:comb_12\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -0.934 contador5bits14:comb_12\|flipflopT:comb_4\|Q  " "   -0.934              -0.934 contador5bits14:comb_12\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisorFreq:comb_41\|flipflopT:comb_4\|Q  " "   -0.907              -0.907 divisorFreq:comb_41\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 divisorFreq:comb_41\|flipflopT:comb_14\|Q  " "   -0.887              -0.887 divisorFreq:comb_41\|flipflopT:comb_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882              -0.882 divisorFreq:comb_41\|flipflopT:comb_16\|Q  " "   -0.882              -0.882 divisorFreq:comb_41\|flipflopT:comb_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 contador5bits:comb_13\|flipflopT:comb_4\|Q  " "   -0.879              -0.879 contador5bits:comb_13\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -0.870 divisorFreq:comb_41\|flipflopT:comb_10\|Q  " "   -0.870              -0.870 divisorFreq:comb_41\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 divisorFreq:comb_41\|flipflopT:comb_6\|Q  " "   -0.862              -0.862 divisorFreq:comb_41\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842              -0.842 divisorFreq:comb_41\|flipflopT:comb_18\|Q  " "   -0.842              -0.842 divisorFreq:comb_41\|flipflopT:comb_18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -0.541 contador5bits14:comb_12\|flipflopT:comb_5\|Q  " "   -0.541              -0.541 contador5bits14:comb_12\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_15\|Q  " "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_17\|Q  " "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_5\|Q  " "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_7\|Q  " "   -0.521              -0.521 divisorFreq:comb_41\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisorFreq:comb_41\|flipflopT:comb_13\|Q  " "   -0.520              -0.520 divisorFreq:comb_41\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisorFreq:comb_41\|flipflopT:comb_3\|Q  " "   -0.520              -0.520 divisorFreq:comb_41\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisorFreq:comb_41\|flipflopT:comb_9\|Q  " "   -0.520              -0.520 divisorFreq:comb_41\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 divisorFreq:comb_41\|flipflopT:comb_11\|Q  " "   -0.511              -0.511 divisorFreq:comb_41\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -0.267 contador5bits:comb_13\|flipflopT:comb_3\|Q  " "   -0.267              -0.267 contador5bits:comb_13\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q  " "    1.639               0.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.928               0.000 contador5bits:comb_13\|flipflopT:comb_6\|Q  " "    1.928               0.000 contador5bits:comb_13\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.958               0.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q  " "    1.958               0.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.524 " "Worst-case recovery slack is -7.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.524              -7.524 contador5bits14:comb_12\|flipflopT:comb_6\|Q  " "   -7.524              -7.524 contador5bits14:comb_12\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.686              -5.686 contador5bits:comb_13\|flipflopT:comb_3\|Q  " "   -5.686              -5.686 contador5bits:comb_13\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.360              -5.360 contador5bits:comb_13\|flipflopT:comb_4\|Q  " "   -5.360              -5.360 contador5bits:comb_13\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.838              -6.645 clkG  " "   -4.838              -6.645 clkG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.921 " "Worst-case removal slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 clkG  " "    0.921               0.000 clkG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.474               0.000 contador5bits:comb_13\|flipflopT:comb_4\|Q  " "    4.474               0.000 contador5bits:comb_13\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.731               0.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q  " "    4.731               0.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.800               0.000 contador5bits:comb_13\|flipflopT:comb_3\|Q  " "    4.800               0.000 contador5bits:comb_13\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clkG  " "   -2.289              -2.289 clkG " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q  " "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q  " "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q  " "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q  " "    0.234               0.000 contador5bits14:comb_12\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_3\|Q  " "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_4\|Q  " "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_5\|Q  " "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_6\|Q  " "    0.234               0.000 contador5bits:comb_13\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q  " "    0.234               0.000 divisorFreq:comb_41\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653069380910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653069380910 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1653069380975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653069380983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653069380984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653069381000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 14:56:20 2022 " "Processing ended: Fri May 20 14:56:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653069381000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653069381000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653069381000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653069381000 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653069381083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653069437585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653069437585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 14:57:17 2022 " "Processing started: Fri May 20 14:57:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653069437585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653069437585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Problema2CD -c Problema2CD --netlist_type=sgate " "Command: quartus_npp Problema2CD -c Problema2CD --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653069437585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1653069437631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653069437652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 14:57:17 2022 " "Processing ended: Fri May 20 14:57:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653069437652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653069437652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653069437652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653069437652 ""}
