Release 9.2i - par J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Thu Oct 28 13:49:34 2010

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn<0>_IBUF
   btn<1>_IBUF
   btn<2>_IBUF
   btn<3>_IBUF
   mclk_IBUF


