// Seed: 2431969938
module module_0 (
    output logic id_0
    , id_3,
    output id_1,
    output logic id_2
);
  logic id_4;
endmodule
`celldefine `timescale 1 ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_0 = 1 + 1 - 1;
  specify
    specparam id_5 = 1'b0;
  endspecify
endmodule
