# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Control_Unit_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/PC_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/two2one_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Memory_Data_Register_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Instruction_Register_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/register_file_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/fivebit_2to1_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Sign_Extend_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Shift_Left_2_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Shift_Left_2_28_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Reg_A_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Reg_B_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/four2two_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/src/Arith_Unit.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/Logical.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/comparator_unit.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/shifter_unit.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/ALU.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/ALUOut_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/four2three_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/andGate.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Two2one_1bit_mux.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/count_leading_ones.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/loading_mux.vhd" \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/adder64bit.vhd" \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/control_unit.vhd" \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/counter5bit.vhd" \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/flipflop64bit.vhd" \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/shift32bit.vhd" \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/shift64bit.vhd" \
"../../../../../Lab_3/Lab_3.srcs/sources_1/new/Multiplier_32_bit.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/HILO_reg.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Control_Unit_8_0_0/sim/datapath_Control_Unit_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_PC_8_0_0/sim/datapath_PC_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_two2one_mux_8_0_0/sim/datapath_two2one_mux_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Memory_Data_Register_0_0/sim/datapath_Memory_Data_Register_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Instruction_Register_0_0/sim/datapath_Instruction_Register_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_register_file_8_0_0/sim/datapath_register_file_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_fivebit_2to1_mux_8_0_0/sim/datapath_fivebit_2to1_mux_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Sign_Extend_8_0_0/sim/datapath_Sign_Extend_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Shift_Left_2_8_0_0/sim/datapath_Shift_Left_2_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Shift_Left_2_28_8_0_0/sim/datapath_Shift_Left_2_28_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Reg_A_8_0_0/sim/datapath_Reg_A_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Reg_B_8_0_0/sim/datapath_Reg_B_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_two2one_mux_8_2_0/sim/datapath_two2one_mux_8_2_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_four2two_mux_8_0_0/sim/datapath_four2two_mux_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_ALU_0_0/sim/datapath_ALU_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_ALUOut_8_0_0/sim/datapath_ALUOut_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_four2three_mux_8_0_0/sim/datapath_four2three_mux_8_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_andGateorGate_0_0/sim/datapath_andGateorGate_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/sim/datapath.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_fivebit_2to1_mux_8_1_0/sim/datapath_fivebit_2to1_mux_8_1_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Two2one_1bit_mux_0_0/sim/datapath_Two2one_1bit_mux_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_count_leading_ones_0_0/sim/datapath_count_leading_ones_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_two2one_mux_8_3_0/sim/datapath_two2one_mux_8_3_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_loading_mux_0_0/sim/datapath_loading_mux_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_Multiplier_32_bit_0_0/sim/datapath_Multiplier_32_bit_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_HILO_reg_0_0/sim/datapath_HILO_reg_0_0.vhd" \
"../../../../Lab_4_Inshallah.ip_user_files/bd/datapath/ip/datapath_HILO_reg_1_0/sim/datapath_HILO_reg_1_0.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/bd/datapath/hdl/datapath_wrapper.vhd" \

# Do not sort compile order
nosort
