<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mini51 BSP: CLK Exported Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Mini51 BSP
   &#160;<span id="projectnumber">V3.02.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Mini51 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">CLK Exported Constants<div class="ingroups"><a class="el" href="group___m_i_n_i51___device___driver.html">MINI51 Device Driver</a> &raquo; <a class="el" href="group___m_i_n_i51___c_l_k___driver.html">CLK Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac19eda48ead87f582993e738c45dc67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac19eda48ead87f582993e738c45dc67a">CLK_PWRCON_XTL12M</a>&#160;&#160;&#160;0x01UL</td></tr>
<tr class="separator:gac19eda48ead87f582993e738c45dc67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95ef36bda089bf77cd14db350231108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab95ef36bda089bf77cd14db350231108">CLK_PWRCON_HXT</a>&#160;&#160;&#160;0x01UL</td></tr>
<tr class="separator:gab95ef36bda089bf77cd14db350231108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22872b84b1202b6959e93c6f0229e1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22872b84b1202b6959e93c6f0229e1a0">CLK_PWRCON_XTL32K</a>&#160;&#160;&#160;0x02UL</td></tr>
<tr class="separator:ga22872b84b1202b6959e93c6f0229e1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60f063f0c649623710f618821a38821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad60f063f0c649623710f618821a38821">CLK_PWRCON_LXT</a>&#160;&#160;&#160;0x02UL</td></tr>
<tr class="separator:gad60f063f0c649623710f618821a38821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0192231b669818ca9fae9a4e123fd292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0192231b669818ca9fae9a4e123fd292">CLK_CLKSEL0_HCLK_S_XTAL</a>&#160;&#160;&#160;0x00UL</td></tr>
<tr class="separator:ga0192231b669818ca9fae9a4e123fd292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3b399be3b8947d402a055289896da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaab3b399be3b8947d402a055289896da7">CLK_CLKSEL0_HCLK_S_IRC10K</a>&#160;&#160;&#160;0x03UL</td></tr>
<tr class="separator:gaab3b399be3b8947d402a055289896da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbe76abb6aba125cdee4bc334de5df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbbe76abb6aba125cdee4bc334de5df3">CLK_CLKSEL0_HCLK_S_LIRC</a>&#160;&#160;&#160;0x03UL</td></tr>
<tr class="separator:gafbbe76abb6aba125cdee4bc334de5df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fe03b2203d04a9bdb5134d6c0d5a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga74fe03b2203d04a9bdb5134d6c0d5a14">CLK_CLKSEL0_HCLK_S_IRC22M</a>&#160;&#160;&#160;0x07UL</td></tr>
<tr class="separator:ga74fe03b2203d04a9bdb5134d6c0d5a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa76a76292a6fbe63388a660f4f6d0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">CLK_CLKSEL0_HCLK_S_HIRC</a>&#160;&#160;&#160;0x07UL</td></tr>
<tr class="separator:gafa76a76292a6fbe63388a660f4f6d0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5712fd319ccc5ab8632a664992e97f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5712fd319ccc5ab8632a664992e97f9d">CLK_CLKSEL0_STCLK_S_XTAL</a>&#160;&#160;&#160;0x00UL</td></tr>
<tr class="separator:ga5712fd319ccc5ab8632a664992e97f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d5c9c8ec942e8273a5f111edc7a17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0d5c9c8ec942e8273a5f111edc7a17c">CLK_CLKSEL0_STCLK_S_XTAL_DIV2</a>&#160;&#160;&#160;0x10UL</td></tr>
<tr class="separator:gaf0d5c9c8ec942e8273a5f111edc7a17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398fff62736b5fc83b8f5eb95b19326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga398fff62736b5fc83b8f5eb95b19326f">CLK_CLKSEL0_STCLK_S_HCLK_DIV2</a>&#160;&#160;&#160;0x18UL</td></tr>
<tr class="separator:ga398fff62736b5fc83b8f5eb95b19326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0487823859f4907898fd5033cb2b974b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0487823859f4907898fd5033cb2b974b">CLK_CLKSEL0_STCLK_S_IRC22M_DIV2</a>&#160;&#160;&#160;0x38UL</td></tr>
<tr class="separator:ga0487823859f4907898fd5033cb2b974b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dc020a95d16762afe259487c72e5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab5dc020a95d16762afe259487c72e5d1">CLK_CLKSEL0_STCLK_S_HIRC_DIV2</a>&#160;&#160;&#160;0x38UL</td></tr>
<tr class="separator:gab5dc020a95d16762afe259487c72e5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7adc9f1b60aebd6f7d084b70f99556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b7adc9f1b60aebd6f7d084b70f99556">CLK_CLKSEL0_STCLK_S_HCLK</a>&#160;&#160;&#160;0x08UL</td></tr>
<tr class="separator:ga4b7adc9f1b60aebd6f7d084b70f99556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8c197f4405d89f0117c6c05889a1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c8c197f4405d89f0117c6c05889a1f7">CLK_CLKSEL1_WDT_S_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8c8c197f4405d89f0117c6c05889a1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9f8a20e02d953a4473c44dd9708c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9f9f8a20e02d953a4473c44dd9708c2a">CLK_CLKSEL1_WDT_S_HCLK_DIV2048</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga9f9f8a20e02d953a4473c44dd9708c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400e4cf26455c3240cadf0a220eb5fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga400e4cf26455c3240cadf0a220eb5fb1">CLK_CLKSEL1_WDT_S_IRC10K</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga400e4cf26455c3240cadf0a220eb5fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952926fe754090a85f6c0c357eb0a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga952926fe754090a85f6c0c357eb0a7fe">CLK_CLKSEL1_WDT_S_LIRC</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga952926fe754090a85f6c0c357eb0a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e81113550e5042207329cd0eb3f5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81e81113550e5042207329cd0eb3f5ed">CLK_CLKSEL1_ADC_S_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga81e81113550e5042207329cd0eb3f5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b8de58e34a2fa8b91066c40eac5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9e5b8de58e34a2fa8b91066c40eac5af">CLK_CLKSEL1_ADC_S_HCLK</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga9e5b8de58e34a2fa8b91066c40eac5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5d3103d731c0929d28c09f8bf2c466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad5d3103d731c0929d28c09f8bf2c466">CLK_CLKSEL1_ADC_S_IRC22M</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gaad5d3103d731c0929d28c09f8bf2c466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f350585f3146aba766df2e08beaacee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f350585f3146aba766df2e08beaacee">CLK_CLKSEL1_ADC_S_HIRC</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga3f350585f3146aba766df2e08beaacee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82603ccfbdcdffa80711b780cc7001d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82603ccfbdcdffa80711b780cc7001d7">CLK_CLKSEL1_SPI_S_HXTorLXT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga82603ccfbdcdffa80711b780cc7001d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303b6ce1b5910b090d7f8a323ad3df55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga303b6ce1b5910b090d7f8a323ad3df55">CLK_CLKSEL1_SPI_S_HCLK</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:ga303b6ce1b5910b090d7f8a323ad3df55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831f1ba136220f44861c047fa802b7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga831f1ba136220f44861c047fa802b7b8">CLK_CLKSEL1_TMR0_S_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga831f1ba136220f44861c047fa802b7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e08774b4e8b06ae87a26b24bc394d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7e08774b4e8b06ae87a26b24bc394d">CLK_CLKSEL1_TMR0_S_IRC10K</a>&#160;&#160;&#160;0x00000100UL</td></tr>
<tr class="separator:ga1e7e08774b4e8b06ae87a26b24bc394d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc4f9786f0f902314b852a1b0460c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaacc4f9786f0f902314b852a1b0460c10">CLK_CLKSEL1_TMR0_S_LIRC</a>&#160;&#160;&#160;0x00000100UL</td></tr>
<tr class="separator:gaacc4f9786f0f902314b852a1b0460c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f7e1378034b248a114209721dd94d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22f7e1378034b248a114209721dd94d6">CLK_CLKSEL1_TMR0_S_HCLK</a>&#160;&#160;&#160;0x00000200UL</td></tr>
<tr class="separator:ga22f7e1378034b248a114209721dd94d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba00f91c61945a1d5db396d798be628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ba00f91c61945a1d5db396d798be628">CLK_CLKSEL1_TMR0_S_IRC22M</a>&#160;&#160;&#160;0x00000700UL</td></tr>
<tr class="separator:ga9ba00f91c61945a1d5db396d798be628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dcc6ddbec0c8f862a866e7f8d4a57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga58dcc6ddbec0c8f862a866e7f8d4a57c">CLK_CLKSEL1_TMR0_S_HIRC</a>&#160;&#160;&#160;0x00000700UL</td></tr>
<tr class="separator:ga58dcc6ddbec0c8f862a866e7f8d4a57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6254cb6a39ea5b184a3f73e6c1d1aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa6254cb6a39ea5b184a3f73e6c1d1aeb">CLK_CLKSEL1_TMR1_S_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa6254cb6a39ea5b184a3f73e6c1d1aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111da1af93a992df54bf413dd65ee0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga111da1af93a992df54bf413dd65ee0bc">CLK_CLKSEL1_TMR1_S_IRC10K</a>&#160;&#160;&#160;0x00001000UL</td></tr>
<tr class="separator:ga111da1af93a992df54bf413dd65ee0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4716fba4deebbaa1bd1ccc0d9156229d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4716fba4deebbaa1bd1ccc0d9156229d">CLK_CLKSEL1_TMR1_S_LIRC</a>&#160;&#160;&#160;0x00001000UL</td></tr>
<tr class="separator:ga4716fba4deebbaa1bd1ccc0d9156229d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038ff7eca716915f89d8c51a45bf4451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga038ff7eca716915f89d8c51a45bf4451">CLK_CLKSEL1_TMR1_S_HCLK</a>&#160;&#160;&#160;0x00002000UL</td></tr>
<tr class="separator:ga038ff7eca716915f89d8c51a45bf4451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69179432e24cc479c5d0b904c2ad3769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga69179432e24cc479c5d0b904c2ad3769">CLK_CLKSEL1_TMR1_S_IRC22M</a>&#160;&#160;&#160;0x00007000UL</td></tr>
<tr class="separator:ga69179432e24cc479c5d0b904c2ad3769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f322b1f8c95cb5cbddc27a262d217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga89f322b1f8c95cb5cbddc27a262d217a">CLK_CLKSEL1_TMR1_S_HIRC</a>&#160;&#160;&#160;0x00007000UL</td></tr>
<tr class="separator:ga89f322b1f8c95cb5cbddc27a262d217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe8460a75307b0e04a3b5a9865447a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadfe8460a75307b0e04a3b5a9865447a1">CLK_CLKSEL1_UART_S_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadfe8460a75307b0e04a3b5a9865447a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebb8b46f3fa9672b83b565383f7a650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ebb8b46f3fa9672b83b565383f7a650">CLK_CLKSEL1_UART_S_IRC22M</a>&#160;&#160;&#160;0x02000000UL</td></tr>
<tr class="separator:ga8ebb8b46f3fa9672b83b565383f7a650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b01a15bf8697ddc419240988ca968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga206b01a15bf8697ddc419240988ca968">CLK_CLKSEL1_UART_S_HIRC</a>&#160;&#160;&#160;0x02000000UL</td></tr>
<tr class="separator:ga206b01a15bf8697ddc419240988ca968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742ddaace80b4eb2869938a0d9201d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga742ddaace80b4eb2869938a0d9201d77">CLK_CLKSEL1_PWM01_S_HCLK</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="separator:ga742ddaace80b4eb2869938a0d9201d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e5f5b079d1eee6d49c956f212ddd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga30e5f5b079d1eee6d49c956f212ddd54">CLK_CLKSEL1_PWM23_S_HCLK</a>&#160;&#160;&#160;0x80000000UL</td></tr>
<tr class="separator:ga30e5f5b079d1eee6d49c956f212ddd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41cbd0b610d8afd3acbb32cc6844a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad41cbd0b610d8afd3acbb32cc6844a9f">CLK_CLKSEL2_FRQDIV_XTAL</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad41cbd0b610d8afd3acbb32cc6844a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49f81ac8e88e6dec5680fde3e00d499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac49f81ac8e88e6dec5680fde3e00d499">CLK_CLKSEL2_FRQDIV_HXT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac49f81ac8e88e6dec5680fde3e00d499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fbc63c7b060ff57b715ad4c76ae978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac7fbc63c7b060ff57b715ad4c76ae978">CLK_CLKSEL2_FRQDIV_LXT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac7fbc63c7b060ff57b715ad4c76ae978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355416178cebbda348c7017ab4bd08ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga355416178cebbda348c7017ab4bd08ec">CLK_CLKSEL2_FRQDIV_HCLK</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga355416178cebbda348c7017ab4bd08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c4db6e1fc4e2d7442be33079caf618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37c4db6e1fc4e2d7442be33079caf618">CLK_CLKSEL2_FRQDIV_IRC22M</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga37c4db6e1fc4e2d7442be33079caf618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff64cd11575dda23fe65dd545b43f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadff64cd11575dda23fe65dd545b43f93">CLK_CLKSEL2_FRQDIV_HIRC</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gadff64cd11575dda23fe65dd545b43f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf41685eb5b16488c685a55acb21a7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf41685eb5b16488c685a55acb21a7b53">CLK_CLKSEL2_PWM45_S_HCLK</a>&#160;&#160;&#160;0x00000020UL</td></tr>
<tr class="separator:gaf41685eb5b16488c685a55acb21a7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10106bf426354bec869f0de79ae3ebb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10106bf426354bec869f0de79ae3ebb1">CLK_CLKDIV_ADC</a>(x)&#160;&#160;&#160;(((x)-1) &lt;&lt; 16)</td></tr>
<tr class="separator:ga10106bf426354bec869f0de79ae3ebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d2b6ab80bd6a2daaeac486733fc470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga77d2b6ab80bd6a2daaeac486733fc470">CLK_CLKDIV_UART</a>(x)&#160;&#160;&#160;(((x)-1) &lt;&lt;  8)</td></tr>
<tr class="separator:ga77d2b6ab80bd6a2daaeac486733fc470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a696eb99c5cc6d1ead8b68e0c0bae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2a696eb99c5cc6d1ead8b68e0c0bae1">CLK_CLKDIV_HCLK</a>(x)&#160;&#160;&#160;((x)-1)</td></tr>
<tr class="separator:gaa2a696eb99c5cc6d1ead8b68e0c0bae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece48376de6a6e9090b8c394344e8636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(x)&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td></tr>
<tr class="separator:gaece48376de6a6e9090b8c394344e8636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(x)&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td></tr>
<tr class="separator:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td></tr>
<tr class="separator:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td></tr>
<tr class="separator:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(x)&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td></tr>
<tr class="separator:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(x)&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td></tr>
<tr class="separator:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72016bfc37d178f20aeb164b213eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td></tr>
<tr class="separator:gab72016bfc37d178f20aeb164b213eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd693274238f70a5351e2f9e9af43caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(x)&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td></tr>
<tr class="separator:gabd693274238f70a5351e2f9e9af43caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">NA</a>&#160;&#160;&#160;<a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td></tr>
<tr class="separator:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058b6fe8b3177be8d5031245d52605e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">MODULE_APBCLK_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td></tr>
<tr class="separator:ga058b6fe8b3177be8d5031245d52605e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">MODULE_CLKSEL_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td></tr>
<tr class="separator:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">MODULE_CLKSEL_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td></tr>
<tr class="separator:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8114dc240d230371500f4d95ac2222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">MODULE_CLKSEL_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td></tr>
<tr class="separator:gabd8114dc240d230371500f4d95ac2222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">MODULE_CLKDIV_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10fc419fc00af3430d8e8d8beccf927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">MODULE_CLKDIV_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td></tr>
<tr class="separator:gac10fc419fc00af3430d8e8d8beccf927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">MODULE_CLKDIV_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td></tr>
<tr class="separator:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td></tr>
<tr class="separator:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 0&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos )</td></tr>
<tr class="separator:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4490f2058973aa7507893ae3040e30ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|( 8&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos)</td></tr>
<tr class="separator:ga4490f2058973aa7507893ae3040e30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3c0420befc3fd680c619482c652701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|(12&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos)</td></tr>
<tr class="separator:ga4f3c0420befc3fd680c619482c652701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04f68ef136af432770da8d6b4eabe32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf04f68ef136af432770da8d6b4eabe32">FDIV_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_FDIV_EN_Pos)</td></tr>
<tr class="separator:gaf04f68ef136af432770da8d6b4eabe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5cad1af05ff8b0deee91d82a02cdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaf5cad1af05ff8b0deee91d82a02cdf2">I2C_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_I2C_EN_Pos)</td></tr>
<tr class="separator:gaaf5cad1af05ff8b0deee91d82a02cdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27134fb16470a6878759a2e69ca68a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27134fb16470a6878759a2e69ca68a92">SPI_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x1&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_SPI_EN_Pos)</td></tr>
<tr class="separator:ga27134fb16470a6878759a2e69ca68a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8408d081cc7ddf35547426dee549cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa8408d081cc7ddf35547426dee549cc5">UART_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(24&lt;&lt;20)|(0x0&lt;&lt;18)|(0x0F&lt;&lt;10)|( 8&lt;&lt;5)|CLK_APBCLK_UART_EN_Pos)</td></tr>
<tr class="separator:gaa8408d081cc7ddf35547426dee549cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e896020dcebab79489c71d3d6c7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3e6e896020dcebab79489c71d3d6c7ba">PWM01_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(28&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWM01_EN_Pos)</td></tr>
<tr class="separator:ga3e6e896020dcebab79489c71d3d6c7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503fbb130bef38a23562886086fd9612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga503fbb130bef38a23562886086fd9612">PWM23_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(30&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWM23_EN_Pos)</td></tr>
<tr class="separator:ga503fbb130bef38a23562886086fd9612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552401025f845e7a298f8b385558f798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga552401025f845e7a298f8b385558f798">PWM45_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWM45_EN_Pos)</td></tr>
<tr class="separator:ga552401025f845e7a298f8b385558f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7bc484e427369d477792d9e432723e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x0&lt;&lt;18)|(0xFF&lt;&lt;10)|(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos)</td></tr>
<tr class="separator:ga4c7bc484e427369d477792d9e432723e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">ACMP_MODULE</a>&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_ACMP_EN_Pos)</td></tr>
<tr class="separator:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga98d02399c4cf4d6a6a88dbfa3d007613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d02399c4cf4d6a6a88dbfa3d007613">&#9670;&nbsp;</a></span>ACMP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_ACMP_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACMP Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00146">146</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4c7bc484e427369d477792d9e432723e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7bc484e427369d477792d9e432723e">&#9670;&nbsp;</a></span>ADC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x0&lt;&lt;18)|(0xFF&lt;&lt;10)|(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00145">145</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga10106bf426354bec869f0de79ae3ebb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10106bf426354bec869f0de79ae3ebb1">&#9670;&nbsp;</a></span>CLK_CLKDIV_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_ADC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1) &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for ADC clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00106">106</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa2a696eb99c5cc6d1ead8b68e0c0bae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a696eb99c5cc6d1ead8b68e0c0bae1">&#9670;&nbsp;</a></span>CLK_CLKDIV_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_HCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)-1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for HCLK clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00108">108</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga77d2b6ab80bd6a2daaeac486733fc470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d2b6ab80bd6a2daaeac486733fc470">&#9670;&nbsp;</a></span>CLK_CLKDIV_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV_UART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x)-1) &lt;&lt;  8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV Setting for UART clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00107">107</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafa76a76292a6fbe63388a660f4f6d0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa76a76292a6fbe63388a660f4f6d0f4">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_HIRC&#160;&#160;&#160;0x07UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00050">50</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaab3b399be3b8947d402a055289896da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3b399be3b8947d402a055289896da7">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_IRC10K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_IRC10K&#160;&#160;&#160;0x03UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00047">47</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga74fe03b2203d04a9bdb5134d6c0d5a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74fe03b2203d04a9bdb5134d6c0d5a14">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_IRC22M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_IRC22M&#160;&#160;&#160;0x07UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00049">49</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbbe76abb6aba125cdee4bc334de5df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbbe76abb6aba125cdee4bc334de5df3">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_LIRC&#160;&#160;&#160;0x03UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00048">48</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0192231b669818ca9fae9a4e123fd292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0192231b669818ca9fae9a4e123fd292">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLK_S_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLK_S_XTAL&#160;&#160;&#160;0x00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00046">46</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4b7adc9f1b60aebd6f7d084b70f99556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b7adc9f1b60aebd6f7d084b70f99556">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLK_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLK_S_HCLK&#160;&#160;&#160;0x08UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00056">56</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga398fff62736b5fc83b8f5eb95b19326f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398fff62736b5fc83b8f5eb95b19326f">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLK_S_HCLK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLK_S_HCLK_DIV2&#160;&#160;&#160;0x18UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as HCLK/2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00053">53</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab5dc020a95d16762afe259487c72e5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5dc020a95d16762afe259487c72e5d1">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLK_S_HIRC_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLK_S_HIRC_DIV2&#160;&#160;&#160;0x38UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal 22.1184MHz RC clock/2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00055">55</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0487823859f4907898fd5033cb2b974b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0487823859f4907898fd5033cb2b974b">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLK_S_IRC22M_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLK_S_IRC22M_DIV2&#160;&#160;&#160;0x38UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as internal 22.1184MHz RC clock/2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00054">54</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5712fd319ccc5ab8632a664992e97f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5712fd319ccc5ab8632a664992e97f9d">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLK_S_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLK_S_XTAL&#160;&#160;&#160;0x00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00051">51</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf0d5c9c8ec942e8273a5f111edc7a17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0d5c9c8ec942e8273a5f111edc7a17c">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLK_S_XTAL_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLK_S_XTAL_DIV2&#160;&#160;&#160;0x10UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting clock source as external XTAL/2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00052">52</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9e5b8de58e34a2fa8b91066c40eac5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5b8de58e34a2fa8b91066c40eac5af">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_HCLK&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting ADC clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00067">67</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3f350585f3146aba766df2e08beaacee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f350585f3146aba766df2e08beaacee">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_HIRC&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting ADC clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00069">69</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad5d3103d731c0929d28c09f8bf2c466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5d3103d731c0929d28c09f8bf2c466">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_IRC22M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_IRC22M&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting ADC clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00068">68</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga81e81113550e5042207329cd0eb3f5ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81e81113550e5042207329cd0eb3f5ed">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADC_S_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADC_S_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting ADC clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00066">66</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga742ddaace80b4eb2869938a0d9201d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga742ddaace80b4eb2869938a0d9201d77">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM01_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM01_S_HCLK&#160;&#160;&#160;0x20000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting PWM01 clock source as external HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00087">87</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga30e5f5b079d1eee6d49c956f212ddd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30e5f5b079d1eee6d49c956f212ddd54">&#9670;&nbsp;</a></span>CLK_CLKSEL1_PWM23_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_PWM23_S_HCLK&#160;&#160;&#160;0x80000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting PWM23 clock source as external HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00088">88</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga303b6ce1b5910b090d7f8a323ad3df55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga303b6ce1b5910b090d7f8a323ad3df55">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI_S_HCLK&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting SPI clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00071">71</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga82603ccfbdcdffa80711b780cc7001d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82603ccfbdcdffa80711b780cc7001d7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI_S_HXTorLXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI_S_HXTorLXT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting SPI clock source as HXT or LXT </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00070">70</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga22f7e1378034b248a114209721dd94d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f7e1378034b248a114209721dd94d6">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_HCLK&#160;&#160;&#160;0x00000200UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00075">75</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga58dcc6ddbec0c8f862a866e7f8d4a57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58dcc6ddbec0c8f862a866e7f8d4a57c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_HIRC&#160;&#160;&#160;0x00000700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00077">77</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1e7e08774b4e8b06ae87a26b24bc394d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7e08774b4e8b06ae87a26b24bc394d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_IRC10K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_IRC10K&#160;&#160;&#160;0x00000100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00073">73</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9ba00f91c61945a1d5db396d798be628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ba00f91c61945a1d5db396d798be628">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_IRC22M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_IRC22M&#160;&#160;&#160;0x00000700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00076">76</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaacc4f9786f0f902314b852a1b0460c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacc4f9786f0f902314b852a1b0460c10">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_LIRC&#160;&#160;&#160;0x00000100UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00074">74</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga831f1ba136220f44861c047fa802b7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga831f1ba136220f44861c047fa802b7b8">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0_S_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0_S_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 0 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00072">72</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga038ff7eca716915f89d8c51a45bf4451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga038ff7eca716915f89d8c51a45bf4451">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_HCLK&#160;&#160;&#160;0x00002000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00081">81</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga89f322b1f8c95cb5cbddc27a262d217a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89f322b1f8c95cb5cbddc27a262d217a">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_HIRC&#160;&#160;&#160;0x00007000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00083">83</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga111da1af93a992df54bf413dd65ee0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga111da1af93a992df54bf413dd65ee0bc">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_IRC10K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_IRC10K&#160;&#160;&#160;0x00001000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00079">79</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga69179432e24cc479c5d0b904c2ad3769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69179432e24cc479c5d0b904c2ad3769">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_IRC22M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_IRC22M&#160;&#160;&#160;0x00007000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00082">82</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4716fba4deebbaa1bd1ccc0d9156229d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4716fba4deebbaa1bd1ccc0d9156229d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_LIRC&#160;&#160;&#160;0x00001000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00080">80</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa6254cb6a39ea5b184a3f73e6c1d1aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6254cb6a39ea5b184a3f73e6c1d1aeb">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1_S_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1_S_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting Timer 1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00078">78</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga206b01a15bf8697ddc419240988ca968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga206b01a15bf8697ddc419240988ca968">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_HIRC&#160;&#160;&#160;0x02000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting UART clock source as external internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00086">86</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8ebb8b46f3fa9672b83b565383f7a650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ebb8b46f3fa9672b83b565383f7a650">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_IRC22M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_IRC22M&#160;&#160;&#160;0x02000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting UART clock source as external internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00085">85</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadfe8460a75307b0e04a3b5a9865447a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfe8460a75307b0e04a3b5a9865447a1">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UART_S_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UART_S_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting UART clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00084">84</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9f9f8a20e02d953a4473c44dd9708c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f9f8a20e02d953a4473c44dd9708c2a">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDT_S_HCLK_DIV2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDT_S_HCLK_DIV2048&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as HCLK/2048 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00063">63</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga400e4cf26455c3240cadf0a220eb5fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga400e4cf26455c3240cadf0a220eb5fb1">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDT_S_IRC10K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDT_S_IRC10K&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00064">64</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga952926fe754090a85f6c0c357eb0a7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga952926fe754090a85f6c0c357eb0a7fe">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDT_S_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDT_S_LIRC&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00065">65</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8c8c197f4405d89f0117c6c05889a1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8c197f4405d89f0117c6c05889a1f7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDT_S_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDT_S_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting WDT clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00062">62</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga355416178cebbda348c7017ab4bd08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga355416178cebbda348c7017ab4bd08ec">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_HCLK&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00097">97</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadff64cd11575dda23fe65dd545b43f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff64cd11575dda23fe65dd545b43f93">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_HIRC&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00099">99</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac49f81ac8e88e6dec5680fde3e00d499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac49f81ac8e88e6dec5680fde3e00d499">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_HXT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00095">95</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga37c4db6e1fc4e2d7442be33079caf618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c4db6e1fc4e2d7442be33079caf618">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_IRC22M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_IRC22M&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00098">98</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac7fbc63c7b060ff57b715ad4c76ae978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7fbc63c7b060ff57b715ad4c76ae978">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_LXT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00096">96</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad41cbd0b610d8afd3acbb32cc6844a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad41cbd0b610d8afd3acbb32cc6844a9f">&#9670;&nbsp;</a></span>CLK_CLKSEL2_FRQDIV_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_FRQDIV_XTAL&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting FRQDIV clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00094">94</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf41685eb5b16488c685a55acb21a7b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf41685eb5b16488c685a55acb21a7b53">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM45_S_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM45_S_HCLK&#160;&#160;&#160;0x00000020UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting PWM45 clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00100">100</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab95ef36bda089bf77cd14db350231108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95ef36bda089bf77cd14db350231108">&#9670;&nbsp;</a></span>CLK_PWRCON_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCON_HXT&#160;&#160;&#160;0x01UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 12MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00039">39</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad60f063f0c649623710f618821a38821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad60f063f0c649623710f618821a38821">&#9670;&nbsp;</a></span>CLK_PWRCON_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCON_LXT&#160;&#160;&#160;0x02UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 32KHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00041">41</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac19eda48ead87f582993e738c45dc67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac19eda48ead87f582993e738c45dc67a">&#9670;&nbsp;</a></span>CLK_PWRCON_XTL12M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCON_XTL12M&#160;&#160;&#160;0x01UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 12MHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00038">38</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga22872b84b1202b6959e93c6f0229e1a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22872b84b1202b6959e93c6f0229e1a0">&#9670;&nbsp;</a></span>CLK_PWRCON_XTL32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PWRCON_XTL32K&#160;&#160;&#160;0x02UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting External Crystal Oscillator as 32KHz </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00040">40</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf04f68ef136af432770da8d6b4eabe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04f68ef136af432770da8d6b4eabe32">&#9670;&nbsp;</a></span>FDIV_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDIV_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 2&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_FDIV_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frequency Divider Output Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00138">138</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaf5cad1af05ff8b0deee91d82a02cdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf5cad1af05ff8b0deee91d82a02cdf2">&#9670;&nbsp;</a></span>I2C_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|(31&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_I2C_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00139">139</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaece48376de6a6e9090b8c394344e8636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece48376de6a6e9090b8c394344e8636">&#9670;&nbsp;</a></span>MODULE_APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;31) &amp; 0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00113">113</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga058b6fe8b3177be8d5031245d52605e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058b6fe8b3177be8d5031245d52605e2">&#9670;&nbsp;</a></span>MODULE_APBCLK_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x01) &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODULE index, 0x0:AHBCLK, 0x1:APBCLK </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00124">124</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaeaea38131f5a6d44c686cc6d5e634493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaea38131f5a6d44c686cc6d5e634493">&#9670;&nbsp;</a></span>MODULE_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;18) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK CLKDIV on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00117">117</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8eb02ca5a5a7647f4d9b7a09589ea906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eb02ca5a5a7647f4d9b7a09589ea906">&#9670;&nbsp;</a></span>MODULE_CLKDIV_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK CLKDIV on MODULE index, 0x0:CLKDIV </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00128">128</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd85866b3fa7a302a80aa94c2b394bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd85866b3fa7a302a80aa94c2b394bb0">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;10) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00118">118</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac10fc419fc00af3430d8e8d8beccf927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10fc419fc00af3430d8e8d8beccf927">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00129">129</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab72016bfc37d178f20aeb164b213eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72016bfc37d178f20aeb164b213eaf5">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;5 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00119">119</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53ae78be36ca1ab74a7f2f7a604644de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ae78be36ca1ab74a7f2f7a604644de">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00130">130</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbcd006f65cef4b22d0d1bca3b1afef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcd006f65cef4b22d0d1bca3b1afef3">&#9670;&nbsp;</a></span>MODULE_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;29) &amp; 0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00114">114</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae21a33afd5ae9ff3dbc4dd818bade8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21a33afd5ae9ff3dbc4dd818bade8fe">&#9670;&nbsp;</a></span>MODULE_CLKSEL_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL offset on MODULE index, 0x0:CLKSEL0, 0x1:CLKSEL1 0x3 CLKSEL2 </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00125">125</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2dc9f42c7ab6aeb4ba024b8fdb16f930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;25) &amp; 0xf)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00115">115</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86bbe2d7863858d8fbaf6f3e36279ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86bbe2d7863858d8fbaf6f3e36279ac4">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x0f) &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00126">126</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9b25b61e468527aaaa7f38f09e48121e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b25b61e468527aaaa7f38f09e48121e">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;20) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00116">116</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8114dc240d230371500f4d95ac2222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8114dc240d230371500f4d95ac2222">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00127">127</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd693274238f70a5351e2f9e9af43caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd693274238f70a5351e2f9e9af43caf">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x &gt;&gt;0 ) &amp; 0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00120">120</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf5588dcf5ec13a885715c1ae6fd4d8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5588dcf5ec13a885715c1ae6fd4d8a1">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00131">131</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ba0e54c58638770ff47160b4092ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba0e54c58638770ff47160b4092ab7d">&#9670;&nbsp;</a></span>MODULE_NoMsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_NoMsk&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not mask on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00121">121</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68eddd535923d17ddbc8bb03bab70b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68eddd535923d17ddbc8bb03bab70b3b">&#9670;&nbsp;</a></span>NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NA&#160;&#160;&#160;<a class="el" href="group___m_i_n_i51___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Not Available </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00122">122</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3e6e896020dcebab79489c71d3d6c7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e6e896020dcebab79489c71d3d6c7ba">&#9670;&nbsp;</a></span>PWM01_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM01_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(28&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWM01_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM Channel0 and Channel1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00142">142</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga503fbb130bef38a23562886086fd9612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503fbb130bef38a23562886086fd9612">&#9670;&nbsp;</a></span>PWM23_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM23_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(30&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWM23_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM Channel2 and Channel3 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00143">143</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga552401025f845e7a298f8b385558f798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552401025f845e7a298f8b385558f798">&#9670;&nbsp;</a></span>PWM45_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM45_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x3&lt;&lt;29)|(0x3&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_PWM45_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM Channel4 and Channel5 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00144">144</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27134fb16470a6878759a2e69ca68a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27134fb16470a6878759a2e69ca68a92">&#9670;&nbsp;</a></span>SPI_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x1&lt;&lt;25)|( 4&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_SPI_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00140">140</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4490f2058973aa7507893ae3040e30ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4490f2058973aa7507893ae3040e30ae">&#9670;&nbsp;</a></span>TMR0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|( 8&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer0 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00136">136</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3c0420befc3fd680c619482c652701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3c0420befc3fd680c619482c652701">&#9670;&nbsp;</a></span>TMR1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x7&lt;&lt;25)|(12&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer1 Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00137">137</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa8408d081cc7ddf35547426dee549cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8408d081cc7ddf35547426dee549cc5">&#9670;&nbsp;</a></span>UART_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|(24&lt;&lt;20)|(0x0&lt;&lt;18)|(0x0F&lt;&lt;10)|( 8&lt;&lt;5)|CLK_APBCLK_UART_EN_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00141">141</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefc5c5d4f6d46fa66126a8b471e6b333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc5c5d4f6d46fa66126a8b471e6b333">&#9670;&nbsp;</a></span>WDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MODULE&#160;&#160;&#160;((0x0&lt;&lt;31)|(0x1&lt;&lt;29)|(0x3&lt;&lt;25)|( 0&lt;&lt;20)|(0x3&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|(31&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog Timer Module </p>

<p class="definition">Definition at line <a class="el" href="clk_8h_source.html#l00135">135</a> of file <a class="el" href="clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 5 2020 14:31:44 for Mini51 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
