<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/scratch/jon/llvm-build/llvm/lib/Target/AMDGPU/R600GenCallingConv.inc</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L22'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*===- TableGen&apos;erated file -------------------------------------*- C++ -*-===*\</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|*                                                                            *|</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|* Calling Convention Implementation Fragment                                 *|</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|*                                                                            *|</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|* Automatically generated file, do not edit!                                 *|</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|*                                                                            *|</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>\*===----------------------------------------------------------------------===*/</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef GET_CC_REGISTER_LISTS</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool CC_R600(unsigned ValNo, MVT ValVT,</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    MVT LocVT, CCValAssign::LocInfo LocInfo,</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    ISD::ArgFlagsTy ArgFlags, CCState &amp;State);</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool CC_R600(unsigned ValNo, MVT ValVT,</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    MVT LocVT, CCValAssign::LocInfo LocInfo,</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>                    ISD::ArgFlagsTy ArgFlags, CCState &amp;State) {</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  if (ArgFlags.isInReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L20' href='#L20'><span>20:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    if (LocVT == MVT::v4f32 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L21' href='#L21'><span>21:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L21' href='#L21'><span>21:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        <div class='tooltip'><span class='red'>LocVT == MVT::v4i32</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L22' href='#L22'><span>22:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L21'><span>21:9</span></a></span>) to (<span class='line-number'><a href='#L21'><span>22:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (21:9)
     Condition C2 --> (22:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      static const MCPhysReg RegList1[] = {</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        R600::T0_XYZW, R600::T1_XYZW, R600::T2_XYZW, R600::T3_XYZW, R600::T4_XYZW, R600::T5_XYZW, R600::T6_XYZW, R600::T7_XYZW, R600::T8_XYZW, R600::T9_XYZW, R600::T10_XYZW, R600::T11_XYZW, R600::T12_XYZW, R600::T13_XYZW, R600::T14_XYZW, R600::T15_XYZW, R600::T16_XYZW, R600::T17_XYZW, R600::T18_XYZW, R600::T19_XYZW, R600::T20_XYZW, R600::T21_XYZW, R600::T22_XYZW, R600::T23_XYZW, R600::T24_XYZW, R600::T25_XYZW, R600::T26_XYZW, R600::T27_XYZW, R600::T28_XYZW, R600::T29_XYZW, R600::T30_XYZW, R600::T31_XYZW, R600::T32_XYZW</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      if (unsigned Reg = State.AllocateReg(RegList1)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L26' href='#L26'><span>26:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        State.addLoc(CCValAssign::getReg(ValNo, ValVT, Reg, LocVT, LocInfo));</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return true</span>; // CC didn&apos;t match.</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const MCRegister CC_R600_ArgRegs[] = { R600::T0_XYZW, R600::T10_XYZW, R600::T11_XYZW, R600::T12_XYZW, R600::T13_XYZW, R600::T14_XYZW, R600::T15_XYZW, R600::T16_XYZW, R600::T17_XYZW, R600::T18_XYZW, R600::T19_XYZW, R600::T1_XYZW, R600::T20_XYZW, R600::T21_XYZW, R600::T22_XYZW, R600::T23_XYZW, R600::T24_XYZW, R600::T25_XYZW, R600::T26_XYZW, R600::T27_XYZW, R600::T28_XYZW, R600::T29_XYZW, R600::T2_XYZW, R600::T30_XYZW, R600::T31_XYZW, R600::T32_XYZW, R600::T3_XYZW, R600::T4_XYZW, R600::T5_XYZW, R600::T6_XYZW, R600::T7_XYZW, R600::T8_XYZW, R600::T9_XYZW };</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // CC_REGISTER_LIST</pre></td></tr></table></div></body></html>