
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 78995 
WARNING: [Synth 8-2507] parameter declaration becomes local in ad5662_ctrl with formal parameter declaration list [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in ad5662_ctrl with formal parameter declaration list [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in ad5662_ctrl with formal parameter declaration list [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in ad5662_ctrl with formal parameter declaration list [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v:33]
WARNING: [Synth 8-2490] overwriting previous definition of module Buttlon_logic [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1564.555 ; gain = 0.000 ; free physical = 3078 ; free virtual = 16051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:25]
	Parameter CLK_temp bound to: 100 - type: integer 
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad5662_ctrl' [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v:12]
	Parameter CLK_MHZ bound to: 100 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
	Parameter LOAD bound to: 2 - type: integer 
	Parameter data_substitution bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad5662_ctrl' (1#1) [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/AFI_spi_test.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6157] synthesizing module 'Buttlon_logic' [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v:23]
	Parameter nom1 bound to: 2'b00 
	Parameter nom2 bound to: 2'b01 
	Parameter nom3 bound to: 2'b10 
	Parameter nom0 bound to: 2'b11 
WARNING: [Synth 8-6104] Input port 'test_data_o' has an internal driver [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v:100]
INFO: [Synth 8-6155] done synthesizing module 'Buttlon_logic' (2#1) [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/Buttlon_logic.v:23]
WARNING: [Synth 8-3848] Net reset_o in module/entity top does not have driver. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:57]
WARNING: [Synth 8-3848] Net test_data_o in module/entity top does not have driver. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:25]
WARNING: [Synth 8-3917] design top has port CS driven by constant 1
WARNING: [Synth 8-3331] design ad5662_ctrl has unconnected port pd_i[1]
WARNING: [Synth 8-3331] design ad5662_ctrl has unconnected port pd_i[0]
WARNING: [Synth 8-3331] design top has unconnected port reset_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.422 ; gain = 23.867 ; free physical = 3097 ; free virtual = 16070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:reset to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[7] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[6] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[5] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[4] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[3] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[2] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[1] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin ad5662_ctrl:data_i[0] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:reset_i to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[7] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[6] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[5] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[4] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[3] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[2] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[1] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin Buttlon_logic:test_data_o[0] to constant 0 [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/sources_1/new/top.v:69]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.422 ; gain = 23.867 ; free physical = 3097 ; free virtual = 16069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1588.422 ; gain = 23.867 ; free physical = 3097 ; free virtual = 16069
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc]
Finished Parsing XDC File [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.852 ; gain = 0.000 ; free physical = 2671 ; free virtual = 15816
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.852 ; gain = 0.000 ; free physical = 2672 ; free virtual = 15818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.852 ; gain = 0.000 ; free physical = 2672 ; free virtual = 15818
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.852 ; gain = 0.000 ; free physical = 2672 ; free virtual = 15818
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2843 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2843 ; free virtual = 15883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2845 ; free virtual = 15885
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad5662_ctrl'
INFO: [Synth 8-5546] ROM "ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bitcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "res_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "test_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                             0000
                    DATA |                              100 |                             0001
                    LOAD |                              010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ad5662_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2835 ; free virtual = 15876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad5662_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module Buttlon_logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ad5662_ctrl/ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Buttlon_logic/test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Buttlon_logic/test_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Buttlon_logic/res_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Buttlon_logic/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Buttlon_logic/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port CS driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port reset_i
INFO: [Synth 8-3886] merging instance 'ad5662_ctrl/state_d_reg[2]' (FDE) to 'ad5662_ctrl/state_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad5662_ctrl/state_d_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2826 ; free virtual = 15868
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2701 ; free virtual = 15744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    19|
|4     |LUT2   |     9|
|5     |LUT3   |     9|
|6     |LUT4   |     7|
|7     |LUT5   |     6|
|8     |LUT6   |     8|
|9     |FDRE   |    49|
|10    |IBUF   |     4|
|11    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |   119|
|2     |  Buttlon_logic |Buttlon_logic |    21|
|3     |  ad5662_ctrl   |ad5662_ctrl   |    90|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2700 ; free virtual = 15743
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1944.852 ; gain = 23.867 ; free physical = 2749 ; free virtual = 15792
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.852 ; gain = 380.297 ; free physical = 2749 ; free virtual = 15792
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.852 ; gain = 0.000 ; free physical = 2696 ; free virtual = 15739
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1944.852 ; gain = 380.430 ; free physical = 2751 ; free virtual = 15794
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1944.852 ; gain = 0.000 ; free physical = 2751 ; free virtual = 15794
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 26 23:10:16 2020...
