###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:59:45 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix lab7_layout_design_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.666
+ Phase Shift                   4.000
= Required Time                 3.334
- Arrival Time                  3.800
= Slack Time                   -0.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.466 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.466 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.466 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.285 | 0.265 |   2.069 |    1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.182 | 0.332 |   2.401 |    1.935 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.171 |   2.572 |    2.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.162 |   2.734 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.147 | 0.124 |   2.858 |    2.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.002 |    2.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.208 | 0.141 |   3.143 |    2.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   3.655 |    3.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.231 | 0.145 |   3.800 |    3.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.800 |    3.334 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.466 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.466 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.466 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.658
+ Phase Shift                   4.000
= Required Time                 3.342
- Arrival Time                  3.799
= Slack Time                   -0.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.457 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.457 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.457 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.285 | 0.265 |   2.069 |    1.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.182 | 0.332 |   2.401 |    1.944 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.171 |   2.572 |    2.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.162 |   2.734 |    2.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.147 | 0.124 |   2.858 |    2.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.002 |    2.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.208 | 0.141 |   3.143 |    2.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   3.655 |    3.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.144 |   3.799 |    3.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   3.799 |    3.342 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.457 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.457 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.457 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.457 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.909
+ Phase Shift                   4.000
= Required Time                 3.091
- Arrival Time                  3.546
= Slack Time                   -0.455
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.455 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.455 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.455 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    2.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.274 | 0.165 |   3.546 |    3.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.274 | 0.000 |   3.546 |    3.091 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.455 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.455 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.455 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.455 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.654
+ Phase Shift                   4.000
= Required Time                 3.346
- Arrival Time                  3.794
= Slack Time                   -0.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.448 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.448 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.448 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.285 | 0.265 |   2.069 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.182 | 0.332 |   2.401 |    1.953 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.171 |   2.572 |    2.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.162 |   2.734 |    2.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.147 | 0.124 |   2.858 |    2.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.002 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.208 | 0.141 |   3.143 |    2.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   3.655 |    3.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.139 |   3.794 |    3.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.794 |    3.346 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.448 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.448 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.448 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.448 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.640
+ Phase Shift                   4.000
= Required Time                 3.360
- Arrival Time                  3.795
= Slack Time                   -0.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.435 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.435 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.435 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.285 | 0.265 |   2.069 |    1.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.182 | 0.332 |   2.401 |    1.966 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.171 |   2.572 |    2.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.162 |   2.734 |    2.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.147 | 0.124 |   2.858 |    2.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.002 |    2.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.208 | 0.141 |   3.143 |    2.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   3.655 |    3.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.140 |   3.794 |    3.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   3.795 |    3.360 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.435 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.435 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.435 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.435 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.888
+ Phase Shift                   4.000
= Required Time                 3.112
- Arrival Time                  3.541
= Slack Time                   -0.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.429 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.429 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    2.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.270 | 0.161 |   3.541 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.270 | 0.000 |   3.541 |    3.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.429 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.429 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.429 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.888
+ Phase Shift                   4.000
= Required Time                 3.112
- Arrival Time                  3.541
= Slack Time                   -0.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.429 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.429 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    2.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.270 | 0.160 |   3.541 |    3.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.270 | 0.000 |   3.541 |    3.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.429 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.429 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.429 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.633
+ Phase Shift                   4.000
= Required Time                 3.367
- Arrival Time                  3.790
= Slack Time                   -0.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.424 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.424 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.424 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.285 | 0.265 |   2.069 |    1.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.182 | 0.332 |   2.401 |    1.978 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.171 |   2.572 |    2.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.162 |   2.734 |    2.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.147 | 0.124 |   2.858 |    2.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.002 |    2.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.208 | 0.141 |   3.143 |    2.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   3.655 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.135 |   3.790 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.790 |    3.367 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.424 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.424 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.424 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.628
+ Phase Shift                   4.000
= Required Time                 3.372
- Arrival Time                  3.790
= Slack Time                   -0.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.418 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.418 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.418 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.285 | 0.265 |   2.069 |    1.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.182 | 0.332 |   2.401 |    1.983 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.171 |   2.572 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.162 |   2.734 |    2.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.147 | 0.124 |   2.858 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.002 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.208 | 0.141 |   3.143 |    2.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   3.655 |    3.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B ^ -> Y v     | MUX2X1   | 0.225 | 0.135 |   3.790 |    3.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D v            | DFFPOSX1 | 0.225 | 0.000 |   3.790 |    3.372 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.418 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.418 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.418 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.418 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.622
+ Phase Shift                   4.000
= Required Time                 3.378
- Arrival Time                  3.784
= Slack Time                   -0.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.406 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.406 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.406 | 
     | nclk__L2_I6                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.199 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174   | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC112_n174   | A ^ -> Y v     | INVX2    | 0.285 | 0.265 |   2.069 |    1.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC73_FE_OFN31_n | A v -> Y v     | BUFX4    | 0.182 | 0.332 |   2.401 |    1.995 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U120                 | D v -> Y ^     | AOI22X1  | 0.221 | 0.171 |   2.572 |    2.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121                 | B ^ -> Y v     | AOI21X1  | 0.235 | 0.162 |   2.734 |    2.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_213_0          | A v -> Y ^     | NOR2X1   | 0.147 | 0.124 |   2.858 |    2.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_214_0          | A ^ -> Y v     | INVX2    | 0.144 | 0.144 |   3.002 |    2.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | B v -> Y ^     | NOR2X1   | 0.208 | 0.141 |   3.143 |    2.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.510 | 0.512 |   3.655 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B ^ -> Y v     | MUX2X1   | 0.224 | 0.130 |   3.784 |    3.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.224 | 0.000 |   3.784 |    3.378 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.406 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.406 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.406 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.868
+ Phase Shift                   4.000
= Required Time                 3.132
- Arrival Time                  3.537
= Slack Time                   -0.405
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.405 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.405 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.405 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    2.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.267 | 0.156 |   3.536 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.267 | 0.000 |   3.537 |    3.132 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.405 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.405 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.405 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.863
+ Phase Shift                   4.000
= Required Time                 3.137
- Arrival Time                  3.532
= Slack Time                   -0.395
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.395 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.395 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    2.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.266 | 0.151 |   3.531 |    3.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.266 | 0.000 |   3.532 |    3.137 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.395 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.395 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.860
+ Phase Shift                   4.000
= Required Time                 3.140
- Arrival Time                  3.534
= Slack Time                   -0.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    2.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.266 | 0.154 |   3.534 |    3.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.266 | 0.000 |   3.534 |    3.140 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.394 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.859
+ Phase Shift                   4.000
= Required Time                 3.141
- Arrival Time                  3.534
= Slack Time                   -0.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    2.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.265 | 0.154 |   3.534 |    3.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.265 | 0.000 |   3.534 |    3.141 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.394 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.837
+ Phase Shift                   4.000
= Required Time                 3.163
- Arrival Time                  3.521
= Slack Time                   -0.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.359 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.359 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    0.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC111_n174 | A ^ -> Y v     | INVX2    | 0.352 | 0.311 |   2.116 |    1.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | D v -> Y ^     | AOI22X1  | 0.222 | 0.212 |   2.328 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | B ^ -> Y v     | AOI21X1  | 0.308 | 0.238 |   2.566 |    2.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_119_0        | B v -> Y ^     | NOR3X1   | 0.273 | 0.215 |   2.781 |    2.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_118_0        | A ^ -> Y ^     | OR2X2    | 0.637 | 0.599 |   3.380 |    3.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.262 | 0.141 |   3.521 |    3.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.262 | 0.000 |   3.521 |    3.163 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.359 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   4.000
= Required Time                 3.633
- Arrival Time                  3.967
= Slack Time                   -0.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.334 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.174 | 0.142 |   3.967 |    3.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.174 | 0.000 |   3.967 |    3.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.334 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.334 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.334 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   4.000
= Required Time                 3.633
- Arrival Time                  3.965
= Slack Time                   -0.332
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.332 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.173 | 0.140 |   3.964 |    3.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.173 | 0.000 |   3.965 |    3.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.332 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.332 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.332 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.332 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   4.000
= Required Time                 3.638
- Arrival Time                  3.959
= Slack Time                   -0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.321 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.167 | 0.135 |   3.959 |    3.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.167 | 0.000 |   3.959 |    3.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.321 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.321 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.359
+ Phase Shift                   4.000
= Required Time                 3.641
- Arrival Time                  3.955
= Slack Time                   -0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.314 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.162 | 0.130 |   3.955 |    3.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.162 | 0.000 |   3.955 |    3.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.314 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.314 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.314 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   4.000
= Required Time                 3.642
- Arrival Time                  3.954
= Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.161 | 0.130 |   3.954 |    3.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.161 | 0.000 |   3.954 |    3.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.312 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.358
+ Phase Shift                   4.000
= Required Time                 3.642
- Arrival Time                  3.953
= Slack Time                   -0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.311 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.162 | 0.128 |   3.953 |    3.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.162 | 0.000 |   3.953 |    3.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.311 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.311 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   4.000
= Required Time                 3.643
- Arrival Time                  3.953
= Slack Time                   -0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.311 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.160 | 0.129 |   3.953 |    3.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.160 | 0.000 |   3.953 |    3.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.311 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.311 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   4.000
= Required Time                 3.645
- Arrival Time                  3.949
= Slack Time                   -0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.304 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.304 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.304 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.927 | 1.134 |   1.134 |    0.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX4    | 0.235 | 0.214 |   1.347 |    1.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.292 | 0.258 |   1.605 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC109_n174 | A v -> Y ^     | INVX2    | 0.194 | 0.199 |   1.804 |    1.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC113_n174 | A ^ -> Y v     | INVX1    | 1.015 | 0.819 |   2.623 |    2.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | D v -> Y ^     | AOI22X1  | 0.335 | 0.321 |   2.944 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B ^ -> Y v     | AOI21X1  | 0.231 | 0.210 |   3.155 |    2.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X2    | 0.086 | 0.201 |   3.355 |    3.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 0.145 | 0.128 |   3.484 |    3.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC76_n184     | A ^ -> Y ^     | BUFX4    | 0.266 | 0.341 |   3.824 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.157 | 0.125 |   3.949 |    3.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.157 | 0.000 |   3.949 |    3.645 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.304 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.304 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[3] /Q             (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.116
+ Phase Shift                   4.000
= Required Time                 3.884
- Arrival Time                  4.034
= Slack Time                   -0.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.000 |       |   0.000 |   -0.150 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |   -0.150 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.150 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |   -0.150 | 
     | I0/LD/CTRL/\curr_state_reg[3]              | CLK ^ -> Q ^   | DFFSR   | 0.173 | 0.507 |   0.507 |    0.357 | 
     | I0/LD/CTRL/FE_OCPC63_curr_state_3_         | A ^ -> Y ^     | BUFX4   | 0.150 | 0.273 |   0.780 |    0.629 | 
     | I0/LD/CTRL/FE_RC_1_0                       | A ^ -> Y v     | INVX2   | 0.068 | 0.073 |   0.853 |    0.702 | 
     | I0/LD/CTRL/FE_RC_0_0                       | B v -> Y v     | AND2X2  | 0.172 | 0.284 |   1.137 |    0.987 | 
     | I0/LD/CTRL/U86                             | B v -> Y ^     | NAND3X1 | 0.276 | 0.239 |   1.376 |    1.225 | 
     | I0/LD/CTRL/U85                             | A ^ -> Y v     | INVX2   | 0.160 | 0.150 |   1.526 |    1.376 | 
     | I0/LD/CTRL/U79                             | A v -> Y ^     | NOR2X1  | 0.264 | 0.219 |   1.745 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.532 | 0.454 |   2.199 |    2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0  | A v -> Y v     | AND2X2  | 0.179 | 0.407 |   2.607 |    2.456 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_40_0  | A v -> Y ^     | XOR2X1  | 0.401 | 0.344 |   2.951 |    2.801 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14         | B ^ -> Y ^     | XOR2X1  | 0.515 | 0.470 |   3.421 |    3.270 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U22              | A ^ -> Y v     | XNOR2X1 | 0.184 | 0.297 |   3.718 |    3.567 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | A v -> Y ^     | NAND2X1 | 0.162 | 0.175 |   3.892 |    3.742 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.152 | 0.142 |   4.034 |    3.883 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.152 | 0.000 |   4.034 |    3.884 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.000 |       |   0.000 |    0.150 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |    0.150 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |    0.150 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |    0.150 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.714
+ Phase Shift                   4.000
= Required Time                 3.286
- Arrival Time                  3.353
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.067 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.067 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.067 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    0.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.065 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.225 | 0.210 |   2.342 |    2.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.239 | 0.175 |   2.517 |    2.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.193 | 0.151 |   2.668 |    2.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.205 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.240 | 0.148 |   3.353 |    3.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.353 |    3.286 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.067 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.067 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.067 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   4.000
= Required Time                 3.643
- Arrival Time                  3.654
= Slack Time                   -0.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.012 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.012 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.012 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    1.999 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.410 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.209 | 0.194 |   2.616 |    2.604 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.274 | 0.168 |   2.783 |    2.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.028 |    3.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.189 | 0.166 |   3.193 |    3.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.241 | 0.328 |   3.521 |    3.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B ^ -> Y v     | MUX2X1   | 0.160 | 0.133 |   3.654 |    3.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.160 | 0.000 |   3.654 |    3.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.012 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.012 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.012 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.012 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   4.000
= Required Time                 3.643
- Arrival Time                  3.652
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.009 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.009 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.009 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    2.001 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.413 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.209 | 0.194 |   2.616 |    2.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.274 | 0.168 |   2.783 |    2.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.028 |    3.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.189 | 0.166 |   3.193 |    3.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.241 | 0.328 |   3.521 |    3.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199                 | B ^ -> Y v     | MUX2X1   | 0.159 | 0.131 |   3.651 |    3.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.159 | 0.000 |   3.652 |    3.643 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.009 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.009 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.664
+ Phase Shift                   4.000
= Required Time                 3.336
- Arrival Time                  3.344
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.008 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.124 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.225 | 0.210 |   2.342 |    2.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.239 | 0.175 |   2.517 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.193 | 0.151 |   2.668 |    2.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.205 |    3.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.231 | 0.139 |   3.344 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.344 |    3.336 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.008 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.008 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   4.000
= Required Time                 3.645
- Arrival Time                  3.653
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.008 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    2.002 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.414 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.209 | 0.194 |   2.616 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.274 | 0.168 |   2.783 |    2.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.028 |    3.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.189 | 0.166 |   3.193 |    3.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.241 | 0.328 |   3.521 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.157 | 0.132 |   3.652 |    3.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.157 | 0.000 |   3.653 |    3.645 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.008 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.008 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.356
+ Phase Shift                   4.000
= Required Time                 3.644
- Arrival Time                  3.651
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.008 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    2.002 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.414 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.209 | 0.194 |   2.616 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.274 | 0.168 |   2.783 |    2.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.028 |    3.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.189 | 0.166 |   3.193 |    3.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.241 | 0.328 |   3.521 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B ^ -> Y v     | MUX2X1   | 0.159 | 0.130 |   3.651 |    3.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.159 | 0.000 |   3.651 |    3.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.008 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.008 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.355
+ Phase Shift                   4.000
= Required Time                 3.645
- Arrival Time                  3.650
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.005 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    2.005 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.417 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.209 | 0.194 |   2.616 |    2.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.274 | 0.168 |   2.783 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.028 |    3.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.189 | 0.166 |   3.193 |    3.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.241 | 0.328 |   3.521 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B ^ -> Y v     | MUX2X1   | 0.157 | 0.128 |   3.649 |    3.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.157 | 0.000 |   3.650 |    3.645 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.005 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.354
+ Phase Shift                   4.000
= Required Time                 3.646
- Arrival Time                  3.651
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |   -0.005 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    2.005 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.417 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.209 | 0.194 |   2.616 |    2.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.274 | 0.168 |   2.783 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.028 |    3.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.189 | 0.166 |   3.193 |    3.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.241 | 0.328 |   3.521 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.155 | 0.130 |   3.651 |    3.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.155 | 0.000 |   3.651 |    3.646 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |    0.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.005 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.383
+ Phase Shift                   4.000
= Required Time                 3.617
- Arrival Time                  3.615
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.002 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.002 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.002 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.134 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.153 | 0.324 |   2.456 |    2.458 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.187 | 0.161 |   2.617 |    2.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.255 | 0.153 |   2.771 |    2.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.093 | 0.218 |   2.989 |    2.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.146 | 0.132 |   3.121 |    3.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.268 | 0.340 |   3.461 |    3.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.182 | 0.154 |   3.615 |    3.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.182 | 0.001 |   3.615 |    3.617 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.002 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.351
+ Phase Shift                   4.000
= Required Time                 3.649
- Arrival Time                  3.645
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.004 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.004 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.004 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    2.014 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.426 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                  | B v -> Y ^     | AOI22X1  | 0.209 | 0.194 |   2.616 |    2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | A ^ -> Y v     | AOI21X1  | 0.274 | 0.168 |   2.783 |    2.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104                 | A v -> Y v     | OR2X2    | 0.116 | 0.244 |   3.028 |    3.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279                 | B v -> Y ^     | MUX2X1   | 0.189 | 0.166 |   3.193 |    3.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC69_n197       | A ^ -> Y ^     | BUFX4    | 0.241 | 0.328 |   3.521 |    3.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.152 | 0.124 |   3.644 |    3.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.152 | 0.000 |   3.645 |    3.649 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.004 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.652
+ Phase Shift                   4.000
= Required Time                 3.348
- Arrival Time                  3.340
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.007 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.007 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.007 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.140 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.225 | 0.210 |   2.342 |    2.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.239 | 0.175 |   2.517 |    2.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.193 | 0.151 |   2.668 |    2.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.205 |    3.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.135 |   3.340 |    3.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.340 |    3.348 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.007 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.641
+ Phase Shift                   4.000
= Required Time                 3.359
- Arrival Time                  3.339
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.020 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.020 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.020 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.152 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.225 | 0.210 |   2.342 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.239 | 0.175 |   2.517 |    2.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.193 | 0.151 |   2.668 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.205 |    3.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.134 |   3.338 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   3.339 |    3.359 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.020 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.020 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.020 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.020 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   4.000
= Required Time                 3.893
- Arrival Time                  3.872
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                 | write_enable v |         | 0.162 |       |   1.116 |    1.137 | 
     | U18                                             | YPAD v -> DI v | PADINC  | 0.047 | 0.148 |   1.264 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                   | A v -> Y ^     | INVX8   | 0.066 | 0.072 |   1.336 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                   | B ^ -> Y v     | NOR2X1  | 0.173 | 0.126 |   1.462 |    1.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo | A v -> Y v     | BUFX4   | 0.133 | 0.267 |   1.729 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo     | A v -> Y v     | BUFX4   | 0.404 | 0.455 |   2.184 |    2.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U21              | B v -> Y v     | XOR2X1  | 0.312 | 0.380 |   2.564 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U15              | B v -> Y ^     | XOR2X1  | 0.465 | 0.429 |   2.993 |    3.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U26                   | B ^ -> Y v     | XNOR2X1 | 0.138 | 0.249 |   3.242 |    3.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_158_0           | B v -> Y v     | AND2X2  | 0.083 | 0.227 |   3.469 |    3.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_157_0           | A v -> Y v     | AND2X2  | 0.067 | 0.176 |   3.645 |    3.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_156_0           | B v -> Y v     | AND2X2  | 0.110 | 0.226 |   3.871 |    3.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg       | D v            | DFFSR   | 0.110 | 0.001 |   3.872 |    3.893 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.000 |       |   0.000 |   -0.021 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.021 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.021 | 
     | nclk__L2_I6                               | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.021 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.642
+ Phase Shift                   4.000
= Required Time                 3.358
- Arrival Time                  3.336
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.022 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.022 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.022 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.154 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.225 | 0.210 |   2.342 |    2.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.239 | 0.175 |   2.517 |    2.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.193 | 0.151 |   2.668 |    2.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.205 |    3.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | B ^ -> Y v     | MUX2X1   | 0.227 | 0.131 |   3.336 |    3.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.227 | 0.000 |   3.336 |    3.358 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.022 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.022 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.022 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.022 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.636
+ Phase Shift                   4.000
= Required Time                 3.364
- Arrival Time                  3.338
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.026 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.026 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.026 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.158 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.225 | 0.210 |   2.342 |    2.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.239 | 0.175 |   2.517 |    2.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.193 | 0.151 |   2.668 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.205 |    3.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.133 |   3.337 |    3.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.338 |    3.364 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.026 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.026 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.026 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.026 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.366
+ Phase Shift                   4.000
= Required Time                 3.634
- Arrival Time                  3.606
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.028 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.028 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.028 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.160 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.153 | 0.324 |   2.456 |    2.484 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.187 | 0.161 |   2.617 |    2.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.255 | 0.153 |   2.771 |    2.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.093 | 0.218 |   2.989 |    3.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.146 | 0.132 |   3.121 |    3.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.268 | 0.340 |   3.461 |    3.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.172 | 0.145 |   3.606 |    3.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   3.606 |    3.634 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.028 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.028 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.028 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.028 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.367
+ Phase Shift                   4.000
= Required Time                 3.633
- Arrival Time                  3.604
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.029 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.029 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.029 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.161 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.153 | 0.324 |   2.456 |    2.485 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.187 | 0.161 |   2.617 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.255 | 0.153 |   2.771 |    2.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.093 | 0.218 |   2.989 |    3.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.146 | 0.132 |   3.121 |    3.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.268 | 0.340 |   3.461 |    3.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.174 | 0.142 |   3.603 |    3.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.174 | 0.000 |   3.604 |    3.633 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.029 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.029 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.029 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.029 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.634
+ Phase Shift                   4.000
= Required Time                 3.366
- Arrival Time                  3.335
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.031 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.031 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.031 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.164 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115                 | B v -> Y ^     | AOI22X1  | 0.225 | 0.210 |   2.342 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117                 | A ^ -> Y v     | AOI21X1  | 0.239 | 0.175 |   2.517 |    2.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_82_0           | B v -> Y ^     | NOR3X1   | 0.193 | 0.151 |   2.668 |    2.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | A ^ -> Y ^     | OR2X2    | 0.519 | 0.536 |   3.205 |    3.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.226 | 0.130 |   3.335 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.226 | 0.000 |   3.335 |    3.366 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.031 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.031 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.031 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   4.000
= Required Time                 3.635
- Arrival Time                  3.603
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.031 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.031 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.031 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.164 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.153 | 0.324 |   2.456 |    2.488 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.187 | 0.161 |   2.617 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.255 | 0.153 |   2.771 |    2.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.093 | 0.218 |   2.989 |    3.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.146 | 0.132 |   3.121 |    3.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.268 | 0.340 |   3.461 |    3.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.171 | 0.142 |   3.603 |    3.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.171 | 0.000 |   3.603 |    3.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.031 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.031 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.031 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                   4.000
= Required Time                 3.635
- Arrival Time                  3.602
= Slack Time                    0.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.032 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.032 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.032 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.164 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.153 | 0.324 |   2.456 |    2.489 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.187 | 0.161 |   2.617 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.255 | 0.153 |   2.771 |    2.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.093 | 0.218 |   2.989 |    3.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.146 | 0.132 |   3.121 |    3.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.268 | 0.340 |   3.461 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.171 | 0.141 |   3.602 |    3.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.171 | 0.001 |   3.602 |    3.635 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.032 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.032 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.032 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.032 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.362
+ Phase Shift                   4.000
= Required Time                 3.638
- Arrival Time                  3.601
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.037 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.037 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.037 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.169 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.153 | 0.324 |   2.456 |    2.493 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.187 | 0.161 |   2.617 |    2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.255 | 0.153 |   2.771 |    2.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.093 | 0.218 |   2.989 |    3.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.146 | 0.132 |   3.121 |    3.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.268 | 0.340 |   3.461 |    3.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.167 | 0.139 |   3.600 |    3.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.167 | 0.000 |   3.601 |    3.638 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.037 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.194
+ Phase Shift                   4.000
= Required Time                 3.806
- Arrival Time                  3.767
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.000 |       |   0.000 |    0.039 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.039 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |    0.039 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |    0.039 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.156 | 0.550 |   0.550 |    0.589 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.063 | 0.182 |   0.732 |    0.771 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.321 | 0.376 |   1.108 |    1.147 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.296 | 0.291 |   1.399 |    1.438 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.601 | 0.431 |   1.830 |    1.868 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.381 | 0.460 |   2.290 |    2.328 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.219 | 0.113 |   2.403 |    2.442 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.536 | 0.543 |   2.946 |    2.984 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.200 | 0.118 |   3.063 |    3.102 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.240 | 0.339 |   3.402 |    3.440 | 
     | I0/LD/T_SR_1/U24                        | B ^ -> Y v     | AOI22X1 | 0.211 | 0.184 |   3.586 |    3.625 | 
     | I0/LD/T_SR_1/U23                        | C v -> Y ^     | OAI21X1 | 0.191 | 0.180 |   3.766 |    3.805 | 
     | I0/LD/T_SR_1/\curr_val_reg[5]           | D ^            | DFFSR   | 0.191 | 0.001 |   3.767 |    3.806 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.039 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.039 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.039 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.039 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.039 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.317
+ Phase Shift                   4.000
= Required Time                 3.683
- Arrival Time                  3.640
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.159 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.047 | 0.148 |   1.264 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX8    | 0.066 | 0.072 |   1.336 |    1.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.173 | 0.126 |   1.462 |    1.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC39_wenable_fifo    | A v -> Y v     | BUFX4    | 0.133 | 0.267 |   1.729 |    1.772 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC91_wenable_fifo        | A v -> Y v     | BUFX4    | 0.404 | 0.455 |   2.184 |    2.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_wenable_fi | A v -> Y v     | BUFX2    | 0.126 | 0.296 |   2.480 |    2.523 | 
     | fo                                                 |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_83_0           | B v -> Y v     | AND2X2   | 0.079 | 0.218 |   2.698 |    2.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_81_0           | B v -> Y v     | OR2X2    | 0.520 | 0.540 |   3.238 |    3.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B v -> Y ^     | MUX2X1   | 0.236 | 0.192 |   3.430 |    3.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC120_n134       | A ^ -> Y ^     | BUFX2    | 0.078 | 0.209 |   3.639 |    3.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.078 | 0.000 |   3.640 |    3.683 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.043 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   4.000
= Required Time                 3.640
- Arrival Time                  3.593
= Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.047 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.047 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.047 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC56_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.416 | 0.517 |   2.132 |    2.179 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC57_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.153 | 0.324 |   2.456 |    2.503 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105                 | B v -> Y ^     | AOI22X1  | 0.187 | 0.161 |   2.617 |    2.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107                 | A ^ -> Y v     | AOI21X1  | 0.255 | 0.153 |   2.771 |    2.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | A v -> Y v     | OR2X2    | 0.093 | 0.218 |   2.989 |    3.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.146 | 0.132 |   3.121 |    3.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_n195       | A ^ -> Y ^     | BUFX4    | 0.268 | 0.340 |   3.461 |    3.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.164 | 0.132 |   3.593 |    3.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.164 | 0.000 |   3.593 |    3.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.047 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.047 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.047 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.047 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.189
+ Phase Shift                   4.000
= Required Time                 3.811
- Arrival Time                  3.758
= Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |                |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                         | clk ^          |         | 0.000 |       |   0.000 |    0.053 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.053 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8   | 0.000 | 0.000 |   0.000 |    0.053 | 
     | nclk__L2_I5                             | A v -> Y ^     | INVX8   | 0.000 | 0.000 |   0.000 |    0.053 | 
     | I0/LD/CTRL/\curr_state_reg[0]           | CLK ^ -> Q v   | DFFSR   | 0.156 | 0.550 |   0.550 |    0.603 | 
     | I0/LD/CTRL/FE_OCPC78_curr_state_0_      | A v -> Y v     | BUFX2   | 0.063 | 0.182 |   0.732 |    0.785 | 
     | I0/LD/CTRL/FE_OCP_DRV_C54_curr_state_0_ | A v -> Y v     | BUFX2   | 0.321 | 0.376 |   1.108 |    1.161 | 
     | I0/LD/CTRL/U78                          | A v -> Y ^     | INVX2   | 0.296 | 0.291 |   1.399 |    1.451 | 
     | I0/LD/CTRL/U77                          | B ^ -> Y v     | NAND3X1 | 0.601 | 0.431 |   1.830 |    1.882 | 
     | I0/LD/CTRL/U3                           | B v -> Y ^     | NAND3X1 | 0.381 | 0.460 |   2.290 |    2.342 | 
     | I0/LD/T_SR_1/U35                        | A ^ -> Y v     | AOI21X1 | 0.219 | 0.113 |   2.403 |    2.456 | 
     | I0/LD/T_SR_1/FE_OFC115_n13              | A v -> Y v     | BUFX2   | 0.536 | 0.543 |   2.946 |    2.998 | 
     | I0/LD/T_SR_1/U34                        | A v -> Y ^     | NOR2X1  | 0.200 | 0.118 |   3.063 |    3.116 | 
     | I0/LD/T_SR_1/FE_OFC1_n12                | A ^ -> Y ^     | BUFX4   | 0.240 | 0.339 |   3.402 |    3.454 | 
     | I0/LD/T_SR_1/U21                        | B ^ -> Y v     | AOI22X1 | 0.224 | 0.197 |   3.598 |    3.651 | 
     | I0/LD/T_SR_1/U20                        | C v -> Y ^     | OAI21X1 | 0.167 | 0.159 |   3.758 |    3.810 | 
     | I0/LD/T_SR_1/\curr_val_reg[4]           | D ^            | DFFSR   | 0.167 | 0.000 |   3.758 |    3.811 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.000 |       |   0.000 |   -0.053 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.053 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.053 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.000 | 0.000 |   0.000 |   -0.053 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.053 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.360
+ Phase Shift                   4.000
= Required Time                 3.640
- Arrival Time                  3.587
= Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.000 |       |   0.000 |    0.053 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |    0.053 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |    0.053 | 
     | nclk__L2_I7                                        | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |    0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.825 | 1.063 |   1.063 |    1.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.291 | 0.288 |   1.352 |    1.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                  | B ^ -> Y v     | NOR2X1   | 0.391 | 0.264 |   1.616 |    1.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC102_FE_OFN38_ | A v -> Y v     | BUFX4    | 0.241 | 0.394 |   2.010 |    2.063 | 
     | n173                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC72_FE_OFN38_n | A v -> Y v     | BUFX2    | 0.310 | 0.412 |   2.422 |    2.475 | 
     | 173                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                  | B v -> Y ^     | AOI22X1  | 0.211 | 0.199 |   2.621 |    2.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                  | A ^ -> Y v     | AOI21X1  | 0.188 | 0.142 |   2.763 |    2.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                  | B v -> Y v     | OR2X2    | 0.097 | 0.210 |   2.973 |    3.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | B v -> Y ^     | MUX2X1   | 0.199 | 0.170 |   3.143 |    3.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC71_n186       | A ^ -> Y ^     | BUFX2    | 0.209 | 0.305 |   3.448 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.164 | 0.138 |   3.586 |    3.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.164 | 0.000 |   3.587 |    3.640 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.000 |       |   0.000 |   -0.053 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.000 | 0.000 |   0.000 |   -0.053 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.053 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.000 | 0.000 |   0.000 |   -0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.053 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

