// Seed: 1657580457
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout reg id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_10 <= id_1;
    if (1) $unsigned(83);
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  and primCall (id_1, id_4, id_2, id_9, id_8, id_6, id_5);
  input wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_10,
      id_9,
      id_9,
      id_9,
      id_11,
      id_9,
      id_9,
      id_1,
      id_11,
      id_8,
      id_6,
      id_3
  );
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout reg id_1;
  reg id_12;
  always
    for (id_1 = ""; id_6; id_12 = id_9) begin : LABEL_0
      $signed(4);
      ;
      id_1 <= -1;
    end
  logic [7:0]
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44;
  wire id_45;
  assign id_26[1'b0 : 1] = 1'b0;
endmodule
