# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/clock_10Hz.v" \
"../../../../OneChannelTest.srcs/sources_1/new/clock_1khz_100khz.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/crc.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/main.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/pll_sync.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/pll_sync_rqst.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/realSPI.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/signalgen_DDR.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_rcv.v" \
"../../../../../OldSetup_PLLTest/OldSetup_PLLTest.srcs/sources_1/new/uart_trx.v" \
"../../../../OneChannelTest.srcs/sim_1/new/main_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
