Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Nov  7 23:01:00 2022
| Host         : DESKTOP-I5HHF0K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   147 |
| Unused register locations in slices containing registers |   258 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      3 |            1 |
|      4 |           11 |
|      5 |            1 |
|      6 |            3 |
|      7 |            1 |
|      8 |           32 |
|      9 |            1 |
|     10 |            6 |
|     11 |            5 |
|     12 |            3 |
|     13 |            2 |
|     14 |            2 |
|     15 |            2 |
|    16+ |           74 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             504 |          171 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             252 |          107 |
| Yes          | No                    | No                     |            1315 |          407 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             793 |          238 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                  Enable Signal                                                                                 |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                |                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/grp_tpgPatternSolidGreen_fu_658_ap_ready       |                                                                                                                                                                              |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                 |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidReZio_rom_U/grp_tpgPatternSolidRed_fu_667_ap_ready           |                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14690                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_9_reg_1479_reg[6]_0                                                                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/grp_tpgPatternSolidBlue_fu_649_ap_ready         |                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                               |                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                           |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/yCount_V_40                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/yCount_V_4                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/xCount_V_2_0[5]_i_2_n_2                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/hBarSel_5_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_6040                                                                                                             |                                                                                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_1_reg[0][0]                                                                                                                 |                                                                                                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ap_ready_reg_0[0]                                                                                                               |                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/b_reg_662_reg[0][0]             |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_656_reg[0][0]             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/Scalar_val_2_V_writ_reg_700                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625/rampVal                                                                                         |                                                                                                                                                                              |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                               |                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_condition_650                                                                                                               |                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                           |                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                  |                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                      |                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_3                                                                                                                         |                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/hdata_reg[0][0]                                                                                                                     |                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_2                                                                                                                         | design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[0][7]_0                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_2                                                                                                                         |                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                           | design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[0][7]_1                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                   |                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                 |                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_3                                                                                                                         | design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[0][7]                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1426_reg[7][0]                                                                                                   |                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_2_reg[0][0]                                                                                                                 |                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/yCount_V_30                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/yCount_V_3                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/grp_reg_ap_uint_10_s_fu_189/E[0]                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/grp_reg_ap_uint_10_s_fu_189/SR[0]                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_0_reg[0][0]                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/yCount_V0                                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/yCount_V                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_516_ap_ready                                                                                            | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/xCount_V_3_0[9]_i_1_n_2                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_590_ap_ready                                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/xBar_V_0[10]_i_1_n_2                                                                                 |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/vHatch[0]_i_2_n_2                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/vHatch0                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14690                                                                                                          |                                                                                                                                                                              |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_return_reg[9]                                                                                                                    |                                                                                                                                                                              |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                 |                9 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                             |                                                                                                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                |                                                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                              |                                                                                                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_590_ap_ready                                                                                             |                                                                                                                                                                              |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                |                                                                                                                                                                              |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                |                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_271_reg[0]_0                                                                                                                    | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart_reg[0]_0[0]                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                              | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_257/ap_NS_fsm1                                                                                     |                                                                                                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_263/ap_NS_fsm1                                                                                     |                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                 |                                                                                                                                                                              |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state8                                                                                                               | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_257/SR[0]                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_4720                                                                                                                   |                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                 |                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_2100                                                                                                                     | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                   |                                                                                                                                                                              |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/p[1]                                                                                                                                  |                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_am_addmul_1Ngs_U69/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m_0                         | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_am_addmul_1Ngs_U69/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m_1                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state11                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_405                                                                                                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/p_8_in                                                                                                                                |                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                  |                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                                |                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                |                                                                                                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                      |                                                                                                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state9                                                                                                                      | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_259                                                                                                                           |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[0]                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_5630                                                                                                                          |                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                  |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_6040                                                                                                             | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/intpix_val_0_V_1_reg_604_reg[3]                                                                      |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_17_reg_14540                                                                                                         |                                                                                                                                                                              |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                               |                                                                                                                                                                              |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                               |                                                                                                                                                                              |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_val_0_V_reg_4910                                                                                                           |                                                                                                                                                                              |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_reg_2830                                                                                          |                                                                                                                                                                              |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0] |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_314_reg[7][0]                                                                                                        |                                                                                                                                                                              |               19 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_reg_2830                                                                                          |                                                                                                                                                                              |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_5890                                                                                                             |                                                                                                                                                                              |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_295                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_305_reg[7]                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_reg_2830                                                                                          |                                                                                                                                                                              |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_568[7]_i_1_n_2                                                                                                      |                                                                                                                                                                              |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                            |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p                                                                                                                                   |                                                                                                                                                                              |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                             |                                                                                                                                                                              |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                |                                                                                                                                                                              |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                     |                                                                                                                                                                              |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                     |                                                                                                                                                                              |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                  |                                                                                                                                                                              |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                |                                                                                                                                                                              |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                              |                                                                                                                                                                              |                6 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                    |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/p_12_in                                                                                                      |                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_phi_reg_pp0_iter1_boxTop_reg_177[15]_i_1_n_2                                                              |                                                                                                                                                                              |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_condition_196                                                                                             |                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/zonePlateVAddr                                                                                         |                                                                                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/call_ret15_tpgPRBS_fu_694_ap_ready                                                                                                  |                                                                                                                                                                              |               17 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/E[0]                                                                                                   |                                                                                                                                                                              |               15 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                      |               17 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_257/E[0]                                                                                           |                                                                                                                                                                              |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                         |               10 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                                 |                                                                                                                                                                              |               21 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_349/grp_tpgPatternBox_fu_349_ap_ce                                                                               |                                                                                                                                                                              |               24 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                           |                                                                                                                                                                              |               14 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                      |               48 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                |                                                                                                                                                                              |               77 |            241 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                |                                                                                                                                                                              |               95 |            264 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


