{
  "design": {
    "design_info": {
      "boundary_crc": "0x7A49C53A378777B6",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "SYS",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "rb_piso_0": "",
      "ddr4_0": "",
      "util_vector_logic_0": "",
      "ft_tx_0": ""
    },
    "interface_ports": {
      "DDR4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "DDR4_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "FT601Q": {
        "mode": "Master",
        "vlnv": "xilinx.com:user:FT601Q_rtl:1.0"
      }
    },
    "ports": {
      "sys_nrst": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "sys_ready": {
        "direction": "O"
      },
      "sys_error": {
        "direction": "O"
      },
      "sys_full": {
        "direction": "O"
      },
      "in_fifo_full": {
        "direction": "O"
      },
      "in_fifo_data_valid": {
        "direction": "I"
      },
      "in_fifo_data": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "in_fifo_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SYS_in_fifo_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ft_start": {
        "direction": "O"
      }
    },
    "components": {
      "rb_piso_0": {
        "vlnv": "xilinx.com:user:rb_piso:1.0",
        "xci_name": "SYS_rb_piso_0_0"
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "SYS_ddr4_0_0",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "None"
          },
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_250mhz_clk2"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c2"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "SYS_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "ft_tx_0": {
        "vlnv": "xilinx.com:user:ft_tx:1.0",
        "xci_name": "SYS_ft_tx_0_0"
      }
    },
    "interface_nets": {
      "ft_tx_0_FT": {
        "interface_ports": [
          "FT601Q",
          "ft_tx_0/FT"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "DDR4",
          "ddr4_0/C0_DDR4"
        ]
      },
      "rb_piso_0_M_AXI": {
        "interface_ports": [
          "rb_piso_0/M_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "rb_piso_0_DATA_OUT": {
        "interface_ports": [
          "rb_piso_0/DATA_OUT",
          "ft_tx_0/DATA_IN"
        ]
      },
      "default_250mhz_clk2_1": {
        "interface_ports": [
          "DDR4_CLK",
          "ddr4_0/C0_SYS_CLK"
        ]
      }
    },
    "nets": {
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "ddr4_0/c0_ddr4_aresetn"
        ]
      },
      "rb_piso_0_sys_ready": {
        "ports": [
          "rb_piso_0/sys_ready",
          "sys_ready"
        ]
      },
      "rb_piso_0_sys_error": {
        "ports": [
          "rb_piso_0/sys_error",
          "sys_error"
        ]
      },
      "rb_piso_0_sys_full": {
        "ports": [
          "rb_piso_0/sys_full",
          "sys_full"
        ]
      },
      "rb_piso_0_ddr4_rst": {
        "ports": [
          "rb_piso_0/ddr4_rst",
          "ddr4_0/sys_rst"
        ]
      },
      "sys_nrst_1": {
        "ports": [
          "sys_nrst",
          "rb_piso_0/sys_nrst",
          "ft_tx_0/nrst"
        ]
      },
      "ddr4_0_c0_init_calib_complete": {
        "ports": [
          "ddr4_0/c0_init_calib_complete",
          "rb_piso_0/ddr4_ready"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "rb_piso_0/ddr4_clk"
        ]
      },
      "rb_piso_0_in_fifo_full": {
        "ports": [
          "rb_piso_0/in_fifo_full",
          "in_fifo_full"
        ]
      },
      "in_fifo_data_valid_0_1": {
        "ports": [
          "in_fifo_data_valid",
          "rb_piso_0/in_fifo_data_valid"
        ]
      },
      "in_fifo_data_0_1": {
        "ports": [
          "in_fifo_data",
          "rb_piso_0/in_fifo_data"
        ]
      },
      "in_fifo_clk_0_1": {
        "ports": [
          "in_fifo_clk",
          "rb_piso_0/in_fifo_clk"
        ]
      },
      "ft_tx_0_ft_start": {
        "ports": [
          "ft_tx_0/ft_start",
          "ft_start"
        ]
      }
    },
    "addressing": {
      "/rb_piso_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "2G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}