--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml uart_alu_v3.twx uart_alu_v3.ncd -o uart_alu_v3.twr
uart_alu_v3.pcf -ucf uart_alu_v3_ucf_basys_2.ucf

Design file:              uart_alu_v3.ncd
Physical constraint file: uart_alu_v3.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rx          |    3.814(R)|    0.258(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
dato_A<0>    |    7.409(R)|clk_BUFGP         |   0.000|
dato_A<1>    |    8.284(R)|clk_BUFGP         |   0.000|
dato_A<2>    |    7.925(R)|clk_BUFGP         |   0.000|
dato_A<3>    |    8.020(R)|clk_BUFGP         |   0.000|
dato_A<4>    |    9.110(R)|clk_BUFGP         |   0.000|
dato_A<5>    |    8.272(R)|clk_BUFGP         |   0.000|
dato_A<6>    |    7.978(R)|clk_BUFGP         |   0.000|
dato_A<7>    |    8.739(R)|clk_BUFGP         |   0.000|
dato_B<0>    |    7.619(R)|clk_BUFGP         |   0.000|
dato_B<1>    |    7.862(R)|clk_BUFGP         |   0.000|
dato_B<2>    |    8.052(R)|clk_BUFGP         |   0.000|
dato_B<3>    |    8.057(R)|clk_BUFGP         |   0.000|
dato_B<4>    |    7.457(R)|clk_BUFGP         |   0.000|
dato_B<5>    |    7.440(R)|clk_BUFGP         |   0.000|
dato_B<6>    |    7.533(R)|clk_BUFGP         |   0.000|
dato_B<7>    |    7.659(R)|clk_BUFGP         |   0.000|
dato_Op<0>   |    8.794(R)|clk_BUFGP         |   0.000|
dato_Op<1>   |    9.022(R)|clk_BUFGP         |   0.000|
dato_Op<2>   |    8.452(R)|clk_BUFGP         |   0.000|
dato_Op<4>   |    8.098(R)|clk_BUFGP         |   0.000|
dato_Op<5>   |    8.726(R)|clk_BUFGP         |   0.000|
result_alu<0>|   17.975(R)|clk_BUFGP         |   0.000|
result_alu<1>|   17.960(R)|clk_BUFGP         |   0.000|
result_alu<2>|   17.403(R)|clk_BUFGP         |   0.000|
result_alu<3>|   17.224(R)|clk_BUFGP         |   0.000|
result_alu<4>|   18.067(R)|clk_BUFGP         |   0.000|
result_alu<5>|   16.570(R)|clk_BUFGP         |   0.000|
result_alu<6>|   17.867(R)|clk_BUFGP         |   0.000|
result_alu<7>|   16.543(R)|clk_BUFGP         |   0.000|
rx_empty     |    9.103(R)|clk_BUFGP         |   0.000|
tx           |    8.206(R)|clk_BUFGP         |   0.000|
tx_full      |    7.840(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.586|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 21 17:10:48 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 123 MB



