Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Feb  6 15:23:32 2026
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
LUTAR-1    Warning           LUT drives async reset alert                               9           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 6           
SYNTH-16   Warning           Address collision                                          1           
TIMING-16  Warning           Large setup violation                                      265         
TIMING-18  Warning           Missing input or output delay                              4           
XDCH-2     Warning           Same min and max delay values on IO port                   42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.029    -7026.284                    411                30816        0.050        0.000                      0                30700        0.661        0.000                       0                 14338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
clk_200mhz                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_125mhz_mmcm_out                                                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                                                       {0.000 2.500}        5.000           200.000         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_mgt_refclk_p                                                                                                                   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_125mhz_mmcm_out                                                                                                                    0.054        0.000                      0                  473        0.112        0.000                      0                  473        2.286        0.000                       0                   231  
  mmcm_clkfb                                                                                                                                                                                                                                                                         4.063        0.000                       0                     2  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.187        0.000                      0                 3683        0.073        0.000                      0                 3683        0.661        0.000                       0                  1418  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.904        0.000                      0                 1331        0.091        0.000                      0                 1331        0.661        0.000                       0                   775  
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.264        0.000                      0                 1487        0.084        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.233        0.000                      0                 1487        0.084        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.111        0.000                      0                 1487        0.088        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_mgt_refclk_p                                                                                                                       -38.029    -5793.020                    216                20718        0.050        0.000                      0                20665        2.526        0.000                       0                  9595  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -9.564     -876.166                    112                  112        1.402        0.000                      0                  112  
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        2.476        0.000                      0                   12                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        5.720        0.000                      0                   20                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.530        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.445        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.252        0.000                      0                    2                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.554        0.000                      0                    5                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.465        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -5.165     -357.098                     83                   83        1.403        0.000                      0                   83  
**async_default**                                                                                                                  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.152        0.000                      0                    1        0.395        0.000                      0                    1  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                         3.199        0.000                      0                    1        1.629        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                         
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                         
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                                                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                                                                                                                                                      
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                clk_125mhz_mmcm_out                                                                                                                
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            mmcm_clkfb                          
(none)            sfp_mgt_refclk_p                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 blink_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_5hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 0.469ns (6.335%)  route 6.934ns (93.665%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.650ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.640     5.650    clk_125mhz_int
    SLICE_X132Y434       FDCE                                         r  blink_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y434       FDCE (Prop_fdce_C_Q)         0.254     5.904 r  blink_cnt_reg[9]/Q
                         net (fo=2, routed)           2.138     8.042    blink_cnt[9]
    SLICE_X175Y486       LUT5 (Prop_lut5_I2_O)        0.043     8.085 r  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.265     8.350    blink_cnt[23]_i_7_n_0
    SLICE_X176Y484       LUT6 (Prop_lut6_I5_O)        0.043     8.393 r  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.319     8.712    blink_cnt[23]_i_6_n_0
    SLICE_X175Y487       LUT6 (Prop_lut6_I0_O)        0.043     8.755 f  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.326     9.081    blink_cnt[23]_i_5_n_0
    SLICE_X175Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.124 r  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.390     9.514    blink_cnt[23]_i_3_n_0
    SLICE_X174Y480       LUT2 (Prop_lut2_I0_O)        0.043     9.557 r  blink_5hz_i_1/O
                         net (fo=1, routed)           3.496    13.053    blink_5hz_i_1_n_0
    SLICE_X106Y305       FDCE                                         r  blink_5hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X106Y305       FDCE                                         r  blink_5hz_reg/C
                         clock pessimism              0.426    13.171    
                         clock uncertainty           -0.064    13.107    
    SLICE_X106Y305       FDCE (Setup_fdce_C_D)        0.000    13.107    blink_5hz_reg
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 blink_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 0.469ns (6.602%)  route 6.635ns (93.398%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.650ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.640     5.650    clk_125mhz_int
    SLICE_X132Y434       FDCE                                         r  blink_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y434       FDCE (Prop_fdce_C_Q)         0.254     5.904 f  blink_cnt_reg[9]/Q
                         net (fo=2, routed)           2.138     8.042    blink_cnt[9]
    SLICE_X175Y486       LUT5 (Prop_lut5_I2_O)        0.043     8.085 f  blink_cnt[23]_i_7/O
                         net (fo=1, routed)           0.265     8.350    blink_cnt[23]_i_7_n_0
    SLICE_X176Y484       LUT6 (Prop_lut6_I5_O)        0.043     8.393 f  blink_cnt[23]_i_6/O
                         net (fo=1, routed)           0.319     8.712    blink_cnt[23]_i_6_n_0
    SLICE_X175Y487       LUT6 (Prop_lut6_I0_O)        0.043     8.755 r  blink_cnt[23]_i_5/O
                         net (fo=1, routed)           0.326     9.081    blink_cnt[23]_i_5_n_0
    SLICE_X175Y488       LUT6 (Prop_lut6_I4_O)        0.043     9.124 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.223     9.347    blink_cnt[23]_i_3_n_0
    SLICE_X175Y489       LUT2 (Prop_lut2_I1_O)        0.043     9.390 r  blink_cnt[22]_i_1/O
                         net (fo=1, routed)           3.365    12.755    p_0_in__0[22]
    SLICE_X121Y322       FDCE                                         r  blink_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X121Y322       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.426    13.167    
                         clock uncertainty           -0.064    13.103    
    SLICE_X121Y322       FDCE (Setup_fdce_C_D)       -0.022    13.081    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.081    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.254ns (3.864%)  route 6.319ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 13.003 - 8.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.212     5.222    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.476 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.319    11.795    si5324_i2c_master_inst/Q[0]
    SLICE_X61Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.333    13.003    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/C
                         clock pessimism              0.340    13.343    
                         clock uncertainty           -0.064    13.279    
    SLICE_X61Y100        FDRE (Setup_fdre_C_R)       -0.295    12.984    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.254ns (3.864%)  route 6.319ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 13.003 - 8.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.212     5.222    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.476 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.319    11.795    si5324_i2c_master_inst/Q[0]
    SLICE_X61Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.333    13.003    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.340    13.343    
                         clock uncertainty           -0.064    13.279    
    SLICE_X61Y100        FDRE (Setup_fdre_C_R)       -0.295    12.984    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.984    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.254ns (3.864%)  route 6.319ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 13.003 - 8.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.212     5.222    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.476 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.319    11.795    si5324_i2c_master_inst/Q[0]
    SLICE_X60Y100        FDSE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.333    13.003    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X60Y100        FDSE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.340    13.343    
                         clock uncertainty           -0.064    13.279    
    SLICE_X60Y100        FDSE (Setup_fdse_C_S)       -0.271    13.008    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 0.254ns (3.864%)  route 6.319ns (96.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 13.003 - 8.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.212     5.222    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.476 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         6.319    11.795    si5324_i2c_master_inst/Q[0]
    SLICE_X60Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.333    13.003    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X60Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.340    13.343    
                         clock uncertainty           -0.064    13.279    
    SLICE_X60Y100        FDRE (Setup_fdre_C_R)       -0.271    13.008    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 blink_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.313ns (4.691%)  route 6.359ns (95.309%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.265     5.275    clk_125mhz_int
    SLICE_X121Y322       FDCE                                         r  blink_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y322       FDCE (Prop_fdce_C_Q)         0.216     5.491 f  blink_cnt_reg[22]/Q
                         net (fo=2, routed)           3.504     8.995    blink_cnt[22]
    SLICE_X175Y488       LUT6 (Prop_lut6_I1_O)        0.043     9.038 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.309     9.347    blink_cnt[23]_i_3_n_0
    SLICE_X175Y487       LUT2 (Prop_lut2_I1_O)        0.054     9.401 r  blink_cnt[17]_i_1/O
                         net (fo=1, routed)           2.546    11.947    p_0_in__0[17]
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.244    12.914    clk_125mhz_int
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[17]/C
                         clock pessimism              0.426    13.340    
                         clock uncertainty           -0.064    13.276    
    SLICE_X120Y412       FDCE (Setup_fdce_C_D)       -0.089    13.187    blink_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.187    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 blink_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 0.658ns (9.874%)  route 6.006ns (90.126%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.265     5.275    clk_125mhz_int
    SLICE_X121Y322       FDCE                                         r  blink_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y322       FDCE (Prop_fdce_C_Q)         0.216     5.491 r  blink_cnt_reg[22]/Q
                         net (fo=2, routed)           3.259     8.750    blink_cnt[22]
    SLICE_X174Y489       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.310     9.060 r  blink_cnt_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.246     9.306    blink_cnt0[23]
    SLICE_X175Y489       LUT2 (Prop_lut2_I0_O)        0.132     9.438 r  blink_cnt[23]_i_1/O
                         net (fo=1, routed)           2.501    11.939    p_0_in__0[23]
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.244    12.914    clk_125mhz_int
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.426    13.340    
                         clock uncertainty           -0.064    13.276    
    SLICE_X120Y412       FDCE (Setup_fdce_C_D)       -0.085    13.191    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 blink_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.309ns (4.643%)  route 6.346ns (95.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.265     5.275    clk_125mhz_int
    SLICE_X121Y322       FDCE                                         r  blink_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y322       FDCE (Prop_fdce_C_Q)         0.216     5.491 f  blink_cnt_reg[22]/Q
                         net (fo=2, routed)           3.504     8.995    blink_cnt[22]
    SLICE_X175Y488       LUT6 (Prop_lut6_I1_O)        0.043     9.038 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.303     9.341    blink_cnt[23]_i_3_n_0
    SLICE_X175Y487       LUT2 (Prop_lut2_I1_O)        0.050     9.391 r  blink_cnt[16]_i_1/O
                         net (fo=1, routed)           2.539    11.930    p_0_in__0[16]
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.244    12.914    clk_125mhz_int
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[16]/C
                         clock pessimism              0.426    13.340    
                         clock uncertainty           -0.064    13.276    
    SLICE_X120Y412       FDCE (Setup_fdce_C_D)       -0.082    13.194    blink_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 blink_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.302ns (4.492%)  route 6.421ns (95.508%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.265     5.275    clk_125mhz_int
    SLICE_X121Y322       FDCE                                         r  blink_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y322       FDCE (Prop_fdce_C_Q)         0.216     5.491 f  blink_cnt_reg[22]/Q
                         net (fo=2, routed)           3.504     8.995    blink_cnt[22]
    SLICE_X175Y488       LUT6 (Prop_lut6_I1_O)        0.043     9.038 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.309     9.347    blink_cnt[23]_i_3_n_0
    SLICE_X175Y487       LUT2 (Prop_lut2_I1_O)        0.043     9.390 r  blink_cnt[14]_i_1/O
                         net (fo=1, routed)           2.608    11.998    p_0_in__0[14]
    SLICE_X120Y418       FDCE                                         r  blink_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.239    12.909    clk_125mhz_int
    SLICE_X120Y418       FDCE                                         r  blink_cnt_reg[14]/C
                         clock pessimism              0.426    13.335    
                         clock uncertainty           -0.064    13.271    
    SLICE_X120Y418       FDCE (Setup_fdce_C_D)        0.001    13.272    blink_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.272    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  1.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/last_sda_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bus_active_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.959%)  route 0.082ns (39.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.885ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.765     2.885    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y99         FDRE                                         r  si5324_i2c_master_inst/last_sda_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.100     2.985 r  si5324_i2c_master_inst/last_sda_i_reg_reg/Q
                         net (fo=1, routed)           0.082     3.067    si5324_i2c_master_inst/last_sda_i_reg
    SLICE_X56Y99         LUT4 (Prop_lut4_I0_O)        0.028     3.095 r  si5324_i2c_master_inst/bus_active_reg_i_1/O
                         net (fo=1, routed)           0.000     3.095    si5324_i2c_master_inst/bus_active_reg_i_1_n_0
    SLICE_X56Y99         FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.028     3.360    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y99         FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/C
                         clock pessimism             -0.464     2.896    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.087     2.983    si5324_i2c_master_inst/bus_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.095    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.128ns (26.270%)  route 0.359ns (73.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.679     2.799    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X61Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.100     2.899 r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/Q
                         net (fo=4, routed)           0.359     3.258    si5324_i2c_master_inst/FSM_onehot_state_reg_reg_n_0_[10]
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.028     3.286 r  si5324_i2c_master_inst/FSM_onehot_state_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.286    si5324_i2c_master_inst/FSM_onehot_state_reg[11]_i_2_n_0
    SLICE_X59Y99         FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.026     3.358    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X59Y99         FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/C
                         clock pessimism             -0.260     3.098    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.060     3.158    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_125mhz_inst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.587     2.707    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.825 r  sync_reset_125mhz_inst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.880    sync_reset_125mhz_inst/sync_reg_reg_n_0_[0]
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.794     3.126    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.419     2.707    
    SLICE_X58Y258        FDPE (Hold_fdpe_C_D)         0.042     2.749    sync_reset_125mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.146ns (29.628%)  route 0.347ns (70.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     2.951 f  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.347     3.298    si5324_i2c_master_inst/phy_state_reg[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.028     3.326 r  si5324_i2c_master_inst/delay_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.326    si5324_i2c_master_inst/delay_reg[3]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y97         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[3]/C
                         clock pessimism             -0.260     3.102    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.087     3.189    si5324_i2c_master_inst/delay_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/scl_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_scl_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.376%)  route 0.351ns (70.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y102        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.118     2.951 f  si5324_i2c_master_inst/scl_i_reg_reg/Q
                         net (fo=2, routed)           0.351     3.302    si5324_i2c_master_inst/scl_i_reg
    SLICE_X56Y98         LUT4 (Prop_lut4_I0_O)        0.028     3.330 r  si5324_i2c_master_inst/delay_scl_reg_i_1/O
                         net (fo=1, routed)           0.000     3.330    si5324_i2c_master_inst/delay_scl_reg_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.028     3.360    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y98         FDRE                                         r  si5324_i2c_master_inst/delay_scl_reg_reg/C
                         clock pessimism             -0.260     3.100    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.087     3.187    si5324_i2c_master_inst/delay_scl_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.171ns (74.240%)  route 0.059ns (25.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.679     2.799    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X60Y101        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.107     2.906 r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=2, routed)           0.059     2.966    si5324_i2c_master_inst/FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.064     3.030 r  si5324_i2c_master_inst/FSM_onehot_state_reg[8]_i_1/O
                         net (fo=2, routed)           0.000     3.030    si5324_i2c_master_inst/data_in_ready_next
    SLICE_X60Y101        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.921     3.253    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X60Y101        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[8]/C
                         clock pessimism             -0.454     2.799    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.087     2.886    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_o_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.148ns (30.626%)  route 0.335ns (69.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     2.951 f  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.335     3.286    si5324_i2c_master_inst/phy_state_reg[1]
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.030     3.316 r  si5324_i2c_master_inst/scl_o_reg_i_1/O
                         net (fo=1, routed)           0.000     3.316    si5324_i2c_master_inst/scl_o_reg_i_1_n_0
    SLICE_X55Y98         FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X55Y98         FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
                         clock pessimism             -0.260     3.102    
    SLICE_X55Y98         FDSE (Hold_fdse_C_D)         0.070     3.172    si5324_i2c_master_inst/scl_o_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.172    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.146ns (29.103%)  route 0.356ns (70.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     2.951 r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.356     3.307    si5324_i2c_master_inst/phy_state_reg[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.028     3.335 r  si5324_i2c_master_inst/delay_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.335    si5324_i2c_master_inst/delay_reg[6]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y97         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[6]/C
                         clock pessimism             -0.260     3.102    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.087     3.189    si5324_i2c_master_inst/delay_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.146ns (29.103%)  route 0.356ns (70.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     2.951 f  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.356     3.307    si5324_i2c_master_inst/phy_state_reg[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.028     3.335 r  si5324_i2c_master_inst/delay_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.335    si5324_i2c_master_inst/delay_reg[8]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y97         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[8]/C
                         clock pessimism             -0.260     3.102    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.087     3.189    si5324_i2c_master_inst/delay_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.146ns (28.897%)  route 0.359ns (71.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.118     2.951 r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.359     3.310    si5324_i2c_master_inst/phy_state_reg[1]
    SLICE_X54Y98         LUT6 (Prop_lut6_I4_O)        0.028     3.338 r  si5324_i2c_master_inst/delay_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.338    si5324_i2c_master_inst/delay_reg[9]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y98         FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[9]/C
                         clock pessimism             -0.260     3.102    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.087     3.189    si5324_i2c_master_inst/delay_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X106Y305       blink_5hz_reg/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X176Y484       blink_cnt_reg[1]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X176Y484       blink_cnt_reg[3]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X176Y484       blink_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X106Y305       blink_5hz_reg/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X106Y305       blink_5hz_reg/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y484       blink_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y484       blink_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y484       blink_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y484       blink_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y484       blink_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y484       blink_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y485       blink_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X176Y485       blink_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X106Y305       blink_5hz_reg/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X106Y305       blink_5hz_reg/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X176Y484       blink_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X176Y484       blink_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X120Y418       blink_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X120Y418       blink_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X124Y422       blink_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X124Y422       blink_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X126Y424       blink_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X126Y424       blink_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.572ns (20.325%)  route 2.242ns (79.675%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.790     2.142    <hidden>
    SLICE_X193Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y489       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  <hidden>
                         net (fo=9, routed)           0.842     3.200    <hidden>
    SLICE_X187Y490       LUT5 (Prop_lut5_I2_O)        0.053     3.253 f  <hidden>
                         net (fo=4, routed)           0.142     3.395    <hidden>
    SLICE_X187Y490       LUT6 (Prop_lut6_I1_O)        0.131     3.526 f  <hidden>
                         net (fo=3, routed)           0.357     3.883    <hidden>
    SLICE_X189Y490       LUT4 (Prop_lut4_I3_O)        0.043     3.926 r  <hidden>
                         net (fo=2, routed)           0.429     4.355    <hidden>
    SLICE_X188Y491       LUT6 (Prop_lut6_I2_O)        0.043     4.398 r  <hidden>
                         net (fo=2, routed)           0.253     4.651    <hidden>
    SLICE_X189Y491       LUT6 (Prop_lut6_I5_O)        0.043     4.694 r  <hidden>
                         net (fo=2, routed)           0.219     4.913    <hidden>
    SLICE_X189Y491       LUT5 (Prop_lut5_I2_O)        0.043     4.956 r  <hidden>
                         net (fo=1, routed)           0.000     4.956    <hidden>
    SLICE_X189Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X189Y491       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X189Y491       FDRE (Setup_fdre_C_D)        0.031     5.144    <hidden>
  -------------------------------------------------------------------
                         required time                          5.144    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.572ns (20.914%)  route 2.163ns (79.086%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.790     2.142    <hidden>
    SLICE_X193Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y489       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  <hidden>
                         net (fo=9, routed)           0.842     3.200    <hidden>
    SLICE_X187Y490       LUT5 (Prop_lut5_I2_O)        0.053     3.253 r  <hidden>
                         net (fo=4, routed)           0.142     3.395    <hidden>
    SLICE_X187Y490       LUT6 (Prop_lut6_I1_O)        0.131     3.526 r  <hidden>
                         net (fo=3, routed)           0.357     3.883    <hidden>
    SLICE_X189Y490       LUT4 (Prop_lut4_I3_O)        0.043     3.926 f  <hidden>
                         net (fo=2, routed)           0.429     4.355    <hidden>
    SLICE_X188Y491       LUT6 (Prop_lut6_I2_O)        0.043     4.398 f  <hidden>
                         net (fo=2, routed)           0.253     4.651    <hidden>
    SLICE_X189Y491       LUT6 (Prop_lut6_I5_O)        0.043     4.694 f  <hidden>
                         net (fo=2, routed)           0.140     4.834    <hidden>
    SLICE_X189Y491       LUT6 (Prop_lut6_I1_O)        0.043     4.877 r  <hidden>
                         net (fo=1, routed)           0.000     4.877    <hidden>
    SLICE_X189Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X189Y491       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X189Y491       FDRE (Setup_fdre_C_D)        0.033     5.146    <hidden>
  -------------------------------------------------------------------
                         required time                          5.146    
                         arrival time                          -4.877    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.529ns (20.238%)  route 2.085ns (79.762%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.790     2.142    <hidden>
    SLICE_X193Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y489       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  <hidden>
                         net (fo=9, routed)           0.842     3.200    <hidden>
    SLICE_X187Y490       LUT5 (Prop_lut5_I2_O)        0.053     3.253 f  <hidden>
                         net (fo=4, routed)           0.142     3.395    <hidden>
    SLICE_X187Y490       LUT6 (Prop_lut6_I1_O)        0.131     3.526 f  <hidden>
                         net (fo=3, routed)           0.357     3.883    <hidden>
    SLICE_X189Y490       LUT4 (Prop_lut4_I3_O)        0.043     3.926 r  <hidden>
                         net (fo=2, routed)           0.429     4.355    <hidden>
    SLICE_X188Y491       LUT6 (Prop_lut6_I2_O)        0.043     4.398 r  <hidden>
                         net (fo=2, routed)           0.314     4.713    <hidden>
    SLICE_X189Y491       LUT6 (Prop_lut6_I1_O)        0.043     4.756 r  <hidden>
                         net (fo=1, routed)           0.000     4.756    <hidden>
    SLICE_X189Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X189Y491       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X189Y491       FDRE (Setup_fdre_C_D)        0.032     5.145    <hidden>
  -------------------------------------------------------------------
                         required time                          5.145    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.388ns (18.107%)  route 1.755ns (81.893%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 4.992 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X192Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y484       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=15, routed)          0.555     2.946    <hidden>
    SLICE_X190Y483       LUT5 (Prop_lut5_I1_O)        0.043     2.989 r  <hidden>
                         net (fo=4, routed)           0.405     3.395    <hidden>
    SLICE_X188Y486       LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  <hidden>
                         net (fo=6, routed)           0.402     3.839    <hidden>
    SLICE_X190Y488       LUT2 (Prop_lut2_I1_O)        0.048     3.887 r  <hidden>
                         net (fo=7, routed)           0.393     4.280    <hidden>
    SLICE_X190Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.690     4.992    <hidden>
    SLICE_X190Y485       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.145    
                         clock uncertainty           -0.035     5.110    
    SLICE_X190Y485       FDRE (Setup_fdre_C_R)       -0.354     4.756    <hidden>
  -------------------------------------------------------------------
                         required time                          4.756    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.388ns (18.107%)  route 1.755ns (81.893%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 4.992 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X192Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y484       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=15, routed)          0.555     2.946    <hidden>
    SLICE_X190Y483       LUT5 (Prop_lut5_I1_O)        0.043     2.989 r  <hidden>
                         net (fo=4, routed)           0.405     3.395    <hidden>
    SLICE_X188Y486       LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  <hidden>
                         net (fo=6, routed)           0.402     3.839    <hidden>
    SLICE_X190Y488       LUT2 (Prop_lut2_I1_O)        0.048     3.887 r  <hidden>
                         net (fo=7, routed)           0.393     4.280    <hidden>
    SLICE_X190Y485       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.690     4.992    <hidden>
    SLICE_X190Y485       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.145    
                         clock uncertainty           -0.035     5.110    
    SLICE_X190Y485       FDSE (Setup_fdse_C_S)       -0.354     4.756    <hidden>
  -------------------------------------------------------------------
                         required time                          4.756    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.388ns (18.107%)  route 1.755ns (81.893%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 4.992 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X192Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y484       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=15, routed)          0.555     2.946    <hidden>
    SLICE_X190Y483       LUT5 (Prop_lut5_I1_O)        0.043     2.989 r  <hidden>
                         net (fo=4, routed)           0.405     3.395    <hidden>
    SLICE_X188Y486       LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  <hidden>
                         net (fo=6, routed)           0.402     3.839    <hidden>
    SLICE_X190Y488       LUT2 (Prop_lut2_I1_O)        0.048     3.887 r  <hidden>
                         net (fo=7, routed)           0.393     4.280    <hidden>
    SLICE_X190Y485       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.690     4.992    <hidden>
    SLICE_X190Y485       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.145    
                         clock uncertainty           -0.035     5.110    
    SLICE_X190Y485       FDSE (Setup_fdse_C_S)       -0.354     4.756    <hidden>
  -------------------------------------------------------------------
                         required time                          4.756    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.388ns (18.422%)  route 1.718ns (81.578%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 4.991 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X192Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y484       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=15, routed)          0.555     2.946    <hidden>
    SLICE_X190Y483       LUT5 (Prop_lut5_I1_O)        0.043     2.989 r  <hidden>
                         net (fo=4, routed)           0.405     3.395    <hidden>
    SLICE_X188Y486       LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  <hidden>
                         net (fo=6, routed)           0.402     3.839    <hidden>
    SLICE_X190Y488       LUT2 (Prop_lut2_I1_O)        0.048     3.887 r  <hidden>
                         net (fo=7, routed)           0.356     4.243    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.689     4.991    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.144    
                         clock uncertainty           -0.035     5.109    
    SLICE_X190Y484       FDSE (Setup_fdse_C_S)       -0.354     4.755    <hidden>
  -------------------------------------------------------------------
                         required time                          4.755    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.388ns (18.422%)  route 1.718ns (81.578%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 4.991 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X192Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y484       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=15, routed)          0.555     2.946    <hidden>
    SLICE_X190Y483       LUT5 (Prop_lut5_I1_O)        0.043     2.989 r  <hidden>
                         net (fo=4, routed)           0.405     3.395    <hidden>
    SLICE_X188Y486       LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  <hidden>
                         net (fo=6, routed)           0.402     3.839    <hidden>
    SLICE_X190Y488       LUT2 (Prop_lut2_I1_O)        0.048     3.887 r  <hidden>
                         net (fo=7, routed)           0.356     4.243    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.689     4.991    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.144    
                         clock uncertainty           -0.035     5.109    
    SLICE_X190Y484       FDSE (Setup_fdse_C_S)       -0.354     4.755    <hidden>
  -------------------------------------------------------------------
                         required time                          4.755    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.388ns (18.422%)  route 1.718ns (81.578%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 4.991 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X192Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y484       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=15, routed)          0.555     2.946    <hidden>
    SLICE_X190Y483       LUT5 (Prop_lut5_I1_O)        0.043     2.989 r  <hidden>
                         net (fo=4, routed)           0.405     3.395    <hidden>
    SLICE_X188Y486       LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  <hidden>
                         net (fo=6, routed)           0.402     3.839    <hidden>
    SLICE_X190Y488       LUT2 (Prop_lut2_I1_O)        0.048     3.887 r  <hidden>
                         net (fo=7, routed)           0.356     4.243    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.689     4.991    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.144    
                         clock uncertainty           -0.035     5.109    
    SLICE_X190Y484       FDSE (Setup_fdse_C_S)       -0.354     4.755    <hidden>
  -------------------------------------------------------------------
                         required time                          4.755    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.388ns (18.422%)  route 1.718ns (81.578%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 4.991 - 3.103 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.785     2.137    <hidden>
    SLICE_X192Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y484       FDRE (Prop_fdre_C_Q)         0.254     2.391 r  <hidden>
                         net (fo=15, routed)          0.555     2.946    <hidden>
    SLICE_X190Y483       LUT5 (Prop_lut5_I1_O)        0.043     2.989 r  <hidden>
                         net (fo=4, routed)           0.405     3.395    <hidden>
    SLICE_X188Y486       LUT6 (Prop_lut6_I0_O)        0.043     3.438 f  <hidden>
                         net (fo=6, routed)           0.402     3.839    <hidden>
    SLICE_X190Y488       LUT2 (Prop_lut2_I1_O)        0.048     3.887 r  <hidden>
                         net (fo=7, routed)           0.356     4.243    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.689     4.991    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.144    
                         clock uncertainty           -0.035     5.109    
    SLICE_X190Y484       FDSE (Setup_fdse_C_S)       -0.354     4.755    <hidden>
  -------------------------------------------------------------------
                         required time                          4.755    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     4.045    <hidden>
    SLICE_X185Y477       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y477       FDSE (Prop_fdse_C_Q)         0.100     4.145 r  <hidden>
                         net (fo=1, routed)           0.089     4.234    <hidden>
    SLICE_X184Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     4.297    <hidden>
    SLICE_X184Y476       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.055    
    SLICE_X184Y476       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.161    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.161    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.004%)  route 0.138ns (57.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.407     4.048    <hidden>
    SLICE_X182Y480       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y480       FDSE (Prop_fdse_C_Q)         0.100     4.148 r  <hidden>
                         net (fo=1, routed)           0.138     4.286    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     4.300    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.080    
    SLICE_X178Y479       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.291%)  route 0.136ns (57.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     4.046    <hidden>
    SLICE_X182Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y478       FDRE (Prop_fdre_C_Q)         0.100     4.146 r  <hidden>
                         net (fo=1, routed)           0.136     4.282    <hidden>
    SLICE_X180Y478       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     4.299    <hidden>
    SLICE_X180Y478       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.079    
    SLICE_X180Y478       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.208    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.208    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.966%)  route 0.096ns (49.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.407     4.048    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y481       FDRE (Prop_fdre_C_Q)         0.100     4.148 r  <hidden>
                         net (fo=1, routed)           0.096     4.244    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.559     4.300    <hidden>
    SLICE_X178Y479       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.058    
    SLICE_X178Y479       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.166    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.829%)  route 0.139ns (58.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     4.046    <hidden>
    SLICE_X187Y477       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y477       FDSE (Prop_fdse_C_Q)         0.100     4.146 r  <hidden>
                         net (fo=1, routed)           0.139     4.285    <hidden>
    SLICE_X184Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.555     4.296    <hidden>
    SLICE_X184Y475       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.076    
    SLICE_X184Y475       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.205    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.205    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (43.967%)  route 0.127ns (56.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     4.045    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y478       FDRE (Prop_fdre_C_Q)         0.100     4.145 r  <hidden>
                         net (fo=1, routed)           0.127     4.272    <hidden>
    SLICE_X178Y478       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     4.299    <hidden>
    SLICE_X178Y478       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.057    
    SLICE_X178Y478       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.188    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.954%)  route 0.055ns (30.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.244ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X181Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y485       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.055     4.206    <hidden>
    SLICE_X180Y485       LUT2 (Prop_lut2_I0_O)        0.028     4.234 r  <hidden>
                         net (fo=1, routed)           0.000     4.234    <hidden>
    SLICE_X180Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     4.306    <hidden>
    SLICE_X180Y485       FDRE                                         r  <hidden>
                         clock pessimism             -0.244     4.062    
    SLICE_X180Y485       FDRE (Hold_fdre_C_D)         0.087     4.149    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.329%)  route 0.057ns (30.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.413     4.054    <hidden>
    SLICE_X179Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y490       FDRE (Prop_fdre_C_Q)         0.100     4.154 r  <hidden>
                         net (fo=4, routed)           0.057     4.211    <hidden>
    SLICE_X178Y490       LUT6 (Prop_lut6_I1_O)        0.028     4.239 r  <hidden>
                         net (fo=1, routed)           0.000     4.239    <hidden>
    SLICE_X178Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.569     4.310    <hidden>
    SLICE_X178Y490       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     4.065    
    SLICE_X178Y490       FDRE (Hold_fdre_C_D)         0.087     4.152    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.207ns  (logic 0.118ns (56.951%)  route 0.089ns (43.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     4.045    <hidden>
    SLICE_X186Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y476       FDRE (Prop_fdre_C_Q)         0.118     4.163 r  <hidden>
                         net (fo=1, routed)           0.089     4.252    <hidden>
    SLICE_X186Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.555     4.296    <hidden>
    SLICE_X186Y475       RAMD32                                       r  <hidden>
                         clock pessimism             -0.241     4.055    
    SLICE_X186Y475       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.163    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.163    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.087%)  route 0.096ns (44.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.405     4.046    <hidden>
    SLICE_X186Y477       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y477       FDSE (Prop_fdse_C_Q)         0.118     4.164 r  <hidden>
                         net (fo=1, routed)           0.096     4.260    <hidden>
    SLICE_X186Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.555     4.296    <hidden>
    SLICE_X186Y475       RAMD32                                       r  <hidden>
                         clock pessimism             -0.241     4.055    
    SLICE_X186Y475       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.170    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X210Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X209Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X213Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X213Y492       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X184Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X184Y475       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.297ns (15.374%)  route 1.635ns (84.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X220Y464       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y464       FDSE (Prop_fdse_C_Q)         0.254     4.804 r  <hidden>
                         net (fo=40, routed)          1.635     6.439    <hidden>
    SLICE_X219Y449       LUT6 (Prop_lut6_I4_O)        0.043     6.482 r  <hidden>
                         net (fo=1, routed)           0.000     6.482    <hidden>
    SLICE_X219Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X219Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X219Y449       FDRE (Setup_fdre_C_D)        0.033     7.386    <hidden>
  -------------------------------------------------------------------
                         required time                          7.386    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.297ns (15.091%)  route 1.671ns (84.909%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 7.019 - 3.103 ) 
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.995     4.553    <hidden>
    SLICE_X216Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y488       FDRE (Prop_fdre_C_Q)         0.254     4.807 r  <hidden>
                         net (fo=71, routed)          1.256     6.063    <hidden>
    SLICE_X204Y485       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     6.106 r  <hidden>
                         net (fo=1, routed)           0.415     6.521    <hidden>
    SLICE_X211Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.566     7.019    <hidden>
    SLICE_X211Y483       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.600    
                         clock uncertainty           -0.035     7.565    
    SLICE_X211Y483       FDRE (Setup_fdre_C_D)       -0.108     7.457    <hidden>
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.259ns (16.147%)  route 1.345ns (83.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=5, routed)           0.767     5.533    <hidden>
    SLICE_X210Y451       LUT2 (Prop_lut2_I0_O)        0.043     5.576 r  <hidden>
                         net (fo=66, routed)          0.578     6.154    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y447       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.259ns (16.147%)  route 1.345ns (83.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=5, routed)           0.767     5.533    <hidden>
    SLICE_X210Y451       LUT2 (Prop_lut2_I0_O)        0.043     5.576 r  <hidden>
                         net (fo=66, routed)          0.578     6.154    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y447       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.259ns (16.147%)  route 1.345ns (83.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=5, routed)           0.767     5.533    <hidden>
    SLICE_X210Y451       LUT2 (Prop_lut2_I0_O)        0.043     5.576 r  <hidden>
                         net (fo=66, routed)          0.578     6.154    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y447       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.259ns (16.147%)  route 1.345ns (83.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=5, routed)           0.767     5.533    <hidden>
    SLICE_X210Y451       LUT2 (Prop_lut2_I0_O)        0.043     5.576 r  <hidden>
                         net (fo=66, routed)          0.578     6.154    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y447       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.259ns (16.147%)  route 1.345ns (83.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=5, routed)           0.767     5.533    <hidden>
    SLICE_X210Y451       LUT2 (Prop_lut2_I0_O)        0.043     5.576 r  <hidden>
                         net (fo=66, routed)          0.578     6.154    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y447       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.259ns (16.147%)  route 1.345ns (83.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=5, routed)           0.767     5.533    <hidden>
    SLICE_X210Y451       LUT2 (Prop_lut2_I0_O)        0.043     5.576 r  <hidden>
                         net (fo=66, routed)          0.578     6.154    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X217Y447       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X217Y447       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.297ns (16.245%)  route 1.531ns (83.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X220Y464       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y464       FDSE (Prop_fdse_C_Q)         0.254     4.804 r  <hidden>
                         net (fo=40, routed)          1.531     6.335    <hidden>
    SLICE_X218Y449       LUT6 (Prop_lut6_I4_O)        0.043     6.378 r  <hidden>
                         net (fo=1, routed)           0.000     6.378    <hidden>
    SLICE_X218Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X218Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X218Y449       FDRE (Setup_fdre_C_D)        0.031     7.384    <hidden>
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.596ns  (logic 0.259ns (16.231%)  route 1.337ns (83.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 6.946 - 3.103 ) 
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  <hidden>
                         net (fo=5, routed)           0.767     5.533    <hidden>
    SLICE_X210Y451       LUT2 (Prop_lut2_I0_O)        0.043     5.576 r  <hidden>
                         net (fo=66, routed)          0.570     6.146    <hidden>
    SLICE_X218Y448       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     6.946    <hidden>
    SLICE_X218Y448       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.388    
                         clock uncertainty           -0.035     7.353    
    SLICE_X218Y448       FDRE (Setup_fdre_C_CE)      -0.194     7.159    <hidden>
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  1.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.128ns (28.302%)  route 0.324ns (71.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    <hidden>
    SLICE_X217Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y449       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  <hidden>
                         net (fo=1, routed)           0.324     2.884    <hidden>
    SLICE_X217Y453       LUT6 (Prop_lut6_I3_O)        0.028     2.912 r  <hidden>
                         net (fo=1, routed)           0.000     2.912    <hidden>
    SLICE_X217Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.301     2.930    <hidden>
    SLICE_X217Y453       FDRE                                         r  <hidden>
                         clock pessimism             -0.169     2.761    
    SLICE_X217Y453       FDRE (Hold_fdre_C_D)         0.060     2.821    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.745%)  route 0.062ns (38.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X213Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y436       FDRE (Prop_fdre_C_Q)         0.100     2.554 r  <hidden>
                         net (fo=2, routed)           0.062     2.616    <hidden>
    SLICE_X212Y436       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    <hidden>
    SLICE_X212Y436       FDSE                                         r  <hidden>
                         clock pessimism             -0.358     2.465    
    SLICE_X212Y436       FDSE (Hold_fdse_C_D)         0.059     2.524    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.973     2.501    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y497       FDPE (Prop_fdpe_C_Q)         0.100     2.601 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.656    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.262     2.891    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.390     2.501    
    SLICE_X185Y497       FDPE (Hold_fdpe_C_D)         0.047     2.548    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.007     2.535    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y464       FDRE (Prop_fdre_C_Q)         0.100     2.635 r  <hidden>
                         net (fo=1, routed)           0.055     2.690    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.296     2.925    <hidden>
    SLICE_X217Y464       FDRE                                         r  <hidden>
                         clock pessimism             -0.390     2.535    
    SLICE_X217Y464       FDRE (Hold_fdre_C_D)         0.047     2.582    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.992     2.520    <hidden>
    SLICE_X197Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y478       FDRE (Prop_fdre_C_Q)         0.100     2.620 r  <hidden>
                         net (fo=2, routed)           0.055     2.675    <hidden>
    SLICE_X197Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.279     2.908    <hidden>
    SLICE_X197Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.520    
    SLICE_X197Y478       FDRE (Hold_fdre_C_D)         0.047     2.567    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.993     2.521    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y479       FDRE (Prop_fdre_C_Q)         0.100     2.621 r  <hidden>
                         net (fo=1, routed)           0.055     2.676    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.521    
    SLICE_X195Y479       FDRE (Hold_fdre_C_D)         0.047     2.568    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.992     2.520    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y478       FDRE (Prop_fdre_C_Q)         0.100     2.620 r  <hidden>
                         net (fo=1, routed)           0.055     2.675    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.279     2.908    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.520    
    SLICE_X195Y478       FDRE (Hold_fdre_C_D)         0.047     2.567    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.993     2.521    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y479       FDRE (Prop_fdre_C_Q)         0.100     2.621 r  <hidden>
                         net (fo=1, routed)           0.055     2.676    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.521    
    SLICE_X195Y479       FDRE (Hold_fdre_C_D)         0.047     2.568    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.992     2.520    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y478       FDRE (Prop_fdre_C_Q)         0.100     2.620 r  <hidden>
                         net (fo=1, routed)           0.055     2.675    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.279     2.908    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.520    
    SLICE_X195Y478       FDRE (Hold_fdre_C_D)         0.047     2.567    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.993     2.521    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X197Y479       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y479       FDPE (Prop_fdpe_C_Q)         0.100     2.621 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.676    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X197Y479       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X197Y479       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.388     2.521    
    SLICE_X197Y479       FDPE (Hold_fdpe_C_D)         0.047     2.568    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y16       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X201Y479       <hidden>
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X201Y479       <hidden>
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X178Y497       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X178Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.693ns (24.836%)  route 2.097ns (75.164%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X220Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y476       FDRE (Prop_fdre_C_Q)         0.254     2.394 r  <hidden>
                         net (fo=3, routed)           0.619     3.013    <hidden>
    SLICE_X216Y473       LUT5 (Prop_lut5_I3_O)        0.043     3.056 r  <hidden>
                         net (fo=1, routed)           0.094     3.150    <hidden>
    SLICE_X216Y473       LUT6 (Prop_lut6_I1_O)        0.127     3.277 f  <hidden>
                         net (fo=3, routed)           0.337     3.614    <hidden>
    SLICE_X217Y473       LUT4 (Prop_lut4_I1_O)        0.043     3.657 r  <hidden>
                         net (fo=3, routed)           0.274     3.931    <hidden>
    SLICE_X215Y475       LUT4 (Prop_lut4_I3_O)        0.043     3.974 f  <hidden>
                         net (fo=2, routed)           0.506     4.480    <hidden>
    SLICE_X212Y479       LUT3 (Prop_lut3_I2_O)        0.051     4.531 f  <hidden>
                         net (fo=2, routed)           0.267     4.798    <hidden>
    SLICE_X213Y480       LUT6 (Prop_lut6_I2_O)        0.132     4.930 r  <hidden>
                         net (fo=1, routed)           0.000     4.930    <hidden>
    SLICE_X213Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X213Y480       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X213Y480       FDRE (Setup_fdre_C_D)        0.031     5.195    <hidden>
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.663ns (23.873%)  route 2.114ns (76.127%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X216Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y479       FDRE (Prop_fdre_C_Q)         0.232     2.377 r  <hidden>
                         net (fo=3, routed)           0.331     2.708    <hidden>
    SLICE_X219Y480       LUT2 (Prop_lut2_I1_O)        0.128     2.836 f  <hidden>
                         net (fo=1, routed)           0.138     2.974    <hidden>
    SLICE_X219Y480       LUT6 (Prop_lut6_I5_O)        0.131     3.105 r  <hidden>
                         net (fo=1, routed)           0.572     3.677    <hidden>
    SLICE_X218Y473       LUT5 (Prop_lut5_I0_O)        0.043     3.720 r  <hidden>
                         net (fo=1, routed)           0.418     4.138    <hidden>
    SLICE_X217Y474       LUT6 (Prop_lut6_I1_O)        0.043     4.181 r  <hidden>
                         net (fo=1, routed)           0.219     4.400    <hidden>
    SLICE_X217Y474       LUT6 (Prop_lut6_I4_O)        0.043     4.443 f  <hidden>
                         net (fo=2, routed)           0.436     4.879    <hidden>
    SLICE_X213Y480       LUT6 (Prop_lut6_I1_O)        0.043     4.922 r  <hidden>
                         net (fo=1, routed)           0.000     4.922    <hidden>
    SLICE_X213Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X213Y480       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X213Y480       FDRE (Setup_fdre_C_D)        0.033     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.663ns (23.890%)  route 2.112ns (76.110%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X216Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y479       FDRE (Prop_fdre_C_Q)         0.232     2.377 f  <hidden>
                         net (fo=3, routed)           0.331     2.708    <hidden>
    SLICE_X219Y480       LUT2 (Prop_lut2_I1_O)        0.128     2.836 r  <hidden>
                         net (fo=1, routed)           0.138     2.974    <hidden>
    SLICE_X219Y480       LUT6 (Prop_lut6_I5_O)        0.131     3.105 f  <hidden>
                         net (fo=1, routed)           0.572     3.677    <hidden>
    SLICE_X218Y473       LUT5 (Prop_lut5_I0_O)        0.043     3.720 f  <hidden>
                         net (fo=1, routed)           0.418     4.138    <hidden>
    SLICE_X217Y474       LUT6 (Prop_lut6_I1_O)        0.043     4.181 f  <hidden>
                         net (fo=1, routed)           0.219     4.400    <hidden>
    SLICE_X217Y474       LUT6 (Prop_lut6_I4_O)        0.043     4.443 r  <hidden>
                         net (fo=2, routed)           0.434     4.877    <hidden>
    SLICE_X213Y480       LUT5 (Prop_lut5_I2_O)        0.043     4.920 r  <hidden>
                         net (fo=1, routed)           0.000     4.920    <hidden>
    SLICE_X213Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X213Y480       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X213Y480       FDRE (Setup_fdre_C_D)        0.033     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.347ns (19.954%)  route 1.392ns (80.046%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 f  <hidden>
                         net (fo=5, routed)           0.584     2.983    <hidden>
    SLICE_X211Y483       LUT3 (Prop_lut3_I0_O)        0.043     3.026 r  <hidden>
                         net (fo=2, routed)           0.374     3.400    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I3_O)        0.050     3.450 r  <hidden>
                         net (fo=20, routed)          0.434     3.884    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X210Y484       FDRE (Setup_fdre_C_R)       -0.354     4.841    <hidden>
  -------------------------------------------------------------------
                         required time                          4.841    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.347ns (19.954%)  route 1.392ns (80.046%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 f  <hidden>
                         net (fo=5, routed)           0.584     2.983    <hidden>
    SLICE_X211Y483       LUT3 (Prop_lut3_I0_O)        0.043     3.026 r  <hidden>
                         net (fo=2, routed)           0.374     3.400    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I3_O)        0.050     3.450 r  <hidden>
                         net (fo=20, routed)          0.434     3.884    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X210Y484       FDRE (Setup_fdre_C_R)       -0.354     4.841    <hidden>
  -------------------------------------------------------------------
                         required time                          4.841    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.347ns (19.954%)  route 1.392ns (80.046%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 f  <hidden>
                         net (fo=5, routed)           0.584     2.983    <hidden>
    SLICE_X211Y483       LUT3 (Prop_lut3_I0_O)        0.043     3.026 r  <hidden>
                         net (fo=2, routed)           0.374     3.400    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I3_O)        0.050     3.450 r  <hidden>
                         net (fo=20, routed)          0.434     3.884    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X210Y484       FDRE (Setup_fdre_C_R)       -0.354     4.841    <hidden>
  -------------------------------------------------------------------
                         required time                          4.841    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.347ns (19.954%)  route 1.392ns (80.046%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 5.049 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 f  <hidden>
                         net (fo=5, routed)           0.584     2.983    <hidden>
    SLICE_X211Y483       LUT3 (Prop_lut3_I0_O)        0.043     3.026 r  <hidden>
                         net (fo=2, routed)           0.374     3.400    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I3_O)        0.050     3.450 r  <hidden>
                         net (fo=20, routed)          0.434     3.884    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     5.049    <hidden>
    SLICE_X210Y484       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X210Y484       FDRE (Setup_fdre_C_R)       -0.354     4.841    <hidden>
  -------------------------------------------------------------------
                         required time                          4.841    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.347ns (20.671%)  route 1.332ns (79.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 f  <hidden>
                         net (fo=5, routed)           0.584     2.983    <hidden>
    SLICE_X211Y483       LUT3 (Prop_lut3_I0_O)        0.043     3.026 r  <hidden>
                         net (fo=2, routed)           0.374     3.400    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I3_O)        0.050     3.450 r  <hidden>
                         net (fo=20, routed)          0.374     3.824    <hidden>
    SLICE_X210Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X210Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.228    
                         clock uncertainty           -0.035     5.193    
    SLICE_X210Y482       FDRE (Setup_fdre_C_R)       -0.354     4.839    <hidden>
  -------------------------------------------------------------------
                         required time                          4.839    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.347ns (20.671%)  route 1.332ns (79.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 f  <hidden>
                         net (fo=5, routed)           0.584     2.983    <hidden>
    SLICE_X211Y483       LUT3 (Prop_lut3_I0_O)        0.043     3.026 r  <hidden>
                         net (fo=2, routed)           0.374     3.400    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I3_O)        0.050     3.450 r  <hidden>
                         net (fo=20, routed)          0.374     3.824    <hidden>
    SLICE_X210Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X210Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.228    
                         clock uncertainty           -0.035     5.193    
    SLICE_X210Y482       FDRE (Setup_fdre_C_R)       -0.354     4.839    <hidden>
  -------------------------------------------------------------------
                         required time                          4.839    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.347ns (20.671%)  route 1.332ns (79.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X212Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y481       FDRE (Prop_fdre_C_Q)         0.254     2.399 f  <hidden>
                         net (fo=5, routed)           0.584     2.983    <hidden>
    SLICE_X211Y483       LUT3 (Prop_lut3_I0_O)        0.043     3.026 r  <hidden>
                         net (fo=2, routed)           0.374     3.400    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I3_O)        0.050     3.450 r  <hidden>
                         net (fo=20, routed)          0.374     3.824    <hidden>
    SLICE_X210Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X210Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.228    
                         clock uncertainty           -0.035     5.193    
    SLICE_X210Y482       FDRE (Setup_fdre_C_R)       -0.354     4.839    <hidden>
  -------------------------------------------------------------------
                         required time                          4.839    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X221Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=1, routed)           0.054     1.137    <hidden>
    SLICE_X220Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X220Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.244     0.994    
    SLICE_X220Y479       FDRE (Hold_fdre_C_D)         0.059     1.053    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.384%)  route 0.062ns (32.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.440     4.081    <hidden>
    SLICE_X211Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y475       FDRE (Prop_fdre_C_Q)         0.100     4.181 r  <hidden>
                         net (fo=2, routed)           0.062     4.243    <hidden>
    SLICE_X210Y475       LUT6 (Prop_lut6_I0_O)        0.028     4.271 r  <hidden>
                         net (fo=1, routed)           0.000     4.271    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     4.334    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
                         clock pessimism             -0.242     4.092    
    SLICE_X210Y475       FDRE (Hold_fdre_C_D)         0.087     4.179    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.179    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y482       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y482       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[19]/Q
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X221Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X221Y482       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.986    
    SLICE_X221Y482       FDRE (Hold_fdre_C_D)         0.049     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.817%)  route 0.076ns (37.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y480       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y480       FDSE (Prop_fdse_C_Q)         0.100     1.084 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/Q
                         net (fo=4, routed)           0.076     1.160    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]
    SLICE_X216Y480       LUT4 (Prop_lut4_I2_O)        0.028     1.188 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.188    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0
    SLICE_X216Y480       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y480       FDSE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/C
                         clock pessimism             -0.244     0.995    
    SLICE_X216Y480       FDSE (Hold_fdse_C_D)         0.087     1.082    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y488       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.144    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.989    
    SLICE_X213Y488       FDRE (Hold_fdre_C_D)         0.047     1.036    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y476       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X205Y476       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X207Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y475       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X207Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X207Y475       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.976    
    SLICE_X207Y475       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X221Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y487       FDPE (Prop_fdpe_C_Q)         0.100     1.089 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.144    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X221Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.989    
    SLICE_X221Y487       FDPE (Hold_fdpe_C_D)         0.047     1.036    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y487       FDPE (Prop_fdpe_C_Q)         0.100     1.089 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.144    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.989    
    SLICE_X217Y487       FDPE (Hold_fdpe_C_D)         0.047     1.036    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y488       FDCE (Prop_fdce_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.145    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.990    
    SLICE_X217Y488       FDCE (Hold_fdce_C_D)         0.047     1.037    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y486       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y487       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y482       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y485       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y486       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y486       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X217Y486       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y487       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y487       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y482       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y482       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X215Y485       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X215Y485       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y487       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y487       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X213Y485       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X213Y485       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X213Y488       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X213Y488       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X213Y485       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X213Y485       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y483       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y483       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.709ns (25.130%)  route 2.112ns (74.870%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X212Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y472       FDRE (Prop_fdre_C_Q)         0.232     2.372 f  <hidden>
                         net (fo=10, routed)          0.671     3.043    <hidden>
    SLICE_X216Y472       LUT4 (Prop_lut4_I1_O)        0.122     3.165 r  <hidden>
                         net (fo=2, routed)           0.431     3.596    <hidden>
    SLICE_X215Y473       LUT6 (Prop_lut6_I1_O)        0.127     3.723 f  <hidden>
                         net (fo=1, routed)           0.228     3.951    <hidden>
    SLICE_X215Y473       LUT4 (Prop_lut4_I0_O)        0.043     3.994 f  <hidden>
                         net (fo=2, routed)           0.411     4.405    <hidden>
    SLICE_X211Y472       LUT3 (Prop_lut3_I2_O)        0.054     4.459 f  <hidden>
                         net (fo=2, routed)           0.371     4.830    <hidden>
    SLICE_X215Y471       LUT6 (Prop_lut6_I2_O)        0.131     4.961 r  <hidden>
                         net (fo=1, routed)           0.000     4.961    <hidden>
    SLICE_X215Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    <hidden>
    SLICE_X215Y471       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X215Y471       FDRE (Setup_fdre_C_D)        0.032     5.195    <hidden>
  -------------------------------------------------------------------
                         required time                          5.195    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.709ns (25.148%)  route 2.110ns (74.852%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X212Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y472       FDRE (Prop_fdre_C_Q)         0.232     2.372 f  <hidden>
                         net (fo=10, routed)          0.671     3.043    <hidden>
    SLICE_X216Y472       LUT4 (Prop_lut4_I1_O)        0.122     3.165 r  <hidden>
                         net (fo=2, routed)           0.431     3.596    <hidden>
    SLICE_X215Y473       LUT6 (Prop_lut6_I1_O)        0.127     3.723 f  <hidden>
                         net (fo=1, routed)           0.228     3.951    <hidden>
    SLICE_X215Y473       LUT4 (Prop_lut4_I0_O)        0.043     3.994 f  <hidden>
                         net (fo=2, routed)           0.411     4.405    <hidden>
    SLICE_X211Y472       LUT3 (Prop_lut3_I2_O)        0.054     4.459 f  <hidden>
                         net (fo=2, routed)           0.369     4.828    <hidden>
    SLICE_X215Y471       LUT5 (Prop_lut5_I1_O)        0.131     4.959 r  <hidden>
                         net (fo=1, routed)           0.000     4.959    <hidden>
    SLICE_X215Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    <hidden>
    SLICE_X215Y471       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X215Y471       FDRE (Setup_fdre_C_D)        0.031     5.194    <hidden>
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.596ns (23.803%)  route 1.908ns (76.197%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    <hidden>
    SLICE_X212Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y470       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  <hidden>
                         net (fo=4, routed)           0.521     2.918    <hidden>
    SLICE_X212Y467       LUT5 (Prop_lut5_I3_O)        0.043     2.961 r  <hidden>
                         net (fo=1, routed)           0.094     3.055    <hidden>
    SLICE_X212Y467       LUT6 (Prop_lut6_I1_O)        0.127     3.182 f  <hidden>
                         net (fo=1, routed)           0.475     3.657    <hidden>
    SLICE_X214Y472       LUT4 (Prop_lut4_I3_O)        0.043     3.700 r  <hidden>
                         net (fo=3, routed)           0.258     3.958    <hidden>
    SLICE_X217Y471       LUT6 (Prop_lut6_I0_O)        0.043     4.001 r  <hidden>
                         net (fo=1, routed)           0.420     4.421    <hidden>
    SLICE_X215Y471       LUT6 (Prop_lut6_I4_O)        0.043     4.464 f  <hidden>
                         net (fo=2, routed)           0.140     4.604    <hidden>
    SLICE_X215Y471       LUT6 (Prop_lut6_I1_O)        0.043     4.647 r  <hidden>
                         net (fo=1, routed)           0.000     4.647    <hidden>
    SLICE_X215Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    <hidden>
    SLICE_X215Y471       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.198    
                         clock uncertainty           -0.035     5.163    
    SLICE_X215Y471       FDRE (Setup_fdre_C_D)        0.033     5.196    <hidden>
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.345ns (17.064%)  route 1.677ns (82.936%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/Q
                         net (fo=2, routed)           0.447     2.806    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
    SLICE_X208Y468       LUT4 (Prop_lut4_I3_O)        0.043     2.849 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.508     3.357    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y466       LUT5 (Prop_lut5_I1_O)        0.043     3.400 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.267     3.667    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X205Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.710 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.455     4.165    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     5.044    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]/C
                         clock pessimism              0.181     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X207Y469       FDRE (Setup_fdre_C_R)       -0.295     4.895    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[16]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.345ns (17.064%)  route 1.677ns (82.936%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/Q
                         net (fo=2, routed)           0.447     2.806    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
    SLICE_X208Y468       LUT4 (Prop_lut4_I3_O)        0.043     2.849 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.508     3.357    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y466       LUT5 (Prop_lut5_I1_O)        0.043     3.400 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.267     3.667    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X205Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.710 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.455     4.165    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X207Y469       FDSE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     5.044    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y469       FDSE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]/C
                         clock pessimism              0.181     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X207Y469       FDSE (Setup_fdse_C_S)       -0.295     4.895    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[17]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.345ns (17.064%)  route 1.677ns (82.936%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/Q
                         net (fo=2, routed)           0.447     2.806    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
    SLICE_X208Y468       LUT4 (Prop_lut4_I3_O)        0.043     2.849 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.508     3.357    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y466       LUT5 (Prop_lut5_I1_O)        0.043     3.400 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.267     3.667    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X205Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.710 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.455     4.165    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     5.044    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]/C
                         clock pessimism              0.181     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X207Y469       FDRE (Setup_fdre_C_R)       -0.295     4.895    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[18]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.345ns (17.064%)  route 1.677ns (82.936%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 5.044 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/Q
                         net (fo=2, routed)           0.447     2.806    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
    SLICE_X208Y468       LUT4 (Prop_lut4_I3_O)        0.043     2.849 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.508     3.357    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y466       LUT5 (Prop_lut5_I1_O)        0.043     3.400 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.267     3.667    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X205Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.710 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.455     4.165    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     5.044    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]/C
                         clock pessimism              0.181     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X207Y469       FDRE (Setup_fdre_C_R)       -0.295     4.895    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[19]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -4.165    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.345ns (17.307%)  route 1.648ns (82.693%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/Q
                         net (fo=2, routed)           0.447     2.806    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
    SLICE_X208Y468       LUT4 (Prop_lut4_I3_O)        0.043     2.849 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.508     3.357    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y466       LUT5 (Prop_lut5_I1_O)        0.043     3.400 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.267     3.667    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X205Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.710 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.426     4.136    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[10]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X207Y467       FDRE (Setup_fdre_C_R)       -0.295     4.896    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[10]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.345ns (17.307%)  route 1.648ns (82.693%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/Q
                         net (fo=2, routed)           0.447     2.806    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
    SLICE_X208Y468       LUT4 (Prop_lut4_I3_O)        0.043     2.849 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.508     3.357    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y466       LUT5 (Prop_lut5_I1_O)        0.043     3.400 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.267     3.667    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X205Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.710 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.426     4.136    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[11]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X207Y467       FDRE (Setup_fdre_C_R)       -0.295     4.896    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[11]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.345ns (17.307%)  route 1.648ns (82.693%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 5.045 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y468       FDRE (Prop_fdre_C_Q)         0.216     2.359 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]/Q
                         net (fo=2, routed)           0.447     2.806    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[14]
    SLICE_X208Y468       LUT4 (Prop_lut4_I3_O)        0.043     2.849 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.508     3.357    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X206Y466       LUT5 (Prop_lut5_I1_O)        0.043     3.400 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.267     3.667    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X205Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.710 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.426     4.136    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.743     5.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]/C
                         clock pessimism              0.181     5.226    
                         clock uncertainty           -0.035     5.191    
    SLICE_X207Y467       FDRE (Setup_fdre_C_R)       -0.295     4.896    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[8]
  -------------------------------------------------------------------
                         required time                          4.896    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                  0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X217Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y468       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.054     1.139    <hidden>
    SLICE_X216Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X216Y468       FDRE                                         r  <hidden>
                         clock pessimism             -0.244     0.996    
    SLICE_X216Y468       FDRE (Hold_fdre_C_D)         0.059     1.055    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y470       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[27]/Q
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X221Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X221Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.983    
    SLICE_X221Y470       FDRE (Hold_fdre_C_D)         0.049     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.430     0.968    <hidden>
    SLICE_X193Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y474       FDRE (Prop_fdre_C_Q)         0.100     1.068 r  <hidden>
                         net (fo=1, routed)           0.055     1.123    <hidden>
    SLICE_X193Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.584     1.222    <hidden>
    SLICE_X193Y474       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.968    
    SLICE_X193Y474       FDRE (Hold_fdre_C_D)         0.047     1.015    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y467       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=1, routed)           0.055     1.134    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.979    
    SLICE_X203Y467       FDRE (Hold_fdre_C_D)         0.047     1.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.437     0.975    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y471       FDRE (Prop_fdre_C_Q)         0.100     1.075 r  <hidden>
                         net (fo=1, routed)           0.055     1.130    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X203Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.975    
    SLICE_X203Y471       FDRE (Hold_fdre_C_D)         0.047     1.022    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X197Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y468       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X197Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X197Y468       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.976    
    SLICE_X197Y468       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.436     0.974    <hidden>
    SLICE_X197Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y470       FDRE (Prop_fdre_C_Q)         0.100     1.074 r  <hidden>
                         net (fo=1, routed)           0.055     1.129    <hidden>
    SLICE_X197Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.590     1.228    <hidden>
    SLICE_X197Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.974    
    SLICE_X197Y470       FDRE (Hold_fdre_C_D)         0.047     1.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.434     0.972    <hidden>
    SLICE_X193Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y470       FDRE (Prop_fdre_C_Q)         0.100     1.072 r  <hidden>
                         net (fo=1, routed)           0.055     1.127    <hidden>
    SLICE_X193Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.589     1.227    <hidden>
    SLICE_X193Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.972    
    SLICE_X193Y470       FDRE (Hold_fdre_C_D)         0.047     1.019    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.436     0.974    <hidden>
    SLICE_X195Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y470       FDRE (Prop_fdre_C_Q)         0.100     1.074 r  <hidden>
                         net (fo=1, routed)           0.055     1.129    <hidden>
    SLICE_X195Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.590     1.228    <hidden>
    SLICE_X195Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.974    
    SLICE_X195Y470       FDRE (Hold_fdre_C_D)         0.047     1.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.433     0.971    <hidden>
    SLICE_X193Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y471       FDRE (Prop_fdre_C_Q)         0.100     1.071 r  <hidden>
                         net (fo=1, routed)           0.055     1.126    <hidden>
    SLICE_X193Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X193Y471       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.971    
    SLICE_X193Y471       FDRE (Hold_fdre_C_D)         0.047     1.018    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X204Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X208Y468       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y465       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X208Y464       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X205Y462       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X205Y463       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X204Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X204Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X208Y468       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X208Y468       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X211Y465       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X211Y465       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X208Y464       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X208Y464       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X205Y462       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X205Y462       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y466       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y466       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X204Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X204Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X202Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y466       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y466       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.566ns (19.076%)  route 2.401ns (80.924%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X217Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y461       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  <hidden>
                         net (fo=4, routed)           0.585     2.955    <hidden>
    SLICE_X218Y462       LUT5 (Prop_lut5_I1_O)        0.043     2.998 f  <hidden>
                         net (fo=1, routed)           0.341     3.339    <hidden>
    SLICE_X218Y462       LUT6 (Prop_lut6_I0_O)        0.043     3.382 f  <hidden>
                         net (fo=1, routed)           0.455     3.837    <hidden>
    SLICE_X217Y459       LUT4 (Prop_lut4_I3_O)        0.049     3.886 r  <hidden>
                         net (fo=2, routed)           0.594     4.480    <hidden>
    SLICE_X212Y463       LUT6 (Prop_lut6_I2_O)        0.129     4.609 r  <hidden>
                         net (fo=2, routed)           0.322     4.931    <hidden>
    SLICE_X212Y464       LUT6 (Prop_lut6_I5_O)        0.043     4.974 r  <hidden>
                         net (fo=2, routed)           0.104     5.078    <hidden>
    SLICE_X212Y464       LUT5 (Prop_lut5_I2_O)        0.043     5.121 r  <hidden>
                         net (fo=1, routed)           0.000     5.121    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X212Y464       FDRE (Setup_fdre_C_D)        0.064     5.232    <hidden>
  -------------------------------------------------------------------
                         required time                          5.232    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.566ns (19.089%)  route 2.399ns (80.911%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 5.050 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X217Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y461       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  <hidden>
                         net (fo=4, routed)           0.585     2.955    <hidden>
    SLICE_X218Y462       LUT5 (Prop_lut5_I1_O)        0.043     2.998 r  <hidden>
                         net (fo=1, routed)           0.341     3.339    <hidden>
    SLICE_X218Y462       LUT6 (Prop_lut6_I0_O)        0.043     3.382 r  <hidden>
                         net (fo=1, routed)           0.455     3.837    <hidden>
    SLICE_X217Y459       LUT4 (Prop_lut4_I3_O)        0.049     3.886 f  <hidden>
                         net (fo=2, routed)           0.594     4.480    <hidden>
    SLICE_X212Y463       LUT6 (Prop_lut6_I2_O)        0.129     4.609 f  <hidden>
                         net (fo=2, routed)           0.322     4.931    <hidden>
    SLICE_X212Y464       LUT6 (Prop_lut6_I5_O)        0.043     4.974 f  <hidden>
                         net (fo=2, routed)           0.102     5.076    <hidden>
    SLICE_X212Y464       LUT6 (Prop_lut6_I1_O)        0.043     5.119 r  <hidden>
                         net (fo=1, routed)           0.000     5.119    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     5.050    <hidden>
    SLICE_X212Y464       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.203    
                         clock uncertainty           -0.035     5.168    
    SLICE_X212Y464       FDRE (Setup_fdre_C_D)        0.065     5.233    <hidden>
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.523ns (18.064%)  route 2.372ns (81.936%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X217Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y461       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  <hidden>
                         net (fo=4, routed)           0.585     2.955    <hidden>
    SLICE_X218Y462       LUT5 (Prop_lut5_I1_O)        0.043     2.998 f  <hidden>
                         net (fo=1, routed)           0.341     3.339    <hidden>
    SLICE_X218Y462       LUT6 (Prop_lut6_I0_O)        0.043     3.382 f  <hidden>
                         net (fo=1, routed)           0.455     3.837    <hidden>
    SLICE_X217Y459       LUT4 (Prop_lut4_I3_O)        0.049     3.886 r  <hidden>
                         net (fo=2, routed)           0.594     4.480    <hidden>
    SLICE_X212Y463       LUT6 (Prop_lut6_I2_O)        0.129     4.609 r  <hidden>
                         net (fo=2, routed)           0.397     5.006    <hidden>
    SLICE_X212Y459       LUT6 (Prop_lut6_I1_O)        0.043     5.049 r  <hidden>
                         net (fo=1, routed)           0.000     5.049    <hidden>
    SLICE_X212Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    <hidden>
    SLICE_X212Y459       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X212Y459       FDRE (Setup_fdre_C_D)        0.064     5.235    <hidden>
  -------------------------------------------------------------------
                         required time                          5.235    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.351ns (19.593%)  route 1.440ns (80.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.426     3.270    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.043     3.313 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.225     3.539    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.588 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.362     3.949    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X221Y452       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.351ns (19.593%)  route 1.440ns (80.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.426     3.270    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.043     3.313 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.225     3.539    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.588 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.362     3.949    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X221Y452       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.351ns (19.593%)  route 1.440ns (80.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.426     3.270    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.043     3.313 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.225     3.539    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.588 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.362     3.949    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X221Y452       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.351ns (19.593%)  route 1.440ns (80.407%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.426     3.270    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.043     3.313 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.225     3.539    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.588 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.362     3.949    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X221Y452       FDRE (Setup_fdre_C_R)       -0.381     4.794    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.794    
                         arrival time                          -3.949    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.351ns (20.564%)  route 1.356ns (79.436%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.426     3.270    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.043     3.313 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.225     3.539    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.588 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.277     3.865    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X216Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X216Y451       FDRE (Setup_fdre_C_R)       -0.357     4.846    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.846    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.351ns (20.564%)  route 1.356ns (79.436%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.426     3.270    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.043     3.313 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.225     3.539    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.588 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.277     3.865    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X216Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X216Y451       FDRE (Setup_fdre_C_R)       -0.357     4.846    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.846    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.351ns (20.564%)  route 1.356ns (79.436%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]/Q
                         net (fo=2, routed)           0.427     2.801    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y453       LUT4 (Prop_lut4_I1_O)        0.043     2.844 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.426     3.270    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.043     3.313 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.225     3.539    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X218Y451       LUT5 (Prop_lut5_I1_O)        0.049     3.588 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.277     3.865    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X216Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X216Y451       FDRE (Setup_fdre_C_R)       -0.357     4.846    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.846    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.441%)  route 0.058ns (36.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y452       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=2, routed)           0.058     1.148    <hidden>
    SLICE_X206Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X206Y452       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     1.001    
    SLICE_X206Y452       FDRE (Hold_fdre_C_D)         0.059     1.060    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.262%)  route 0.099ns (49.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     4.093    <hidden>
    SLICE_X215Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y461       FDRE (Prop_fdre_C_Q)         0.100     4.193 r  <hidden>
                         net (fo=2, routed)           0.099     4.292    <hidden>
    SLICE_X216Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     4.350    <hidden>
    SLICE_X216Y461       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     4.130    
    SLICE_X216Y461       FDRE (Hold_fdre_C_D)         0.059     4.189    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.292    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.130ns (61.911%)  route 0.080ns (38.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X217Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y462       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=2, routed)           0.080     1.169    <hidden>
    SLICE_X216Y462       LUT3 (Prop_lut3_I2_O)        0.030     1.199 r  <hidden>
                         net (fo=1, routed)           0.000     1.199    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     1.000    
    SLICE_X216Y462       FDRE (Hold_fdre_C_D)         0.096     1.096    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y461       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y461       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[30]/Q
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X221Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X221Y461       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.990    
    SLICE_X221Y461       FDRE (Hold_fdre_C_D)         0.049     1.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDPE (Prop_fdpe_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X217Y450       FDPE (Hold_fdpe_C_D)         0.047     1.040    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X217Y452       FDRE (Hold_fdre_C_D)         0.047     1.040    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y451       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  <hidden>
                         net (fo=1, routed)           0.055     1.147    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.992    
    SLICE_X213Y451       FDRE (Hold_fdre_C_D)         0.047     1.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X207Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y453       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=1, routed)           0.055     1.144    <hidden>
    SLICE_X207Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    <hidden>
    SLICE_X207Y453       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.989    
    SLICE_X207Y453       FDRE (Hold_fdre_C_D)         0.047     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X209Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y451       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X209Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X209Y451       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.990    
    SLICE_X209Y451       FDRE (Hold_fdre_C_D)         0.047     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y452       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X207Y452       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.990    
    SLICE_X207Y452       FDRE (Hold_fdre_C_D)         0.047     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y454       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X217Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X217Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X216Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X216Y450       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :          216  Failing Endpoints,  Worst Slack      -38.029ns,  Total Violation    -5793.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.029ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.241ns  (logic 26.230ns (59.288%)  route 18.011ns (40.711%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 11.255 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.342    49.758    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.801 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[59]_i_1/O
                         net (fo=25, routed)          0.373    50.174    core_inst/udp_complete_inst_n_53
    SLICE_X175Y429       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.419    11.255    core_inst/coreclk_out
    SLICE_X175Y429       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[13]/C
                         clock pessimism              1.120    12.375    
                         clock uncertainty           -0.035    12.339    
    SLICE_X175Y429       FDRE (Setup_fdre_C_CE)      -0.194    12.145    core_inst/tx_fifo_axis_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                         -50.174    
  -------------------------------------------------------------------
                         slack                                -38.029    

Slack (VIOLATED) :        -37.994ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X177Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X177Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[45]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X177Y434       FDRE (Setup_fdre_C_R)       -0.295    12.049    core_inst/tx_fifo_axis_tdata_reg[45]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.994    

Slack (VIOLATED) :        -37.994ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X177Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X177Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[55]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X177Y434       FDRE (Setup_fdre_C_R)       -0.295    12.049    core_inst/tx_fifo_axis_tdata_reg[55]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.994    

Slack (VIOLATED) :        -37.994ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X177Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X177Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[58]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X177Y434       FDRE (Setup_fdre_C_R)       -0.295    12.049    core_inst/tx_fifo_axis_tdata_reg[58]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.994    

Slack (VIOLATED) :        -37.970ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[0]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X176Y434       FDRE (Setup_fdre_C_R)       -0.271    12.073    core_inst/tx_fifo_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.970    

Slack (VIOLATED) :        -37.970ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[14]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X176Y434       FDRE (Setup_fdre_C_R)       -0.271    12.073    core_inst/tx_fifo_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.970    

Slack (VIOLATED) :        -37.970ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X176Y434       FDRE (Setup_fdre_C_R)       -0.271    12.073    core_inst/tx_fifo_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.970    

Slack (VIOLATED) :        -37.970ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[29]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X176Y434       FDRE (Setup_fdre_C_R)       -0.271    12.073    core_inst/tx_fifo_axis_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.970    

Slack (VIOLATED) :        -37.970ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[47]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X176Y434       FDRE (Setup_fdre_C_R)       -0.271    12.073    core_inst/tx_fifo_axis_tdata_reg[47]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.970    

Slack (VIOLATED) :        -37.970ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.111ns  (logic 26.230ns (59.464%)  route 17.881ns (40.536%))
  Logic Levels:           320  (CARRY4=288 LUT2=1 LUT3=24 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 11.260 - 6.400 ) 
    Source Clock Delay      (SCD):    5.933ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.463     5.933    core_inst/coreclk_out
    SLICE_X177Y339       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y339       FDRE (Prop_fdre_C_Q)         0.216     6.149 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.170     6.319    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X176Y340       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.608 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.608    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_55_n_0
    SLICE_X176Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_369/CO[3]
                         net (fo=1, routed)           0.000     6.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_369_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_504/CO[3]
                         net (fo=1, routed)           0.000     6.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_504_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_673/CO[3]
                         net (fo=1, routed)           0.000     6.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_673_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_842/CO[3]
                         net (fo=1, routed)           0.000     6.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_842_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1011/CO[3]
                         net (fo=1, routed)           0.000     6.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_1011_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.908 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1180/CO[3]
                         net (fo=1, routed)           0.000     6.908    core_inst/tx_fifo_axis_tdata_reg[63]_i_1180_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     7.016 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1349/O[2]
                         net (fo=2, routed)           0.230     7.246    core_inst/tx_fifo_axis_tdata_reg[63]_i_1349_n_5
    SLICE_X174Y347       LUT2 (Prop_lut2_I1_O)        0.126     7.372 r  core_inst/tx_fifo_axis_tdata[63]_i_1457/O
                         net (fo=1, routed)           0.000     7.372    core_inst/tx_fifo_axis_tdata[63]_i_1457_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.610 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     7.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.660 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     7.660    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.001     7.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.760 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     7.760    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X174Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.810 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1367/CO[3]
                         net (fo=1, routed)           0.000     7.810    core_inst/tx_fifo_axis_tdata_reg[63]_i_1367_n_0
    SLICE_X174Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1362/CO[3]
                         net (fo=1, routed)           0.000     7.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1362_n_0
    SLICE_X174Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.910 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1357/CO[3]
                         net (fo=1, routed)           0.000     7.910    core_inst/tx_fifo_axis_tdata_reg[63]_i_1357_n_0
    SLICE_X174Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.960 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1354/CO[3]
                         net (fo=1, routed)           0.000     7.960    core_inst/tx_fifo_axis_tdata_reg[63]_i_1354_n_0
    SLICE_X174Y355       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1353/CO[0]
                         net (fo=35, routed)          0.473     8.556    core_inst/tx_fifo_axis_tdata_reg[63]_i_1353_n_3
    SLICE_X175Y347       LUT3 (Prop_lut3_I0_O)        0.127     8.683 r  core_inst/tx_fifo_axis_tdata[63]_i_1394/O
                         net (fo=1, routed)           0.000     8.683    core_inst/tx_fifo_axis_tdata[63]_i_1394_n_0
    SLICE_X175Y347       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.940 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1344/CO[3]
                         net (fo=1, routed)           0.000     8.940    core_inst/tx_fifo_axis_tdata_reg[63]_i_1344_n_0
    SLICE_X175Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.989 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1339/CO[3]
                         net (fo=1, routed)           0.000     8.989    core_inst/tx_fifo_axis_tdata_reg[63]_i_1339_n_0
    SLICE_X175Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1334/CO[3]
                         net (fo=1, routed)           0.001     9.039    core_inst/tx_fifo_axis_tdata_reg[63]_i_1334_n_0
    SLICE_X175Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.088 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1329/CO[3]
                         net (fo=1, routed)           0.000     9.088    core_inst/tx_fifo_axis_tdata_reg[63]_i_1329_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.137 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1324/CO[3]
                         net (fo=1, routed)           0.000     9.137    core_inst/tx_fifo_axis_tdata_reg[63]_i_1324_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1319/CO[3]
                         net (fo=1, routed)           0.000     9.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_1319_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1314/CO[3]
                         net (fo=1, routed)           0.000     9.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_1314_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1311/CO[3]
                         net (fo=1, routed)           0.000     9.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_1311_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.359 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1310/CO[1]
                         net (fo=35, routed)          0.507     9.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1310_n_2
    SLICE_X177Y348       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    10.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    10.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_1302_n_0
    SLICE_X177Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1297/CO[3]
                         net (fo=1, routed)           0.001    10.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_1297_n_0
    SLICE_X177Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    10.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_1292_n_0
    SLICE_X177Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.367 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    10.367    core_inst/tx_fifo_axis_tdata_reg[63]_i_1287_n_0
    SLICE_X177Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    10.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_1282_n_0
    SLICE_X177Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.465 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    10.465    core_inst/tx_fifo_axis_tdata_reg[63]_i_1277_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    10.514    core_inst/tx_fifo_axis_tdata_reg[63]_i_1272_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.563 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1269/CO[3]
                         net (fo=1, routed)           0.000    10.563    core_inst/tx_fifo_axis_tdata_reg[63]_i_1269_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.638 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1268/CO[1]
                         net (fo=35, routed)          0.424    11.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_1268_n_2
    SLICE_X176Y352       LUT3 (Prop_lut3_I0_O)        0.118    11.180 r  core_inst/tx_fifo_axis_tdata[63]_i_1309/O
                         net (fo=1, routed)           0.000    11.180    core_inst/tx_fifo_axis_tdata[63]_i_1309_n_0
    SLICE_X176Y352       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.426 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    11.426    core_inst/tx_fifo_axis_tdata_reg[63]_i_1260_n_0
    SLICE_X176Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.476 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    11.476    core_inst/tx_fifo_axis_tdata_reg[63]_i_1255_n_0
    SLICE_X176Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    11.526    core_inst/tx_fifo_axis_tdata_reg[63]_i_1250_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.576 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    11.576    core_inst/tx_fifo_axis_tdata_reg[63]_i_1245_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.626 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    11.626    core_inst/tx_fifo_axis_tdata_reg[63]_i_1240_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.676 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    11.676    core_inst/tx_fifo_axis_tdata_reg[63]_i_1235_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.726 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    11.726    core_inst/tx_fifo_axis_tdata_reg[63]_i_1230_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    11.776    core_inst/tx_fifo_axis_tdata_reg[63]_i_1227_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.850 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1226/CO[1]
                         net (fo=35, routed)          0.426    12.275    core_inst/tx_fifo_axis_tdata_reg[63]_i_1226_n_2
    SLICE_X175Y356       LUT3 (Prop_lut3_I0_O)        0.120    12.395 r  core_inst/tx_fifo_axis_tdata[63]_i_1267/O
                         net (fo=1, routed)           0.000    12.395    core_inst/tx_fifo_axis_tdata[63]_i_1267_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    12.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.701 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    12.701    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.750 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    12.750    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.799 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    12.799    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.848 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg[63]_i_1198_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.897 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    12.897    core_inst/tx_fifo_axis_tdata_reg[63]_i_1193_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.946 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    12.946    core_inst/tx_fifo_axis_tdata_reg[63]_i_1188_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.995 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1185/CO[3]
                         net (fo=1, routed)           0.000    12.995    core_inst/tx_fifo_axis_tdata_reg[63]_i_1185_n_0
    SLICE_X175Y364       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    13.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1184/CO[1]
                         net (fo=35, routed)          0.464    13.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_1184_n_2
    SLICE_X177Y357       LUT3 (Prop_lut3_I0_O)        0.118    13.652 r  core_inst/tx_fifo_axis_tdata[63]_i_1225/O
                         net (fo=1, routed)           0.000    13.652    core_inst/tx_fifo_axis_tdata[63]_i_1225_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1175/CO[3]
                         net (fo=1, routed)           0.000    13.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1175_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.958 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1170/CO[3]
                         net (fo=1, routed)           0.000    13.958    core_inst/tx_fifo_axis_tdata_reg[63]_i_1170_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.007 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1165/CO[3]
                         net (fo=1, routed)           0.000    14.007    core_inst/tx_fifo_axis_tdata_reg[63]_i_1165_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.056 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1160/CO[3]
                         net (fo=1, routed)           0.000    14.056    core_inst/tx_fifo_axis_tdata_reg[63]_i_1160_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    14.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1155_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1150/CO[3]
                         net (fo=1, routed)           0.000    14.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_1150_n_0
    SLICE_X177Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.203 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1145/CO[3]
                         net (fo=1, routed)           0.000    14.203    core_inst/tx_fifo_axis_tdata_reg[63]_i_1145_n_0
    SLICE_X177Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.252 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1142/CO[3]
                         net (fo=1, routed)           0.000    14.252    core_inst/tx_fifo_axis_tdata_reg[63]_i_1142_n_0
    SLICE_X177Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.327 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1141/CO[1]
                         net (fo=35, routed)          0.480    14.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1141_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    14.925 r  core_inst/tx_fifo_axis_tdata[63]_i_1183/O
                         net (fo=1, routed)           0.000    14.925    core_inst/tx_fifo_axis_tdata[63]_i_1183_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    15.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1133/CO[3]
                         net (fo=1, routed)           0.000    15.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_1133_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    15.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_1128_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1123/CO[3]
                         net (fo=1, routed)           0.000    15.271    core_inst/tx_fifo_axis_tdata_reg[63]_i_1123_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.321 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    15.321    core_inst/tx_fifo_axis_tdata_reg[63]_i_1118_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.371 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1113/CO[3]
                         net (fo=1, routed)           0.000    15.371    core_inst/tx_fifo_axis_tdata_reg[63]_i_1113_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.421 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    15.421    core_inst/tx_fifo_axis_tdata_reg[63]_i_1108_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.471 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    15.471    core_inst/tx_fifo_axis_tdata_reg[63]_i_1103_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.521 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    15.521    core_inst/tx_fifo_axis_tdata_reg[63]_i_1100_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.595 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1099/CO[1]
                         net (fo=35, routed)          0.442    16.036    core_inst/tx_fifo_axis_tdata_reg[63]_i_1099_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    16.156 r  core_inst/tx_fifo_axis_tdata[63]_i_1136/O
                         net (fo=1, routed)           0.000    16.156    core_inst/tx_fifo_axis_tdata[63]_i_1136_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    16.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1086/CO[3]
                         net (fo=1, routed)           0.000    16.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_1086_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.452 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1081/CO[3]
                         net (fo=1, routed)           0.000    16.452    core_inst/tx_fifo_axis_tdata_reg[63]_i_1081_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.502 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1076/CO[3]
                         net (fo=1, routed)           0.000    16.502    core_inst/tx_fifo_axis_tdata_reg[63]_i_1076_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.552 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1071/CO[3]
                         net (fo=1, routed)           0.000    16.552    core_inst/tx_fifo_axis_tdata_reg[63]_i_1071_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1066/CO[3]
                         net (fo=1, routed)           0.000    16.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1066_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    16.652    core_inst/tx_fifo_axis_tdata_reg[63]_i_1061_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    16.702 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1058/CO[3]
                         net (fo=1, routed)           0.000    16.702    core_inst/tx_fifo_axis_tdata_reg[63]_i_1058_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    16.776 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1057/CO[1]
                         net (fo=35, routed)          0.412    17.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_1057_n_2
    SLICE_X175Y365       LUT3 (Prop_lut3_I0_O)        0.120    17.309 r  core_inst/tx_fifo_axis_tdata[63]_i_1098/O
                         net (fo=1, routed)           0.000    17.309    core_inst/tx_fifo_axis_tdata[63]_i_1098_n_0
    SLICE_X175Y365       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    17.566 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    17.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X175Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.615 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    17.615    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.664 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    17.664    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.713 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    17.713    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.762 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    17.762    core_inst/tx_fifo_axis_tdata_reg[63]_i_1029_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.811 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    17.811    core_inst/tx_fifo_axis_tdata_reg[63]_i_1024_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.860 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    17.860    core_inst/tx_fifo_axis_tdata_reg[63]_i_1019_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.909 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1016/CO[3]
                         net (fo=1, routed)           0.000    17.909    core_inst/tx_fifo_axis_tdata_reg[63]_i_1016_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.984 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1015/CO[1]
                         net (fo=35, routed)          0.470    18.453    core_inst/tx_fifo_axis_tdata_reg[63]_i_1015_n_2
    SLICE_X177Y367       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.807 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1006/CO[3]
                         net (fo=1, routed)           0.000    18.807    core_inst/tx_fifo_axis_tdata_reg[63]_i_1006_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.856 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1001/CO[3]
                         net (fo=1, routed)           0.000    18.856    core_inst/tx_fifo_axis_tdata_reg[63]_i_1001_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.905 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_996/CO[3]
                         net (fo=1, routed)           0.000    18.905    core_inst/tx_fifo_axis_tdata_reg[63]_i_996_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_991/CO[3]
                         net (fo=1, routed)           0.000    18.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_991_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.003 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_986/CO[3]
                         net (fo=1, routed)           0.000    19.003    core_inst/tx_fifo_axis_tdata_reg[63]_i_986_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.052 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_981/CO[3]
                         net (fo=1, routed)           0.000    19.052    core_inst/tx_fifo_axis_tdata_reg[63]_i_981_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.101 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_976/CO[3]
                         net (fo=1, routed)           0.000    19.101    core_inst/tx_fifo_axis_tdata_reg[63]_i_976_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_973/CO[3]
                         net (fo=1, routed)           0.007    19.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_973_n_0
    SLICE_X177Y375       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_972/CO[1]
                         net (fo=35, routed)          0.454    19.686    core_inst/tx_fifo_axis_tdata_reg[63]_i_972_n_2
    SLICE_X174Y369       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.050 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_964/CO[3]
                         net (fo=1, routed)           0.000    20.050    core_inst/tx_fifo_axis_tdata_reg[63]_i_964_n_0
    SLICE_X174Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_959/CO[3]
                         net (fo=1, routed)           0.000    20.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_959_n_0
    SLICE_X174Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.150 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_954/CO[3]
                         net (fo=1, routed)           0.000    20.150    core_inst/tx_fifo_axis_tdata_reg[63]_i_954_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_949/CO[3]
                         net (fo=1, routed)           0.000    20.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_949_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.250 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_944/CO[3]
                         net (fo=1, routed)           0.000    20.250    core_inst/tx_fifo_axis_tdata_reg[63]_i_944_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_939/CO[3]
                         net (fo=1, routed)           0.007    20.307    core_inst/tx_fifo_axis_tdata_reg[63]_i_939_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.357 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_934/CO[3]
                         net (fo=1, routed)           0.000    20.357    core_inst/tx_fifo_axis_tdata_reg[63]_i_934_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.407 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_931/CO[3]
                         net (fo=1, routed)           0.000    20.407    core_inst/tx_fifo_axis_tdata_reg[63]_i_931_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.481 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_930/CO[1]
                         net (fo=35, routed)          0.481    20.962    core_inst/tx_fifo_axis_tdata_reg[63]_i_930_n_2
    SLICE_X176Y373       LUT3 (Prop_lut3_I0_O)        0.120    21.082 r  core_inst/tx_fifo_axis_tdata[63]_i_967/O
                         net (fo=1, routed)           0.000    21.082    core_inst/tx_fifo_axis_tdata[63]_i_967_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    21.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_917/CO[3]
                         net (fo=1, routed)           0.000    21.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_917_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_912/CO[3]
                         net (fo=1, routed)           0.007    21.384    core_inst/tx_fifo_axis_tdata_reg[63]_i_912_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.434 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_907/CO[3]
                         net (fo=1, routed)           0.000    21.434    core_inst/tx_fifo_axis_tdata_reg[63]_i_907_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.484 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_902/CO[3]
                         net (fo=1, routed)           0.000    21.484    core_inst/tx_fifo_axis_tdata_reg[63]_i_902_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.534 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_897/CO[3]
                         net (fo=1, routed)           0.000    21.534    core_inst/tx_fifo_axis_tdata_reg[63]_i_897_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.584 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.584    core_inst/tx_fifo_axis_tdata_reg[63]_i_892_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.634 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_889/CO[3]
                         net (fo=1, routed)           0.000    21.634    core_inst/tx_fifo_axis_tdata_reg[63]_i_889_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_888/CO[1]
                         net (fo=35, routed)          0.414    22.123    core_inst/tx_fifo_axis_tdata_reg[63]_i_888_n_2
    SLICE_X175Y375       LUT3 (Prop_lut3_I0_O)        0.120    22.243 r  core_inst/tx_fifo_axis_tdata[63]_i_929/O
                         net (fo=1, routed)           0.000    22.243    core_inst/tx_fifo_axis_tdata[63]_i_929_n_0
    SLICE_X175Y375       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    22.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    22.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    22.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.647 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    22.647    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.696 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_860/CO[3]
                         net (fo=1, routed)           0.000    22.696    core_inst/tx_fifo_axis_tdata_reg[63]_i_860_n_0
    SLICE_X175Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.745 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_855/CO[3]
                         net (fo=1, routed)           0.000    22.745    core_inst/tx_fifo_axis_tdata_reg[63]_i_855_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.794 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_850/CO[3]
                         net (fo=1, routed)           0.000    22.794    core_inst/tx_fifo_axis_tdata_reg[63]_i_850_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_847/CO[3]
                         net (fo=1, routed)           0.000    22.843    core_inst/tx_fifo_axis_tdata_reg[63]_i_847_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_846/CO[1]
                         net (fo=35, routed)          0.412    23.330    core_inst/tx_fifo_axis_tdata_reg[63]_i_846_n_2
    SLICE_X177Y378       LUT3 (Prop_lut3_I0_O)        0.118    23.448 r  core_inst/tx_fifo_axis_tdata[63]_i_887/O
                         net (fo=1, routed)           0.000    23.448    core_inst/tx_fifo_axis_tdata[63]_i_887_n_0
    SLICE_X177Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    23.705 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_837/CO[3]
                         net (fo=1, routed)           0.000    23.705    core_inst/tx_fifo_axis_tdata_reg[63]_i_837_n_0
    SLICE_X177Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_832/CO[3]
                         net (fo=1, routed)           0.000    23.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_832_n_0
    SLICE_X177Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.803 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_827/CO[3]
                         net (fo=1, routed)           0.000    23.803    core_inst/tx_fifo_axis_tdata_reg[63]_i_827_n_0
    SLICE_X177Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_822/CO[3]
                         net (fo=1, routed)           0.000    23.852    core_inst/tx_fifo_axis_tdata_reg[63]_i_822_n_0
    SLICE_X177Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_817/CO[3]
                         net (fo=1, routed)           0.000    23.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_817_n_0
    SLICE_X177Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_812/CO[3]
                         net (fo=1, routed)           0.000    23.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_812_n_0
    SLICE_X177Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_807/CO[3]
                         net (fo=1, routed)           0.000    23.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_807_n_0
    SLICE_X177Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_804/CO[3]
                         net (fo=1, routed)           0.000    24.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_804_n_0
    SLICE_X177Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.123 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_803/CO[1]
                         net (fo=35, routed)          0.481    24.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_803_n_2
    SLICE_X174Y380       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    24.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_795/CO[3]
                         net (fo=1, routed)           0.000    24.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_795_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_790/CO[3]
                         net (fo=1, routed)           0.000    25.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_790_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.068 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_785/CO[3]
                         net (fo=1, routed)           0.000    25.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_785_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.118 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_780/CO[3]
                         net (fo=1, routed)           0.000    25.118    core_inst/tx_fifo_axis_tdata_reg[63]_i_780_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_775/CO[3]
                         net (fo=1, routed)           0.000    25.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_775_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.218 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_770/CO[3]
                         net (fo=1, routed)           0.000    25.218    core_inst/tx_fifo_axis_tdata_reg[63]_i_770_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.268 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_765/CO[3]
                         net (fo=1, routed)           0.000    25.268    core_inst/tx_fifo_axis_tdata_reg[63]_i_765_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.318 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_762/CO[3]
                         net (fo=1, routed)           0.000    25.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_762_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.392 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_761/CO[1]
                         net (fo=35, routed)          0.435    25.827    core_inst/tx_fifo_axis_tdata_reg[63]_i_761_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.120    25.947 r  core_inst/tx_fifo_axis_tdata[63]_i_798/O
                         net (fo=1, routed)           0.000    25.947    core_inst/tx_fifo_axis_tdata[63]_i_798_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.193 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_748/CO[3]
                         net (fo=1, routed)           0.000    26.193    core_inst/tx_fifo_axis_tdata_reg[63]_i_748_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_743/CO[3]
                         net (fo=1, routed)           0.000    26.243    core_inst/tx_fifo_axis_tdata_reg[63]_i_743_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.293 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_738/CO[3]
                         net (fo=1, routed)           0.000    26.293    core_inst/tx_fifo_axis_tdata_reg[63]_i_738_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_733/CO[3]
                         net (fo=1, routed)           0.000    26.343    core_inst/tx_fifo_axis_tdata_reg[63]_i_733_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.393 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_728/CO[3]
                         net (fo=1, routed)           0.000    26.393    core_inst/tx_fifo_axis_tdata_reg[63]_i_728_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_723/CO[3]
                         net (fo=1, routed)           0.000    26.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_723_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_720_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_719/CO[1]
                         net (fo=35, routed)          0.417    26.984    core_inst/tx_fifo_axis_tdata_reg[63]_i_719_n_2
    SLICE_X175Y386       LUT3 (Prop_lut3_I0_O)        0.120    27.104 r  core_inst/tx_fifo_axis_tdata[63]_i_760/O
                         net (fo=1, routed)           0.000    27.104    core_inst/tx_fifo_axis_tdata[63]_i_760_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.361 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    27.361    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.410 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    27.410    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.459 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    27.459    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.508 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    27.508    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.557 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_691/CO[3]
                         net (fo=1, routed)           0.000    27.557    core_inst/tx_fifo_axis_tdata_reg[63]_i_691_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.606 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_686/CO[3]
                         net (fo=1, routed)           0.000    27.606    core_inst/tx_fifo_axis_tdata_reg[63]_i_686_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.655 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_681/CO[3]
                         net (fo=1, routed)           0.000    27.655    core_inst/tx_fifo_axis_tdata_reg[63]_i_681_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_678/CO[3]
                         net (fo=1, routed)           0.000    27.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_678_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    27.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_677/CO[1]
                         net (fo=35, routed)          0.480    28.258    core_inst/tx_fifo_axis_tdata_reg[63]_i_677_n_2
    SLICE_X174Y389       LUT3 (Prop_lut3_I0_O)        0.118    28.376 r  core_inst/tx_fifo_axis_tdata[63]_i_718/O
                         net (fo=1, routed)           0.000    28.376    core_inst/tx_fifo_axis_tdata[63]_i_718_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.622 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_668/CO[3]
                         net (fo=1, routed)           0.000    28.622    core_inst/tx_fifo_axis_tdata_reg[63]_i_668_n_0
    SLICE_X174Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.672 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_663/CO[3]
                         net (fo=1, routed)           0.000    28.672    core_inst/tx_fifo_axis_tdata_reg[63]_i_663_n_0
    SLICE_X174Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.722 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_658/CO[3]
                         net (fo=1, routed)           0.000    28.722    core_inst/tx_fifo_axis_tdata_reg[63]_i_658_n_0
    SLICE_X174Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.772 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_653/CO[3]
                         net (fo=1, routed)           0.000    28.772    core_inst/tx_fifo_axis_tdata_reg[63]_i_653_n_0
    SLICE_X174Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.822 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_648/CO[3]
                         net (fo=1, routed)           0.000    28.822    core_inst/tx_fifo_axis_tdata_reg[63]_i_648_n_0
    SLICE_X174Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.872 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_643/CO[3]
                         net (fo=1, routed)           0.000    28.872    core_inst/tx_fifo_axis_tdata_reg[63]_i_643_n_0
    SLICE_X174Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.922 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_638/CO[3]
                         net (fo=1, routed)           0.000    28.922    core_inst/tx_fifo_axis_tdata_reg[63]_i_638_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_635/CO[3]
                         net (fo=1, routed)           0.000    28.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_635_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.046 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_634/CO[1]
                         net (fo=35, routed)          0.415    29.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_634_n_2
    SLICE_X177Y391       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    29.817 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_626/CO[3]
                         net (fo=1, routed)           0.000    29.817    core_inst/tx_fifo_axis_tdata_reg[63]_i_626_n_0
    SLICE_X177Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.866 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_621/CO[3]
                         net (fo=1, routed)           0.000    29.866    core_inst/tx_fifo_axis_tdata_reg[63]_i_621_n_0
    SLICE_X177Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.915 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_616/CO[3]
                         net (fo=1, routed)           0.000    29.915    core_inst/tx_fifo_axis_tdata_reg[63]_i_616_n_0
    SLICE_X177Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.964 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_611/CO[3]
                         net (fo=1, routed)           0.000    29.964    core_inst/tx_fifo_axis_tdata_reg[63]_i_611_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.013 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_606/CO[3]
                         net (fo=1, routed)           0.000    30.013    core_inst/tx_fifo_axis_tdata_reg[63]_i_606_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.062 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_601/CO[3]
                         net (fo=1, routed)           0.000    30.062    core_inst/tx_fifo_axis_tdata_reg[63]_i_601_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.111 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_596/CO[3]
                         net (fo=1, routed)           0.000    30.111    core_inst/tx_fifo_axis_tdata_reg[63]_i_596_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.160 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_593/CO[3]
                         net (fo=1, routed)           0.000    30.160    core_inst/tx_fifo_axis_tdata_reg[63]_i_593_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_592/CO[1]
                         net (fo=35, routed)          0.490    30.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_592_n_2
    SLICE_X176Y394       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    31.089 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_584/CO[3]
                         net (fo=1, routed)           0.000    31.089    core_inst/tx_fifo_axis_tdata_reg[63]_i_584_n_0
    SLICE_X176Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.139 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_579/CO[3]
                         net (fo=1, routed)           0.000    31.139    core_inst/tx_fifo_axis_tdata_reg[63]_i_579_n_0
    SLICE_X176Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.189 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_574/CO[3]
                         net (fo=1, routed)           0.000    31.189    core_inst/tx_fifo_axis_tdata_reg[63]_i_574_n_0
    SLICE_X176Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.239 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_569/CO[3]
                         net (fo=1, routed)           0.000    31.239    core_inst/tx_fifo_axis_tdata_reg[63]_i_569_n_0
    SLICE_X176Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_564/CO[3]
                         net (fo=1, routed)           0.000    31.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_564_n_0
    SLICE_X176Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.339 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_559/CO[3]
                         net (fo=1, routed)           0.001    31.340    core_inst/tx_fifo_axis_tdata_reg[63]_i_559_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.390 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_554/CO[3]
                         net (fo=1, routed)           0.000    31.390    core_inst/tx_fifo_axis_tdata_reg[63]_i_554_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.440 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_551/CO[3]
                         net (fo=1, routed)           0.000    31.440    core_inst/tx_fifo_axis_tdata_reg[63]_i_551_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    31.514 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_550/CO[1]
                         net (fo=35, routed)          0.533    32.047    core_inst/tx_fifo_axis_tdata_reg[63]_i_550_n_2
    SLICE_X175Y396       LUT3 (Prop_lut3_I0_O)        0.120    32.167 r  core_inst/tx_fifo_axis_tdata[63]_i_591/O
                         net (fo=1, routed)           0.000    32.167    core_inst/tx_fifo_axis_tdata[63]_i_591_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    32.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    32.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    32.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.571 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.001    32.572    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.621 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_522/CO[3]
                         net (fo=1, routed)           0.000    32.621    core_inst/tx_fifo_axis_tdata_reg[63]_i_522_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.670 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_517/CO[3]
                         net (fo=1, routed)           0.000    32.670    core_inst/tx_fifo_axis_tdata_reg[63]_i_517_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.719 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_512/CO[3]
                         net (fo=1, routed)           0.000    32.719    core_inst/tx_fifo_axis_tdata_reg[63]_i_512_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_509/CO[3]
                         net (fo=1, routed)           0.000    32.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_509_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.843 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_508/CO[1]
                         net (fo=35, routed)          0.475    33.318    core_inst/tx_fifo_axis_tdata_reg[63]_i_508_n_2
    SLICE_X174Y399       LUT3 (Prop_lut3_I0_O)        0.118    33.436 r  core_inst/tx_fifo_axis_tdata[63]_i_549/O
                         net (fo=1, routed)           0.000    33.436    core_inst/tx_fifo_axis_tdata[63]_i_549_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    33.682 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_499/CO[3]
                         net (fo=1, routed)           0.001    33.683    core_inst/tx_fifo_axis_tdata_reg[63]_i_499_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.733 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_494/CO[3]
                         net (fo=1, routed)           0.000    33.733    core_inst/tx_fifo_axis_tdata_reg[63]_i_494_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.783 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_489/CO[3]
                         net (fo=1, routed)           0.000    33.783    core_inst/tx_fifo_axis_tdata_reg[63]_i_489_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.833 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_484/CO[3]
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata_reg[63]_i_484_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.883 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_479/CO[3]
                         net (fo=1, routed)           0.000    33.883    core_inst/tx_fifo_axis_tdata_reg[63]_i_479_n_0
    SLICE_X174Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.933 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_474/CO[3]
                         net (fo=1, routed)           0.000    33.933    core_inst/tx_fifo_axis_tdata_reg[63]_i_474_n_0
    SLICE_X174Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    33.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_469_n_0
    SLICE_X174Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.033 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_466/CO[3]
                         net (fo=1, routed)           0.000    34.033    core_inst/tx_fifo_axis_tdata_reg[63]_i_466_n_0
    SLICE_X174Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.107 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_465/CO[1]
                         net (fo=35, routed)          0.460    34.566    core_inst/tx_fifo_axis_tdata_reg[63]_i_465_n_2
    SLICE_X176Y403       LUT3 (Prop_lut3_I0_O)        0.120    34.686 r  core_inst/tx_fifo_axis_tdata[63]_i_507/O
                         net (fo=1, routed)           0.000    34.686    core_inst/tx_fifo_axis_tdata[63]_i_507_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.932 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_457/CO[3]
                         net (fo=1, routed)           0.000    34.932    core_inst/tx_fifo_axis_tdata_reg[63]_i_457_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.982 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_452/CO[3]
                         net (fo=1, routed)           0.000    34.982    core_inst/tx_fifo_axis_tdata_reg[63]_i_452_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_447/CO[3]
                         net (fo=1, routed)           0.000    35.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_447_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.082 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_442/CO[3]
                         net (fo=1, routed)           0.000    35.082    core_inst/tx_fifo_axis_tdata_reg[63]_i_442_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.132 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_437/CO[3]
                         net (fo=1, routed)           0.000    35.132    core_inst/tx_fifo_axis_tdata_reg[63]_i_437_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.182 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_432/CO[3]
                         net (fo=1, routed)           0.000    35.182    core_inst/tx_fifo_axis_tdata_reg[63]_i_432_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.232 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_427/CO[3]
                         net (fo=1, routed)           0.000    35.232    core_inst/tx_fifo_axis_tdata_reg[63]_i_427_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_424/CO[3]
                         net (fo=1, routed)           0.000    35.282    core_inst/tx_fifo_axis_tdata_reg[63]_i_424_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.356 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_423/CO[1]
                         net (fo=35, routed)          0.473    35.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_423_n_2
    SLICE_X175Y405       LUT3 (Prop_lut3_I0_O)        0.120    35.949 r  core_inst/tx_fifo_axis_tdata[63]_i_464/O
                         net (fo=1, routed)           0.000    35.949    core_inst/tx_fifo_axis_tdata[63]_i_464_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_412/CO[3]
                         net (fo=1, routed)           0.000    36.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_412_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_407/CO[3]
                         net (fo=1, routed)           0.000    36.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_407_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_402/CO[3]
                         net (fo=1, routed)           0.000    36.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_402_n_0
    SLICE_X175Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_397_n_0
    SLICE_X175Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.402 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_392/CO[3]
                         net (fo=1, routed)           0.000    36.402    core_inst/tx_fifo_axis_tdata_reg[63]_i_392_n_0
    SLICE_X175Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_387_n_0
    SLICE_X175Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.500 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_382/CO[3]
                         net (fo=1, routed)           0.000    36.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_382_n_0
    SLICE_X175Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.549 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_379/CO[3]
                         net (fo=1, routed)           0.000    36.549    core_inst/tx_fifo_axis_tdata_reg[63]_i_379_n_0
    SLICE_X175Y413       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    36.624 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_378/CO[1]
                         net (fo=35, routed)          0.444    37.068    core_inst/tx_fifo_axis_tdata_reg[63]_i_378_n_2
    SLICE_X173Y406       LUT3 (Prop_lut3_I0_O)        0.118    37.186 r  core_inst/tx_fifo_axis_tdata[63]_i_422/O
                         net (fo=1, routed)           0.000    37.186    core_inst/tx_fifo_axis_tdata[63]_i_422_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    37.443 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_373/CO[3]
                         net (fo=1, routed)           0.000    37.443    core_inst/tx_fifo_axis_tdata_reg[63]_i_373_n_0
    SLICE_X173Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.492 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_359/CO[3]
                         net (fo=1, routed)           0.000    37.492    core_inst/tx_fifo_axis_tdata_reg[63]_i_359_n_0
    SLICE_X173Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_354/CO[3]
                         net (fo=1, routed)           0.000    37.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_354_n_0
    SLICE_X173Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.590 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_349/CO[3]
                         net (fo=1, routed)           0.000    37.590    core_inst/tx_fifo_axis_tdata_reg[63]_i_349_n_0
    SLICE_X173Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.639 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_344/CO[3]
                         net (fo=1, routed)           0.000    37.639    core_inst/tx_fifo_axis_tdata_reg[63]_i_344_n_0
    SLICE_X173Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    37.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X173Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.737 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_334/CO[3]
                         net (fo=1, routed)           0.000    37.737    core_inst/tx_fifo_axis_tdata_reg[63]_i_334_n_0
    SLICE_X173Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_331/CO[3]
                         net (fo=1, routed)           0.000    37.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_331_n_0
    SLICE_X173Y414       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.861 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_330/CO[1]
                         net (fo=35, routed)          0.444    38.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_330_n_2
    SLICE_X172Y407       LUT3 (Prop_lut3_I0_O)        0.118    38.422 r  core_inst/tx_fifo_axis_tdata[63]_i_419/O
                         net (fo=1, routed)           0.000    38.422    core_inst/tx_fifo_axis_tdata[63]_i_419_n_0
    SLICE_X172Y407       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    38.668 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_364/CO[3]
                         net (fo=1, routed)           0.000    38.668    core_inst/tx_fifo_axis_tdata_reg[63]_i_364_n_0
    SLICE_X172Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_325/CO[3]
                         net (fo=1, routed)           0.000    38.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_325_n_0
    SLICE_X172Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.768 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.768    core_inst/tx_fifo_axis_tdata_reg[63]_i_307_n_0
    SLICE_X172Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_302/CO[3]
                         net (fo=1, routed)           0.000    38.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_302_n_0
    SLICE_X172Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.868 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_297/CO[3]
                         net (fo=1, routed)           0.000    38.868    core_inst/tx_fifo_axis_tdata_reg[63]_i_297_n_0
    SLICE_X172Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.918 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    38.918    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X172Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.968 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    38.968    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X172Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.018 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_284/CO[3]
                         net (fo=1, routed)           0.000    39.018    core_inst/tx_fifo_axis_tdata_reg[63]_i_284_n_0
    SLICE_X172Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.092 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_283/CO[1]
                         net (fo=35, routed)          0.407    39.500    core_inst/tx_fifo_axis_tdata_reg[63]_i_283_n_2
    SLICE_X171Y413       LUT3 (Prop_lut3_I0_O)        0.120    39.620 r  core_inst/tx_fifo_axis_tdata[63]_i_372/O
                         net (fo=1, routed)           0.000    39.620    core_inst/tx_fifo_axis_tdata[63]_i_372_n_0
    SLICE_X171Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.877 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_317/CO[3]
                         net (fo=1, routed)           0.000    39.877    core_inst/tx_fifo_axis_tdata_reg[63]_i_317_n_0
    SLICE_X171Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.926 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_312/CO[3]
                         net (fo=1, routed)           0.000    39.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_312_n_0
    SLICE_X171Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.975 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_278/CO[3]
                         net (fo=1, routed)           0.000    39.975    core_inst/tx_fifo_axis_tdata_reg[63]_i_278_n_0
    SLICE_X171Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.024 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_254/CO[3]
                         net (fo=1, routed)           0.000    40.024    core_inst/tx_fifo_axis_tdata_reg[63]_i_254_n_0
    SLICE_X171Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.073 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_249/CO[3]
                         net (fo=1, routed)           0.000    40.073    core_inst/tx_fifo_axis_tdata_reg[63]_i_249_n_0
    SLICE_X171Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.122 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_244/CO[3]
                         net (fo=1, routed)           0.000    40.122    core_inst/tx_fifo_axis_tdata_reg[63]_i_244_n_0
    SLICE_X171Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.171 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_239/CO[3]
                         net (fo=1, routed)           0.000    40.171    core_inst/tx_fifo_axis_tdata_reg[63]_i_239_n_0
    SLICE_X171Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.220 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_236/CO[3]
                         net (fo=1, routed)           0.000    40.220    core_inst/tx_fifo_axis_tdata_reg[63]_i_236_n_0
    SLICE_X171Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.295 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[1]
                         net (fo=35, routed)          0.530    40.824    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_2
    SLICE_X170Y416       LUT3 (Prop_lut3_I0_O)        0.118    40.942 r  core_inst/tx_fifo_axis_tdata[63]_i_324/O
                         net (fo=1, routed)           0.000    40.942    core_inst/tx_fifo_axis_tdata[63]_i_324_n_0
    SLICE_X170Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    41.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[3]
                         net (fo=1, routed)           0.000    41.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_0
    SLICE_X170Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.248 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.248    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X170Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.297 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.297    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X170Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.346 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.346    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X170Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.395 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_200/CO[3]
                         net (fo=1, routed)           0.000    41.395    core_inst/tx_fifo_axis_tdata_reg[63]_i_200_n_0
    SLICE_X170Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.444 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_195/CO[3]
                         net (fo=1, routed)           0.000    41.444    core_inst/tx_fifo_axis_tdata_reg[63]_i_195_n_0
    SLICE_X170Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.493 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.493    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X170Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    41.542 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.000    41.542    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X170Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    41.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_186/CO[1]
                         net (fo=35, routed)          0.436    42.053    core_inst/tx_fifo_axis_tdata_reg[63]_i_186_n_2
    SLICE_X173Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    42.407 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    42.407    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_67_n_0
    SLICE_X173Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.456 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    42.456    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X173Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.505 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_220/CO[3]
                         net (fo=1, routed)           0.000    42.505    core_inst/tx_fifo_axis_tdata_reg[63]_i_220_n_0
    SLICE_X173Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.554 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_215/CO[3]
                         net (fo=1, routed)           0.000    42.554    core_inst/tx_fifo_axis_tdata_reg[63]_i_215_n_0
    SLICE_X173Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.603 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_181/CO[3]
                         net (fo=1, routed)           0.007    42.610    core_inst/tx_fifo_axis_tdata_reg[63]_i_181_n_0
    SLICE_X173Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.659 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_130/CO[3]
                         net (fo=1, routed)           0.000    42.659    core_inst/tx_fifo_axis_tdata_reg[63]_i_130_n_0
    SLICE_X173Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_125/CO[3]
                         net (fo=1, routed)           0.000    42.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_125_n_0
    SLICE_X173Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.757 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_122/CO[3]
                         net (fo=1, routed)           0.000    42.757    core_inst/tx_fifo_axis_tdata_reg[63]_i_122_n_0
    SLICE_X173Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_121/CO[1]
                         net (fo=35, routed)          0.491    43.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_121_n_2
    SLICE_X172Y420       LUT3 (Prop_lut3_I0_O)        0.118    43.440 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_70/O
                         net (fo=1, routed)           0.000    43.440    core_inst/tx_fifo_axis_tdata_reg[0]_i_70_n_0
    SLICE_X172Y420       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    43.686 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    43.686    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X172Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.736 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_206/CO[3]
                         net (fo=1, routed)           0.000    43.736    core_inst/tx_fifo_axis_tdata_reg[63]_i_206_n_0
    SLICE_X172Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.786 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_176/CO[3]
                         net (fo=1, routed)           0.000    43.786    core_inst/tx_fifo_axis_tdata_reg[63]_i_176_n_0
    SLICE_X172Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.836 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    43.836    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X172Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.886 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_166/CO[3]
                         net (fo=1, routed)           0.007    43.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_166_n_0
    SLICE_X172Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.943 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_116/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg[63]_i_116_n_0
    SLICE_X172Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    43.993 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_65/CO[3]
                         net (fo=1, routed)           0.000    43.993    core_inst/tx_fifo_axis_tdata_reg[63]_i_65_n_0
    SLICE_X172Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    44.043 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_62/CO[3]
                         net (fo=1, routed)           0.000    44.043    core_inst/tx_fifo_axis_tdata_reg[63]_i_62_n_0
    SLICE_X172Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    44.117 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_61/CO[1]
                         net (fo=35, routed)          0.481    44.598    core_inst/tx_fifo_axis_tdata_reg[63]_i_61_n_2
    SLICE_X171Y424       LUT3 (Prop_lut3_I0_O)        0.120    44.718 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_58/O
                         net (fo=1, routed)           0.000    44.718    core_inst/tx_fifo_axis_tdata_reg[0]_i_58_n_0
    SLICE_X171Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    44.975 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.007    44.982    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_30_n_0
    SLICE_X171Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_146/CO[3]
                         net (fo=1, routed)           0.000    45.031    core_inst/tx_fifo_axis_tdata_reg[63]_i_146_n_0
    SLICE_X171Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.080 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_141/CO[3]
                         net (fo=1, routed)           0.000    45.080    core_inst/tx_fifo_axis_tdata_reg[63]_i_141_n_0
    SLICE_X171Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.000    45.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X171Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.178 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_100/CO[3]
                         net (fo=1, routed)           0.000    45.178    core_inst/tx_fifo_axis_tdata_reg[63]_i_100_n_0
    SLICE_X171Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.227 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_99/CO[3]
                         net (fo=1, routed)           0.000    45.227    core_inst/tx_fifo_axis_tdata_reg[63]_i_99_n_0
    SLICE_X171Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.276 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.276    core_inst/tx_fifo_axis_tdata_reg[63]_i_56_n_0
    SLICE_X171Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    45.325 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.325    core_inst/tx_fifo_axis_tdata_reg[63]_i_20_n_0
    SLICE_X171Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    45.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_19/CO[1]
                         net (fo=35, routed)          0.465    45.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_19_n_2
    SLICE_X170Y425       LUT3 (Prop_lut3_I0_O)        0.118    45.983 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_34/O
                         net (fo=1, routed)           0.000    45.983    core_inst/tx_fifo_axis_tdata_reg[0]_i_34_n_0
    SLICE_X170Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.240 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.240    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_17_n_0
    SLICE_X170Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.289 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_86/CO[3]
                         net (fo=1, routed)           0.000    46.289    core_inst/tx_fifo_axis_tdata_reg[63]_i_86_n_0
    SLICE_X170Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    46.338 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_88/CO[3]
                         net (fo=1, routed)           0.000    46.338    core_inst/tx_fifo_axis_tdata_reg[63]_i_88_n_0
    SLICE_X170Y428       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.442 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_85/O[0]
                         net (fo=5, routed)           0.319    46.761    core_inst/tx_fifo_axis_tdata_reg[63]_i_85_n_7
    SLICE_X172Y429       LUT6 (Prop_lut6_I0_O)        0.120    46.881 f  core_inst/tx_fifo_axis_tdata_reg[0]_i_47/O
                         net (fo=4, routed)           0.484    47.365    core_inst/tx_fifo_axis_tdata_reg[0]_i_47_n_0
    SLICE_X173Y431       LUT6 (Prop_lut6_I1_O)        0.043    47.408 f  core_inst/tx_fifo_axis_tdata[63]_i_163/O
                         net (fo=3, routed)           0.567    47.975    core_inst/tx_fifo_axis_tdata[63]_i_163_n_0
    SLICE_X176Y429       LUT6 (Prop_lut6_I1_O)        0.043    48.018 r  core_inst/tx_fifo_axis_tdata[63]_i_98/O
                         net (fo=2, routed)           0.429    48.447    core_inst/tx_fifo_axis_tdata[63]_i_98_n_0
    SLICE_X176Y428       LUT6 (Prop_lut6_I1_O)        0.043    48.490 r  core_inst/tx_fifo_axis_tdata[63]_i_50/O
                         net (fo=1, routed)           0.424    48.915    core_inst/tx_fifo_axis_tdata[63]_i_50_n_0
    SLICE_X177Y430       LUT6 (Prop_lut6_I5_O)        0.043    48.958 f  core_inst/tx_fifo_axis_tdata[63]_i_15/O
                         net (fo=2, routed)           0.415    49.373    core_inst/tx_fifo_axis_tdata[63]_i_15_n_0
    SLICE_X177Y429       LUT6 (Prop_lut6_I3_O)        0.043    49.416 f  core_inst/tx_fifo_axis_tdata[63]_i_4/O
                         net (fo=27, routed)          0.303    49.718    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_2
    SLICE_X176Y432       LUT6 (Prop_lut6_I1_O)        0.043    49.761 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.282    50.043    core_inst/udp_complete_inst_n_42
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.424    11.260    core_inst/coreclk_out
    SLICE_X176Y434       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[61]/C
                         clock pessimism              1.120    12.380    
                         clock uncertainty           -0.035    12.344    
    SLICE_X176Y434       FDRE (Setup_fdre_C_R)       -0.271    12.073    core_inst/tx_fifo_axis_tdata_reg[61]
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                         -50.044    
  -------------------------------------------------------------------
                         slack                                -37.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_tx_inst/m_axis_tdata_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.773%)  route 0.145ns (59.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.918     2.691    core_inst/eth_axis_tx_inst/coreclk_out
    SLICE_X193Y438       FDRE                                         r  core_inst/eth_axis_tx_inst/m_axis_tdata_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y438       FDRE (Prop_fdre_C_Q)         0.100     2.791 r  core_inst/eth_axis_tx_inst/m_axis_tdata_reg_reg[45]/Q
                         net (fo=1, routed)           0.145     2.936    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_axis[45]
    RAMB36_X12Y87        RAMB36E1                                     r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.215     3.376    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    RAMB36_X12Y87        RAMB36E1                                     r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.645     2.731    
    RAMB36_X12Y87        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     2.886    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.483%)  route 0.135ns (57.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.892     2.665    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X179Y401       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y401       FDRE (Prop_fdre_C_Q)         0.100     2.765 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][7]/Q
                         net (fo=1, routed)           0.135     2.900    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3]_15[7]
    SLICE_X180Y399       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.061     3.223    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X180Y399       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][7]/C
                         clock pessimism             -0.437     2.786    
    SLICE_X180Y399       FDRE (Hold_fdre_C_D)         0.040     2.826    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg_reg[3][51]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.206%)  route 0.137ns (57.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.944     2.717    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X170Y452       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg_reg[3][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y452       FDRE (Prop_fdre_C_Q)         0.100     2.817 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/m_axis_pipe_reg_reg[3][51]/Q
                         net (fo=2, routed)           0.137     2.954    core_inst/eth_axis_rx_inst/s_axis_tready_reg_reg_0[51]
    SLICE_X172Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.133     3.295    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X172Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[43]/C
                         clock pessimism             -0.457     2.838    
    SLICE_X172Y449       FDRE (Hold_fdre_C_D)         0.040     2.878    core_inst/eth_axis_rx_inst/m_eth_src_mac_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.164%)  route 0.149ns (59.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.890     2.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X175Y400       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y400       FDRE (Prop_fdre_C_Q)         0.100     2.763 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[2][8]/Q
                         net (fo=1, routed)           0.149     2.912    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[2]_14[8]
    SLICE_X179Y399       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.061     3.223    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X179Y399       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][8]/C
                         clock pessimism             -0.437     2.786    
    SLICE_X179Y399       FDRE (Hold_fdre_C_D)         0.049     2.835    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.590%)  route 0.233ns (66.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.863     2.636    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X172Y404       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y404       FDRE (Prop_fdre_C_Q)         0.118     2.754 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[1]/Q
                         net (fo=5, routed)           0.233     2.987    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/rd_ptr_reg_reg_rep[1]
    RAMB36_X11Y80        RAMB36E1                                     r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.186     3.347    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    RAMB36_X11Y80        RAMB36E1                                     r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.622     2.725    
    RAMB36_X11Y80        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.908    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_rx_inst/save_axis_tdata_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.458%)  route 0.141ns (58.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.944     2.717    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X171Y450       FDRE                                         r  core_inst/eth_axis_rx_inst/save_axis_tdata_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y450       FDRE (Prop_fdre_C_Q)         0.100     2.817 r  core_inst/eth_axis_rx_inst/save_axis_tdata_reg_reg[53]/Q
                         net (fo=2, routed)           0.141     2.958    core_inst/eth_axis_rx_inst/shift_axis_tdata[5]
    SLICE_X171Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.133     3.295    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X171Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tdata_reg_reg[5]/C
                         clock pessimism             -0.457     2.838    
    SLICE_X171Y449       FDRE (Hold_fdre_C_D)         0.041     2.879    core_inst/eth_axis_rx_inst/temp_m_eth_payload_axis_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 core_inst/eth_axis_rx_inst/read_eth_header_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_axis_rx_inst/read_eth_payload_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.155%)  route 0.132ns (50.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.933     2.706    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X167Y450       FDRE                                         r  core_inst/eth_axis_rx_inst/read_eth_header_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y450       FDRE (Prop_fdre_C_Q)         0.100     2.806 r  core_inst/eth_axis_rx_inst/read_eth_header_reg_reg/Q
                         net (fo=12, routed)          0.132     2.938    core_inst/eth_axis_rx_inst/read_eth_header_reg_0
    SLICE_X169Y449       LUT6 (Prop_lut6_I1_O)        0.028     2.966 r  core_inst/eth_axis_rx_inst/read_eth_payload_reg_i_1/O
                         net (fo=1, routed)           0.000     2.966    core_inst/eth_axis_rx_inst/read_eth_payload_next
    SLICE_X169Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/read_eth_payload_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.120     3.282    core_inst/eth_axis_rx_inst/coreclk_out
    SLICE_X169Y449       FDRE                                         r  core_inst/eth_axis_rx_inst/read_eth_payload_reg_reg/C
                         clock pessimism             -0.457     2.825    
    SLICE_X169Y449       FDRE (Hold_fdre_C_D)         0.061     2.886    core_inst/eth_axis_rx_inst/read_eth_payload_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.158%)  route 0.177ns (63.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/coreclk_out
    SLICE_X175Y456       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y456       FDRE (Prop_fdre_C_Q)         0.100     2.842 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[59]/Q
                         net (fo=1, routed)           0.177     3.018    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_axis[59]
    RAMB36_X11Y90        RAMB36E1                                     r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.285     3.446    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    RAMB36_X11Y90        RAMB36E1                                     r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_3/CLKARDCLK
                         clock pessimism             -0.664     2.782    
    RAMB36_X11Y90        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.937    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_3
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.265%)  route 0.137ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.223ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.892     2.665    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X179Y401       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y401       FDRE (Prop_fdre_C_Q)         0.100     2.765 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3][26]/Q
                         net (fo=1, routed)           0.137     2.901    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[3]_15[26]
    SLICE_X181Y398       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.061     3.223    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X181Y398       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][26]/C
                         clock pessimism             -0.437     2.786    
    SLICE_X181Y398       FDRE (Hold_fdre_C_D)         0.033     2.819    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/m_axis_pipe_reg_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.107ns (44.979%)  route 0.131ns (55.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.341ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.887     2.660    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    SLICE_X174Y439       FDRE                                         r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y439       FDRE (Prop_fdre_C_Q)         0.107     2.767 r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[3]/Q
                         net (fo=1, routed)           0.131     2.898    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/write_mac_reg[3]
    RAMB36_X11Y87        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.180     3.341    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/coreclk_out
    RAMB36_X11Y87        RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                         clock pessimism             -0.644     2.697    
    RAMB36_X11Y87        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.117     2.814    core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y89   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y91   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y90   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y90   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB18_X10Y178  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X13Y88   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y88   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y87   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X13Y87   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB18_X12Y178  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X180Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X180Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X184Y430  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X180Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X180Y429  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :          112  Failing Endpoints,  Worst Slack       -9.564ns,  Total Violation     -876.166ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.564ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.139 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.469    13.139    clk_125mhz_int
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[11]/C
                         clock pessimism              0.000    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X172Y455       FDCE (Setup_fdce_C_CE)      -0.169    12.816    tx_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.564    

Slack (VIOLATED) :        -9.564ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.139 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.469    13.139    clk_125mhz_int
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[20]/C
                         clock pessimism              0.000    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X172Y455       FDCE (Setup_fdce_C_CE)      -0.169    12.816    tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.564    

Slack (VIOLATED) :        -9.564ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.139 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.469    13.139    clk_125mhz_int
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[6]/C
                         clock pessimism              0.000    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X172Y455       FDCE (Setup_fdce_C_CE)      -0.169    12.816    tx_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.564    

Slack (VIOLATED) :        -9.564ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.139 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.469    13.139    clk_125mhz_int
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[7]/C
                         clock pessimism              0.000    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X172Y455       FDCE (Setup_fdce_C_CE)      -0.169    12.816    tx_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.564    

Slack (VIOLATED) :        -9.564ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.139 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.469    13.139    clk_125mhz_int
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[8]/C
                         clock pessimism              0.000    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X172Y455       FDCE (Setup_fdce_C_CE)      -0.169    12.816    tx_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.564    

Slack (VIOLATED) :        -9.564ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 13.139 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.469    13.139    clk_125mhz_int
    SLICE_X172Y455       FDCE                                         r  tx_timer_reg[9]/C
                         clock pessimism              0.000    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X172Y455       FDCE (Setup_fdce_C_CE)      -0.169    12.816    tx_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.564    

Slack (VIOLATED) :        -9.546ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X177Y454       FDCE                                         r  tx_timer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.512    13.182    clk_125mhz_int
    SLICE_X177Y454       FDCE                                         r  tx_timer_reg[22]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.154    13.028    
    SLICE_X177Y454       FDCE (Setup_fdce_C_CE)      -0.194    12.834    tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.546    

Slack (VIOLATED) :        -9.546ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.522ns  (logic 0.388ns (4.075%)  route 9.134ns (95.925%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.648    22.380    core_inst_n_20
    SLICE_X177Y454       FDCE                                         r  tx_timer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.512    13.182    clk_125mhz_int
    SLICE_X177Y454       FDCE                                         r  tx_timer_reg[23]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.154    13.028    
    SLICE_X177Y454       FDCE (Setup_fdce_C_CE)      -0.194    12.834    tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -22.380    
  -------------------------------------------------------------------
                         slack                                 -9.546    

Slack (VIOLATED) :        -9.544ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.545ns  (logic 0.388ns (4.065%)  route 9.157ns (95.935%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.671    22.403    core_inst_n_20
    SLICE_X176Y454       FDCE                                         r  tx_timer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.512    13.182    clk_125mhz_int
    SLICE_X176Y454       FDCE                                         r  tx_timer_reg[10]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.154    13.028    
    SLICE_X176Y454       FDCE (Setup_fdce_C_CE)      -0.169    12.859    tx_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                 -9.544    

Slack (VIOLATED) :        -9.544ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        9.545ns  (logic 0.388ns (4.065%)  route 9.157ns (95.935%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 13.182 - 8.000 ) 
    Source Clock Delay      (SCD):    6.458ns = ( 12.858 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.988    12.858    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X194Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y455       FDSE (Prop_fdse_C_Q)         0.216    13.074 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/Q
                         net (fo=3, routed)           3.413    16.487    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[3]
    SLICE_X189Y456       LUT5 (Prop_lut5_I1_O)        0.043    16.530 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          2.279    18.809    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X188Y466       LUT2 (Prop_lut2_I0_O)        0.043    18.852 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.942    19.793    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    19.836 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5/O
                         net (fo=1, routed)           0.852    20.689    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_5_n_0
    SLICE_X188Y471       LUT6 (Prop_lut6_I5_O)        0.043    20.732 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_1/O
                         net (fo=27, routed)          1.671    22.403    core_inst_n_20
    SLICE_X176Y454       FDCE                                         r  tx_timer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.512    13.182    clk_125mhz_int
    SLICE_X176Y454       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000    13.182    
                         clock uncertainty           -0.154    13.028    
    SLICE_X176Y454       FDCE (Setup_fdce_C_CE)      -0.169    12.859    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -22.403    
  -------------------------------------------------------------------
                         slack                                 -9.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.225ns (9.114%)  route 2.244ns (90.886%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.973     2.746    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y455       FDSE (Prop_fdse_C_Q)         0.118     2.864 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.833     3.697    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y456       LUT5 (Prop_lut5_I0_O)        0.028     3.725 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.410     5.136    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X189Y466       LUT3 (Prop_lut3_I0_O)        0.028     5.164 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8/O
                         net (fo=1, routed)           0.000     5.164    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_8_n_0
    SLICE_X189Y466       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.215 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.215    core_inst_n_31
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.255     3.587    clk_125mhz_int
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[2]/C
                         clock pessimism              0.000     3.587    
                         clock uncertainty            0.154     3.741    
    SLICE_X189Y466       FDCE (Hold_fdce_C_D)         0.071     3.812    tx_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.223ns (9.033%)  route 2.246ns (90.967%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.973     2.746    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y455       FDSE (Prop_fdse_C_Q)         0.118     2.864 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.833     3.697    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y456       LUT5 (Prop_lut5_I0_O)        0.028     3.725 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.412     5.138    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X189Y466       LUT3 (Prop_lut3_I0_O)        0.028     5.166 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000     5.166    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7_n_0
    SLICE_X189Y466       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.215 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.215    core_inst_n_30
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.255     3.587    clk_125mhz_int
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[3]/C
                         clock pessimism              0.000     3.587    
                         clock uncertainty            0.154     3.741    
    SLICE_X189Y466       FDCE (Hold_fdce_C_D)         0.071     3.812    tx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.299ns (12.029%)  route 2.187ns (87.971%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.973     2.746    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y455       FDSE (Prop_fdse_C_Q)         0.118     2.864 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.833     3.697    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y456       LUT5 (Prop_lut5_I0_O)        0.028     3.725 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.353     5.079    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X189Y471       LUT3 (Prop_lut3_I0_O)        0.028     5.107 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2/O
                         net (fo=1, routed)           0.000     5.107    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2_n_0
    SLICE_X189Y471       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     5.191 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1_n_0
    SLICE_X189Y472       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     5.232 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.232    core_inst_n_56
    SLICE_X189Y472       FDCE                                         r  tx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X189Y472       FDCE                                         r  tx_timer_reg[24]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X189Y472       FDCE (Hold_fdce_C_D)         0.071     3.806    tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.232    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.310ns (12.416%)  route 2.187ns (87.584%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.973     2.746    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y455       FDSE (Prop_fdse_C_Q)         0.118     2.864 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.833     3.697    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y456       LUT5 (Prop_lut5_I0_O)        0.028     3.725 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.353     5.079    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X189Y471       LUT3 (Prop_lut3_I0_O)        0.028     5.107 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2/O
                         net (fo=1, routed)           0.000     5.107    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2_n_0
    SLICE_X189Y471       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     5.191 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1_n_0
    SLICE_X189Y472       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     5.243 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.243    core_inst_n_54
    SLICE_X189Y472       FDCE                                         r  tx_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X189Y472       FDCE                                         r  tx_timer_reg[26]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X189Y472       FDCE (Hold_fdce_C_D)         0.071     3.806    tx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.318ns (12.696%)  route 2.187ns (87.304%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.973     2.746    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y455       FDSE (Prop_fdse_C_Q)         0.118     2.864 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.833     3.697    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y456       LUT5 (Prop_lut5_I0_O)        0.028     3.725 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.353     5.079    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X189Y471       LUT3 (Prop_lut3_I0_O)        0.028     5.107 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2/O
                         net (fo=1, routed)           0.000     5.107    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[20]_i_2_n_0
    SLICE_X189Y471       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     5.191 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1_n_0
    SLICE_X189Y472       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     5.251 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.251    core_inst_n_55
    SLICE_X189Y472       FDCE                                         r  tx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X189Y472       FDCE                                         r  tx_timer_reg[25]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X189Y472       FDCE (Hold_fdce_C_D)         0.071     3.806    tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.251    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.456ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.223ns (8.814%)  route 2.307ns (91.186%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.958     2.731    <hidden>
    SLICE_X176Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y473       FDRE (Prop_fdre_C_Q)         0.118     2.849 r  <hidden>
                         net (fo=22, routed)          0.868     3.717    sfp_1_rxc_int[3]
    SLICE_X174Y473       LUT5 (Prop_lut5_I1_O)        0.028     3.745 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          1.439     5.184    rx_active_now
    SLICE_X175Y479       LUT3 (Prop_lut3_I0_O)        0.028     5.212 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000     5.212    rx_timer[0]_i_7_n_0
    SLICE_X175Y479       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.261 r  rx_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.261    rx_timer_reg[0]_i_2_n_4
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.247     3.579    clk_125mhz_int
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[3]/C
                         clock pessimism              0.000     3.579    
                         clock uncertainty            0.154     3.733    
    SLICE_X175Y479       FDCE (Hold_fdce_C_D)         0.071     3.804    rx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           5.261    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.225ns (8.886%)  route 2.307ns (91.114%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.958     2.731    <hidden>
    SLICE_X176Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y473       FDRE (Prop_fdre_C_Q)         0.118     2.849 r  <hidden>
                         net (fo=22, routed)          0.868     3.717    sfp_1_rxc_int[3]
    SLICE_X174Y473       LUT5 (Prop_lut5_I1_O)        0.028     3.745 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          1.439     5.184    rx_active_now
    SLICE_X175Y479       LUT3 (Prop_lut3_I0_O)        0.028     5.212 r  rx_timer[0]_i_8/O
                         net (fo=1, routed)           0.000     5.212    rx_timer[0]_i_8_n_0
    SLICE_X175Y479       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.263 r  rx_timer_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.263    rx_timer_reg[0]_i_2_n_5
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.247     3.579    clk_125mhz_int
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[2]/C
                         clock pessimism              0.000     3.579    
                         clock uncertainty            0.154     3.733    
    SLICE_X175Y479       FDCE (Hold_fdce_C_D)         0.071     3.804    rx_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           5.263    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.223ns (8.795%)  route 2.313ns (91.205%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.958     2.731    <hidden>
    SLICE_X176Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y473       FDRE (Prop_fdre_C_Q)         0.118     2.849 r  <hidden>
                         net (fo=22, routed)          0.868     3.717    sfp_1_rxc_int[3]
    SLICE_X174Y473       LUT5 (Prop_lut5_I1_O)        0.028     3.745 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          1.444     5.189    rx_active_now
    SLICE_X175Y479       LUT3 (Prop_lut3_I0_O)        0.028     5.217 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000     5.217    rx_timer[0]_i_9_n_0
    SLICE_X175Y479       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.266 r  rx_timer_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.266    rx_timer_reg[0]_i_2_n_6
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.247     3.579    clk_125mhz_int
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[1]/C
                         clock pessimism              0.000     3.579    
                         clock uncertainty            0.154     3.733    
    SLICE_X175Y479       FDCE (Hold_fdce_C_D)         0.071     3.804    rx_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           5.266    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.223ns (8.808%)  route 2.309ns (91.192%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.973     2.746    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X190Y455       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y455       FDSE (Prop_fdse_C_Q)         0.118     2.864 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=3, routed)           0.833     3.697    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y456       LUT5 (Prop_lut5_I0_O)        0.028     3.725 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=30, routed)          1.475     5.201    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0
    SLICE_X189Y466       LUT3 (Prop_lut3_I0_O)        0.028     5.229 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000     5.229    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_9_n_0
    SLICE_X189Y466       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.278 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.278    core_inst_n_32
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.255     3.587    clk_125mhz_int
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[1]/C
                         clock pessimism              0.000     3.587    
                         clock uncertainty            0.154     3.741    
    SLICE_X189Y466       FDCE (Hold_fdce_C_D)         0.071     3.812    tx_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           5.278    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.229ns (9.015%)  route 2.311ns (90.985%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.958     2.731    <hidden>
    SLICE_X176Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y473       FDRE (Prop_fdre_C_Q)         0.118     2.849 r  <hidden>
                         net (fo=22, routed)          0.868     3.717    sfp_1_rxc_int[3]
    SLICE_X174Y473       LUT5 (Prop_lut5_I1_O)        0.028     3.745 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          1.443     5.188    rx_active_now
    SLICE_X175Y479       LUT3 (Prop_lut3_I0_O)        0.028     5.216 r  rx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000     5.216    rx_timer[0]_i_10_n_0
    SLICE_X175Y479       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     5.271 r  rx_timer_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.271    rx_timer_reg[0]_i_2_n_7
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.247     3.579    clk_125mhz_int
    SLICE_X175Y479       FDCE                                         r  rx_timer_reg[0]/C
                         clock pessimism              0.000     3.579    
                         clock uncertainty            0.154     3.733    
    SLICE_X175Y479       FDCE (Hold_fdce_C_D)         0.071     3.804    rx_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           5.271    
  -------------------------------------------------------------------
                         slack                                  1.467    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.476ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.535ns  (logic 0.198ns (37.030%)  route 0.337ns (62.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y487                                    0.000     0.000 r  <hidden>
    SLICE_X198Y487       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.337     0.535    <hidden>
    SLICE_X199Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X199Y487       FDRE (Setup_fdre_C_D)       -0.089     3.011    <hidden>
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.367ns  (logic 0.198ns (54.024%)  route 0.169ns (45.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y481                                    0.000     0.000 r  <hidden>
    SLICE_X195Y481       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.169     0.367    <hidden>
    SLICE_X196Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X196Y481       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.631ns  (logic 0.216ns (34.224%)  route 0.415ns (65.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y474                                    0.000     0.000 r  <hidden>
    SLICE_X182Y474       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.415     0.631    <hidden>
    SLICE_X183Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y473       FDRE (Setup_fdre_C_D)       -0.001     6.399    <hidden>
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.079%)  route 0.336ns (56.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y471                                    0.000     0.000 r  <hidden>
    SLICE_X188Y471       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.336     0.590    <hidden>
    SLICE_X187Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X187Y472       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.559ns  (logic 0.216ns (38.625%)  route 0.343ns (61.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y472                                    0.000     0.000 r  <hidden>
    SLICE_X185Y472       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.343     0.559    <hidden>
    SLICE_X182Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X182Y473       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.478ns  (logic 0.198ns (41.457%)  route 0.280ns (58.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474                                    0.000     0.000 r  <hidden>
    SLICE_X185Y474       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.280     0.478    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y475       FDRE (Setup_fdre_C_D)       -0.086     6.314    <hidden>
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.447ns  (logic 0.198ns (44.300%)  route 0.249ns (55.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474                                    0.000     0.000 r  <hidden>
    SLICE_X185Y474       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.249     0.447    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y475       FDRE (Setup_fdre_C_D)       -0.089     6.311    <hidden>
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.466ns  (logic 0.216ns (46.339%)  route 0.250ns (53.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474                                    0.000     0.000 r  <hidden>
    SLICE_X185Y474       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.250     0.466    <hidden>
    SLICE_X183Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y472       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.463ns  (logic 0.216ns (46.624%)  route 0.247ns (53.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y471                                    0.000     0.000 r  <hidden>
    SLICE_X187Y471       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.247     0.463    <hidden>
    SLICE_X187Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X187Y472       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.464ns  (logic 0.216ns (46.539%)  route 0.248ns (53.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474                                    0.000     0.000 r  <hidden>
    SLICE_X185Y474       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.248     0.464    <hidden>
    SLICE_X184Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X184Y473       FDRE (Setup_fdre_C_D)        0.023     6.423    <hidden>
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  5.959    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.701ns  (logic 0.216ns (30.795%)  route 0.485ns (69.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y452                                    0.000     0.000 r  <hidden>
    SLICE_X202Y452       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.485     0.701    <hidden>
    SLICE_X204Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X204Y455       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.620ns  (logic 0.216ns (34.847%)  route 0.404ns (65.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y435                                    0.000     0.000 r  <hidden>
    SLICE_X211Y435       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.404     0.620    <hidden>
    SLICE_X212Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X212Y437       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.575ns  (logic 0.254ns (44.204%)  route 0.321ns (55.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y478                                    0.000     0.000 r  <hidden>
    SLICE_X196Y478       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.321     0.575    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X195Y479       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.560ns  (logic 0.216ns (38.569%)  route 0.344ns (61.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y490                                    0.000     0.000 r  <hidden>
    SLICE_X215Y490       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.344     0.560    <hidden>
    SLICE_X217Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X217Y491       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.556ns  (logic 0.216ns (38.825%)  route 0.340ns (61.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y452                                    0.000     0.000 r  <hidden>
    SLICE_X203Y452       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.340     0.556    <hidden>
    SLICE_X203Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X203Y455       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.571ns  (logic 0.216ns (37.845%)  route 0.355ns (62.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y452                                    0.000     0.000 r  <hidden>
    SLICE_X203Y452       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.355     0.571    <hidden>
    SLICE_X204Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X204Y452       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.567ns  (logic 0.216ns (38.086%)  route 0.351ns (61.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y435                                    0.000     0.000 r  <hidden>
    SLICE_X211Y435       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.351     0.567    <hidden>
    SLICE_X212Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X212Y435       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.524ns  (logic 0.254ns (48.463%)  route 0.270ns (51.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y490                                    0.000     0.000 r  <hidden>
    SLICE_X216Y490       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.270     0.524    <hidden>
    SLICE_X219Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X219Y489       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.812%)  route 0.266ns (51.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y490                                    0.000     0.000 r  <hidden>
    SLICE_X216Y490       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.266     0.520    <hidden>
    SLICE_X217Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X217Y491       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.518ns  (logic 0.254ns (49.044%)  route 0.264ns (50.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y490                                    0.000     0.000 r  <hidden>
    SLICE_X216Y490       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.264     0.518    <hidden>
    SLICE_X219Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X219Y490       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  5.871    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.559ns  (logic 0.216ns (38.659%)  route 0.343ns (61.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y479                                    0.000     0.000 r  <hidden>
    SLICE_X203Y479       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.343     0.559    <hidden>
    SLICE_X203Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y480       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.362ns  (logic 0.198ns (54.771%)  route 0.164ns (45.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y485                                    0.000     0.000 r  <hidden>
    SLICE_X211Y485       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.164     0.362    <hidden>
    SLICE_X213Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y485       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  2.651    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.445ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.567ns  (logic 0.198ns (34.932%)  route 0.369ns (65.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y462                                    0.000     0.000 r  <hidden>
    SLICE_X202Y462       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.369     0.567    <hidden>
    SLICE_X202Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X202Y465       FDRE (Setup_fdre_C_D)       -0.088     3.012    <hidden>
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.396ns  (logic 0.216ns (54.512%)  route 0.180ns (45.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y470                                    0.000     0.000 r  <hidden>
    SLICE_X201Y470       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.180     0.396    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X202Y470       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  2.693    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.252ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.761ns  (logic 0.198ns (26.012%)  route 0.563ns (73.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y438                                    0.000     0.000 r  <hidden>
    SLICE_X213Y438       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.563     0.761    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y451       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.502ns  (logic 0.216ns (43.053%)  route 0.286ns (56.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y456                                    0.000     0.000 r  <hidden>
    SLICE_X209Y456       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.286     0.502    <hidden>
    SLICE_X210Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X210Y456       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.619    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.554ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.459ns  (logic 0.198ns (43.168%)  route 0.261ns (56.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474                                    0.000     0.000 r  <hidden>
    SLICE_X183Y474       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.261     0.459    <hidden>
    SLICE_X187Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X187Y473       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.453ns  (logic 0.198ns (43.706%)  route 0.255ns (56.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474                                    0.000     0.000 r  <hidden>
    SLICE_X183Y474       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.255     0.453    <hidden>
    SLICE_X187Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X187Y473       FDRE (Setup_fdre_C_D)       -0.089     3.011    <hidden>
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.495ns  (logic 0.216ns (43.618%)  route 0.279ns (56.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474                                    0.000     0.000 r  <hidden>
    SLICE_X183Y474       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.279     0.495    <hidden>
    SLICE_X185Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y473       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.474ns  (logic 0.216ns (45.551%)  route 0.258ns (54.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y475                                    0.000     0.000 r  <hidden>
    SLICE_X181Y475       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.258     0.474    <hidden>
    SLICE_X185Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y475       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.375ns  (logic 0.198ns (52.829%)  route 0.177ns (47.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474                                    0.000     0.000 r  <hidden>
    SLICE_X183Y474       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.177     0.375    <hidden>
    SLICE_X184Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X184Y474       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  2.670    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.542ns  (logic 0.232ns (42.810%)  route 0.310ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y477                                    0.000     0.000 r  <hidden>
    SLICE_X196Y477       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.310     0.542    <hidden>
    SLICE_X195Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X195Y477       FDRE (Setup_fdre_C_D)       -0.093     3.007    <hidden>
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.645ns  (logic 0.216ns (33.510%)  route 0.429ns (66.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y453                                    0.000     0.000 r  <hidden>
    SLICE_X205Y453       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.429     0.645    <hidden>
    SLICE_X204Y453       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X204Y453       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.502ns  (logic 0.232ns (46.245%)  route 0.270ns (53.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y477                                    0.000     0.000 r  <hidden>
    SLICE_X196Y477       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.270     0.502    <hidden>
    SLICE_X194Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X194Y477       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.490ns  (logic 0.232ns (47.307%)  route 0.258ns (52.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436                                    0.000     0.000 r  <hidden>
    SLICE_X212Y436       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.258     0.490    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X209Y436       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.475ns  (logic 0.232ns (48.862%)  route 0.243ns (51.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436                                    0.000     0.000 r  <hidden>
    SLICE_X212Y436       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.243     0.475    <hidden>
    SLICE_X211Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y436       FDRE (Setup_fdre_C_D)       -0.093     3.007    <hidden>
  -------------------------------------------------------------------
                         required time                          3.007    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.585ns  (logic 0.254ns (43.392%)  route 0.331ns (56.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436                                    0.000     0.000 r  <hidden>
    SLICE_X212Y436       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.331     0.585    <hidden>
    SLICE_X210Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X210Y435       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.497ns  (logic 0.232ns (46.724%)  route 0.265ns (53.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436                                    0.000     0.000 r  <hidden>
    SLICE_X212Y436       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.265     0.497    <hidden>
    SLICE_X210Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X210Y435       FDRE (Setup_fdre_C_D)       -0.053     3.047    <hidden>
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.524ns  (logic 0.254ns (48.452%)  route 0.270ns (51.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y454                                    0.000     0.000 r  <hidden>
    SLICE_X204Y454       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.270     0.524    <hidden>
    SLICE_X203Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y454       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.440ns  (logic 0.198ns (44.986%)  route 0.242ns (55.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490                                    0.000     0.000 r  <hidden>
    SLICE_X218Y490       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.242     0.440    <hidden>
    SLICE_X217Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X217Y490       FDRE (Setup_fdre_C_D)       -0.086     3.014    <hidden>
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.516ns  (logic 0.216ns (41.842%)  route 0.300ns (58.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490                                    0.000     0.000 r  <hidden>
    SLICE_X218Y490       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.300     0.516    <hidden>
    SLICE_X218Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X218Y491       FDRE (Setup_fdre_C_D)       -0.004     3.096    <hidden>
  -------------------------------------------------------------------
                         required time                          3.096    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  2.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :           83  Failing Endpoints,  Worst Slack       -5.165ns,  Total Violation     -357.098ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.165ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.520ns  (logic 0.254ns (4.601%)  route 5.266ns (95.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.266    17.546    sfp_reset_in
    SLICE_X121Y322       FDCE                                         f  blink_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X121Y322       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.000    12.741    
                         clock uncertainty           -0.154    12.587    
    SLICE_X121Y322       FDCE (Recov_fdce_C_CLR)     -0.206    12.381    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -17.546    
  -------------------------------------------------------------------
                         slack                                 -5.165    

Slack (VIOLATED) :        -4.441ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[23]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.152ns  (logic 0.254ns (4.931%)  route 4.898ns (95.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.898    17.177    sfp_reset_in
    SLICE_X154Y455       FDCE                                         f  rx_timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X154Y455       FDCE                                         r  rx_timer_reg[23]/C
                         clock pessimism              0.000    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X154Y455       FDCE (Recov_fdce_C_CLR)     -0.179    12.736    rx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -17.177    
  -------------------------------------------------------------------
                         slack                                 -4.441    

Slack (VIOLATED) :        -4.429ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_active_prev_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.277ns  (logic 0.254ns (4.813%)  route 5.023ns (95.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 13.173 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.023    17.303    sfp_reset_in
    SLICE_X174Y482       FDCE                                         f  rx_active_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.503    13.173    clk_125mhz_int
    SLICE_X174Y482       FDCE                                         r  rx_active_prev_reg/C
                         clock pessimism              0.000    13.173    
                         clock uncertainty           -0.154    13.019    
    SLICE_X174Y482       FDCE (Recov_fdce_C_CLR)     -0.145    12.874    rx_active_prev_reg
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                 -4.429    

Slack (VIOLATED) :        -4.422ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.132ns  (logic 0.254ns (4.950%)  route 4.878ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 13.069 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.878    17.158    sfp_reset_in
    SLICE_X156Y455       FDCE                                         f  rx_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.399    13.069    clk_125mhz_int
    SLICE_X156Y455       FDCE                                         r  rx_timer_reg[5]/C
                         clock pessimism              0.000    13.069    
                         clock uncertainty           -0.154    12.915    
    SLICE_X156Y455       FDCE (Recov_fdce_C_CLR)     -0.179    12.736    rx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                 -4.422    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.211ns  (logic 0.254ns (4.875%)  route 4.957ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 13.178 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.957    17.236    sfp_reset_in
    SLICE_X189Y466       FDCE                                         f  tx_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.508    13.178    clk_125mhz_int
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[0]/C
                         clock pessimism              0.000    13.178    
                         clock uncertainty           -0.154    13.024    
    SLICE_X189Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.818    tx_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.418    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.211ns  (logic 0.254ns (4.875%)  route 4.957ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 13.178 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.957    17.236    sfp_reset_in
    SLICE_X189Y466       FDCE                                         f  tx_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.508    13.178    clk_125mhz_int
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[1]/C
                         clock pessimism              0.000    13.178    
                         clock uncertainty           -0.154    13.024    
    SLICE_X189Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.818    tx_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.418    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.211ns  (logic 0.254ns (4.875%)  route 4.957ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 13.178 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.957    17.236    sfp_reset_in
    SLICE_X189Y466       FDCE                                         f  tx_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.508    13.178    clk_125mhz_int
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[2]/C
                         clock pessimism              0.000    13.178    
                         clock uncertainty           -0.154    13.024    
    SLICE_X189Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.818    tx_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.418    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.211ns  (logic 0.254ns (4.875%)  route 4.957ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 13.178 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.957    17.236    sfp_reset_in
    SLICE_X189Y466       FDCE                                         f  tx_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.508    13.178    clk_125mhz_int
    SLICE_X189Y466       FDCE                                         r  tx_timer_reg[3]/C
                         clock pessimism              0.000    13.178    
                         clock uncertainty           -0.154    13.024    
    SLICE_X189Y466       FDCE (Recov_fdce_C_CLR)     -0.206    12.818    tx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                 -4.418    

Slack (VIOLATED) :        -4.407ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.118ns  (logic 0.254ns (4.963%)  route 4.864ns (95.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.864    17.144    sfp_reset_in
    SLICE_X158Y452       FDCE                                         f  rx_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X158Y452       FDCE                                         r  rx_timer_reg[4]/C
                         clock pessimism              0.000    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X158Y452       FDCE (Recov_fdce_C_CLR)     -0.179    12.737    rx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                 -4.407    

Slack (VIOLATED) :        -4.393ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_5hz_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        4.779ns  (logic 0.254ns (5.315%)  route 4.525ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 12.026 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156    12.026    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.280 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.525    16.805    sfp_reset_in
    SLICE_X106Y305       FDCE                                         f  blink_5hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X106Y305       FDCE                                         r  blink_5hz_reg/C
                         clock pessimism              0.000    12.745    
                         clock uncertainty           -0.154    12.591    
    SLICE_X106Y305       FDCE (Recov_fdce_C_CLR)     -0.179    12.412    blink_5hz_reg
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -16.805    
  -------------------------------------------------------------------
                         slack                                 -4.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.118ns (4.635%)  route 2.428ns (95.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.428     4.875    sfp_reset_in
    SLICE_X120Y412       FDCE                                         f  blink_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.035     3.367    clk_125mhz_int
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[16]/C
                         clock pessimism              0.000     3.367    
                         clock uncertainty            0.154     3.521    
    SLICE_X120Y412       FDCE (Remov_fdce_C_CLR)     -0.050     3.471    blink_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.118ns (4.635%)  route 2.428ns (95.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.428     4.875    sfp_reset_in
    SLICE_X120Y412       FDCE                                         f  blink_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.035     3.367    clk_125mhz_int
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[17]/C
                         clock pessimism              0.000     3.367    
                         clock uncertainty            0.154     3.521    
    SLICE_X120Y412       FDCE (Remov_fdce_C_CLR)     -0.050     3.471    blink_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.118ns (4.635%)  route 2.428ns (95.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.428     4.875    sfp_reset_in
    SLICE_X120Y412       FDCE                                         f  blink_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.035     3.367    clk_125mhz_int
    SLICE_X120Y412       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.000     3.367    
                         clock uncertainty            0.154     3.521    
    SLICE_X120Y412       FDCE (Remov_fdce_C_CLR)     -0.050     3.471    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.471    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[14]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.118ns (4.545%)  route 2.478ns (95.455%))
  Logic Levels:           0  
  Clock Path Skew:        1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.478     4.925    sfp_reset_in
    SLICE_X152Y449       FDCE                                         f  rx_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.085     3.417    clk_125mhz_int
    SLICE_X152Y449       FDCE                                         r  rx_timer_reg[14]/C
                         clock pessimism              0.000     3.417    
                         clock uncertainty            0.154     3.571    
    SLICE_X152Y449       FDCE (Remov_fdce_C_CLR)     -0.050     3.521    rx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[15]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.118ns (4.545%)  route 2.478ns (95.455%))
  Logic Levels:           0  
  Clock Path Skew:        1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.478     4.925    sfp_reset_in
    SLICE_X152Y449       FDCE                                         f  rx_timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.085     3.417    clk_125mhz_int
    SLICE_X152Y449       FDCE                                         r  rx_timer_reg[15]/C
                         clock pessimism              0.000     3.417    
                         clock uncertainty            0.154     3.571    
    SLICE_X152Y449       FDCE (Remov_fdce_C_CLR)     -0.050     3.521    rx_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[4]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.118ns (4.367%)  route 2.584ns (95.633%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.584     5.031    sfp_reset_in
    SLICE_X158Y452       FDCE                                         f  rx_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.187     3.519    clk_125mhz_int
    SLICE_X158Y452       FDCE                                         r  rx_timer_reg[4]/C
                         clock pessimism              0.000     3.519    
                         clock uncertainty            0.154     3.673    
    SLICE_X158Y452       FDCE (Remov_fdce_C_CLR)     -0.050     3.623    rx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.623    
                         arrival time                           5.031    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.118ns (4.639%)  route 2.426ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        1.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.426     4.873    sfp_reset_in
    SLICE_X120Y420       FDCE                                         f  blink_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.028     3.360    clk_125mhz_int
    SLICE_X120Y420       FDCE                                         r  blink_cnt_reg[18]/C
                         clock pessimism              0.000     3.360    
                         clock uncertainty            0.154     3.514    
    SLICE_X120Y420       FDCE (Remov_fdce_C_CLR)     -0.050     3.464    blink_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           4.873    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.118ns (4.538%)  route 2.482ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.482     4.929    sfp_reset_in
    SLICE_X148Y440       FDCE                                         f  rx_timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.082     3.414    clk_125mhz_int
    SLICE_X148Y440       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000     3.414    
                         clock uncertainty            0.154     3.568    
    SLICE_X148Y440       FDCE (Remov_fdce_C_CLR)     -0.050     3.518    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           4.929    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.118ns (4.591%)  route 2.452ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.452     4.899    sfp_reset_in
    SLICE_X120Y418       FDCE                                         f  blink_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    clk_125mhz_int
    SLICE_X120Y418       FDCE                                         r  blink_cnt_reg[10]/C
                         clock pessimism              0.000     3.362    
                         clock uncertainty            0.154     3.516    
    SLICE_X120Y418       FDCE (Remov_fdce_C_CLR)     -0.050     3.466    blink_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.118ns (4.591%)  route 2.452ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.556     2.329    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.447 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.452     4.899    sfp_reset_in
    SLICE_X120Y418       FDCE                                         f  blink_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    clk_125mhz_int
    SLICE_X120Y418       FDCE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.000     3.362    
                         clock uncertainty            0.154     3.516    
    SLICE_X120Y418       FDCE (Remov_fdce_C_CLR)     -0.050     3.466    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  1.432    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.254ns (37.018%)  route 0.432ns (62.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 6.966 - 3.103 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.936     4.494    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X180Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y497       FDRE (Prop_fdre_C_Q)         0.254     4.748 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.432     5.180    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X179Y497       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     6.966    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X179Y497       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.608     7.574    
                         clock uncertainty           -0.035     7.539    
    SLICE_X179Y497       FDCE (Recov_fdce_C_CLR)     -0.206     7.333    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  2.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.689%)  route 0.222ns (65.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X180Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y497       FDRE (Prop_fdre_C_Q)         0.118     2.618 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.222     2.840    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X179Y497       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.261     2.890    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X179Y497       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.376     2.514    
    SLICE_X179Y497       FDCE (Remov_fdce_C_CLR)     -0.069     2.445    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.254ns (8.872%)  route 2.609ns (91.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 11.304 - 6.400 ) 
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    sync_reset_156mhz_inst/coreclk_out
    SLICE_X192Y479       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y479       FDPE (Prop_fdpe_C_Q)         0.254     6.697 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=849, routed)         2.609     9.306    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y456       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.468    11.304    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y456       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              1.407    12.711    
                         clock uncertainty           -0.035    12.675    
    SLICE_X171Y456       FDPE (Recov_fdpe_C_PRE)     -0.171    12.504    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  3.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.118ns (7.638%)  route 1.427ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.991     2.764    sync_reset_156mhz_inst/coreclk_out
    SLICE_X192Y479       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y479       FDPE (Prop_fdpe_C_Q)         0.118     2.882 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=849, routed)         1.427     4.309    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y456       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.232     3.394    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y456       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.642     2.752    
    SLICE_X171Y456       FDPE (Remov_fdpe_C_PRE)     -0.072     2.680    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  1.629    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.588ns  (logic 2.180ns (28.725%)  route 5.409ns (71.275%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.271     5.281    clk_125mhz_int
    SLICE_X106Y305       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y305       FDCE (Prop_fdce_C_Q)         0.232     5.513 r  blink_5hz_reg/Q
                         net (fo=3, routed)           3.774     9.287    blink_5hz
    SLICE_X174Y480       LUT3 (Prop_lut3_I1_O)        0.122     9.409 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.634    11.044    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    12.870 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.870    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 2.301ns (30.801%)  route 5.171ns (69.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.271     5.281    clk_125mhz_int
    SLICE_X106Y305       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y305       FDCE (Prop_fdce_C_Q)         0.232     5.513 r  blink_5hz_reg/Q
                         net (fo=3, routed)           3.774     9.287    blink_5hz
    SLICE_X174Y480       LUT3 (Prop_lut3_I0_O)        0.127     9.414 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.396    10.811    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    12.753 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.753    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.930ns  (logic 2.122ns (30.625%)  route 4.808ns (69.375%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.212     5.222    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.476 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         4.808    10.284    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.868    12.152 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000    12.152    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.767ns  (logic 1.974ns (52.402%)  route 1.793ns (47.598%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.673     5.683    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X55Y98         FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDSE (Prop_fdse_C_Q)         0.216     5.899 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.793     7.692    i2c_scl_IOBUF_inst/I
    AK24                 OBUFT (Prop_obuft_I_O)       1.758     9.451 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.451    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.943ns  (logic 2.238ns (56.765%)  route 1.705ns (43.235%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.212     5.222    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.254     5.476 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         1.705     7.181    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.984     9.165 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     9.165    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.143ns  (logic 2.009ns (63.935%)  route 1.133ns (36.065%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.519     5.529    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y101        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDSE (Prop_fdse_C_Q)         0.254     5.783 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           1.133     6.917    i2c_sda_IOBUF_inst/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.755     8.672 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.672    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.143ns  (logic 0.460ns (40.257%)  route 0.683ns (59.743%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y101        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDSE (Prop_fdse_C_Q)         0.118     2.951 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           0.683     3.634    i2c_sda_IOBUF_inst/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.976 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.976    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 0.442ns (27.690%)  route 1.154ns (72.310%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.768     2.888    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X55Y98         FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDSE (Prop_fdse_C_Q)         0.100     2.988 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.154     4.142    i2c_scl_IOBUF_inst/T
    AK24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.484 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.484    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.421ns (67.196%)  route 0.694ns (32.804%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.587     2.707    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.825 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.694     3.519    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.303     4.822 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     4.822    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.292ns (58.093%)  route 0.932ns (41.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.962     3.082    clk_125mhz_int
    SLICE_X174Y481       FDCE                                         r  rx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y481       FDCE (Prop_fdce_C_Q)         0.118     3.200 f  rx_blink_enable_reg/Q
                         net (fo=6, routed)           0.169     3.369    rx_blink_enable
    SLICE_X174Y480       LUT3 (Prop_lut3_I0_O)        0.028     3.397 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.763     4.160    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.307 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.307    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.365ns (54.666%)  route 1.132ns (45.334%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.964     3.084    clk_125mhz_int
    SLICE_X188Y470       FDCE                                         r  tx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y470       FDCE (Prop_fdce_C_Q)         0.118     3.202 f  tx_blink_enable_reg/Q
                         net (fo=6, routed)           0.514     3.716    tx_blink_enable
    SLICE_X174Y480       LUT3 (Prop_lut3_I1_O)        0.030     3.746 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.617     4.364    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     5.580 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.580    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.897ns  (logic 1.288ns (33.038%)  route 2.610ns (66.962%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.587     2.707    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.825 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.610     5.435    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.170     6.605 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.605    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 2.166ns (27.377%)  route 5.745ns (72.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.987     6.457    <hidden>
    SLICE_X202Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y461       FDRE (Prop_fdre_C_Q)         0.216     6.673 r  <hidden>
                         net (fo=1, routed)           5.745    12.418    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.950    14.368 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.368    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 2.177ns (27.895%)  route 5.628ns (72.105%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.989     6.459    <hidden>
    SLICE_X208Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y485       FDRE (Prop_fdre_C_Q)         0.254     6.713 r  <hidden>
                         net (fo=1, routed)           5.628    12.341    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.923    14.265 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.265    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.245ns  (logic 2.156ns (29.753%)  route 5.090ns (70.247%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.727     6.197    core_inst/coreclk_out
    SLICE_X171Y415       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y415       FDRE (Prop_fdre_C_Q)         0.216     6.413 r  core_inst/rx_loopb_reg/Q
                         net (fo=180, routed)         5.090    11.503    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.940    13.442 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.442    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 2.157ns (30.525%)  route 4.909ns (69.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.717     6.187    core_inst/coreclk_out
    SLICE_X167Y411       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y411       FDRE (Prop_fdre_C_Q)         0.216     6.403 r  core_inst/rx_trigger_reg/Q
                         net (fo=11, routed)          4.909    11.311    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.941    13.252 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.252    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.796ns  (logic 2.178ns (32.045%)  route 4.618ns (67.955%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.837     6.307    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y438       FDRE (Prop_fdre_C_Q)         0.216     6.523 r  <hidden>
                         net (fo=1, routed)           4.618    11.141    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.962    13.103 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.103    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.466ns  (logic 2.123ns (47.528%)  route 2.344ns (52.472%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.975     6.445    <hidden>
    SLICE_X192Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y481       FDRE (Prop_fdre_C_Q)         0.254     6.699 r  <hidden>
                         net (fo=2, routed)           0.709     7.408    sfp_1_status_vector[256]
    SLICE_X174Y480       LUT3 (Prop_lut3_I2_O)        0.043     7.451 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.634     9.085    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.911 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.911    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 2.248ns (51.641%)  route 2.106ns (48.359%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.975     6.445    <hidden>
    SLICE_X192Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y481       FDRE (Prop_fdre_C_Q)         0.254     6.699 r  <hidden>
                         net (fo=2, routed)           0.709     7.408    sfp_1_status_vector[256]
    SLICE_X174Y480       LUT3 (Prop_lut3_I2_O)        0.052     7.460 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.396     8.856    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.942    10.799 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.799    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.365ns (57.213%)  route 1.021ns (42.787%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.993     2.766    <hidden>
    SLICE_X192Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y481       FDRE (Prop_fdre_C_Q)         0.118     2.884 r  <hidden>
                         net (fo=2, routed)           0.403     3.287    sfp_1_status_vector[256]
    SLICE_X174Y480       LUT3 (Prop_lut3_I2_O)        0.030     3.317 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.617     3.934    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.217     5.151 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.151    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.292ns (52.553%)  route 1.167ns (47.447%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.993     2.766    <hidden>
    SLICE_X192Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y481       FDRE (Prop_fdre_C_Q)         0.118     2.884 r  <hidden>
                         net (fo=2, routed)           0.403     3.287    sfp_1_status_vector[256]
    SLICE_X174Y480       LUT3 (Prop_lut3_I2_O)        0.028     3.315 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.763     4.078    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.225 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.225    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.773ns  (logic 1.381ns (36.597%)  route 2.392ns (63.403%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.928     2.701    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y438       FDRE (Prop_fdre_C_Q)         0.100     2.801 r  <hidden>
                         net (fo=1, routed)           2.392     5.193    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.281     6.474 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.474    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.024ns  (logic 1.360ns (33.800%)  route 2.664ns (66.200%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.850     2.623    core_inst/coreclk_out
    SLICE_X167Y411       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y411       FDRE (Prop_fdre_C_Q)         0.100     2.723 r  core_inst/rx_trigger_reg/Q
                         net (fo=11, routed)          2.664     5.386    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.260     6.646 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.646    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.034ns  (logic 1.359ns (33.692%)  route 2.675ns (66.308%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.859     2.632    core_inst/coreclk_out
    SLICE_X171Y415       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y415       FDRE (Prop_fdre_C_Q)         0.100     2.732 r  core_inst/rx_loopb_reg/Q
                         net (fo=180, routed)         2.675     5.406    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.259     6.666 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.666    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.332ns  (logic 1.361ns (31.412%)  route 2.971ns (68.588%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.004     2.777    <hidden>
    SLICE_X208Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y485       FDRE (Prop_fdre_C_Q)         0.118     2.895 r  <hidden>
                         net (fo=1, routed)           2.971     5.866    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.243     7.109 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.109    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.363ns  (logic 1.369ns (31.376%)  route 2.994ns (68.624%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.002     2.775    <hidden>
    SLICE_X202Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y461       FDRE (Prop_fdre_C_Q)         0.100     2.875 r  <hidden>
                         net (fo=1, routed)           2.994     5.869    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.269     7.138 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.138    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.276ns  (logic 0.521ns (40.839%)  route 0.755ns (59.161%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.521     0.521 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.755     1.276    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X56Y102        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.391     5.061    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y102        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.259ns  (logic 0.518ns (41.162%)  route 0.741ns (58.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.518     0.518 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.741     1.259    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y99         FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.541     5.211    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y99         FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.061ns (12.479%)  route 0.425ns (87.521%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.061     0.061 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.425     0.486    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X56Y102        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.956     3.288    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y102        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.058ns (11.811%)  route 0.431ns (88.189%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.058     0.058 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.431     0.489    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y99         FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y99         FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 0.043ns (2.353%)  route 1.785ns (97.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.269     1.828    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 0.043ns (2.353%)  route 1.785ns (97.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.269     1.828    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 0.043ns (2.353%)  route 1.785ns (97.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.269     1.828    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 0.043ns (2.353%)  route 1.785ns (97.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.269     1.828    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 0.043ns (2.353%)  route 1.785ns (97.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.269     1.828    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.028ns (2.784%)  route 0.978ns (97.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.847     0.847    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.028     0.875 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.130     1.006    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.028ns (2.784%)  route 0.978ns (97.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.847     0.847    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.028     0.875 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.130     1.006    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.028ns (2.784%)  route 0.978ns (97.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.847     0.847    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.028     0.875 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.130     1.006    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.028ns (2.784%)  route 0.978ns (97.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.847     0.847    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.028     0.875 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.130     1.006    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.028ns (2.784%)  route 0.978ns (97.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.847     0.847    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.028     0.875 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.130     1.006    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X198Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X198Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.289ns  (logic 1.044ns (45.611%)  route 1.245ns (54.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.508     3.817    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y496       LUT2 (Prop_lut2_I0_O)        0.043     3.860 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.737     4.597    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.064ns  (logic 1.044ns (50.575%)  route 1.020ns (49.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.508     3.817    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y496       LUT2 (Prop_lut2_I0_O)        0.043     3.860 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.512     4.372    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.254ns (29.783%)  route 0.599ns (70.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.804     2.156    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X210Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y494       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.599     3.009    <hidden>
    SLICE_X199Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     1.942    <hidden>
    SLICE_X199Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.216ns (35.354%)  route 0.395ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X199Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=147, routed)         0.395     2.756    <hidden>
    SLICE_X198Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.739     1.938    <hidden>
    SLICE_X198Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.216ns (39.606%)  route 0.329ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.329     2.699    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.515ns  (logic 0.216ns (41.973%)  route 0.299ns (58.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.797     2.149    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y493       FDRE (Prop_fdre_C_Q)         0.216     2.365 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.299     2.664    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.224%)  route 0.162ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y493       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.162     1.247    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.851%)  route 0.171ns (63.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y494       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.171     1.260    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.899%)  route 0.204ns (67.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.445     0.983    <hidden>
    SLICE_X199Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y489       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=147, routed)         0.204     1.287    <hidden>
    SLICE_X198Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.595     1.233    <hidden>
    SLICE_X198Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.118ns (25.887%)  route 0.338ns (74.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.453     0.991    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X210Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y494       FDRE (Prop_fdre_C_Q)         0.118     1.109 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.338     1.447    <hidden>
    SLICE_X199Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.600     1.238    <hidden>
    SLICE_X199Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.146ns (17.718%)  route 0.678ns (82.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y496       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.382     1.489    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y496       LUT2 (Prop_lut2_I1_O)        0.028     1.517 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.296     1.813    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.146ns (15.246%)  route 0.812ns (84.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y496       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.382     1.489    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y496       LUT2 (Prop_lut2_I1_O)        0.028     1.517 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.430     1.947    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X202Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.939ns  (logic 0.254ns (2.127%)  route 11.685ns (97.873%))
  Logic Levels:           0  
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.685    17.565    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X212Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.939ns  (logic 0.254ns (2.127%)  route 11.685ns (97.873%))
  Logic Levels:           0  
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.685    17.565    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X212Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.939ns  (logic 0.254ns (2.127%)  route 11.685ns (97.873%))
  Logic Levels:           0  
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.685    17.565    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X212Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.939ns  (logic 0.254ns (2.127%)  route 11.685ns (97.873%))
  Logic Levels:           0  
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.685    17.565    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X212Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.939ns  (logic 0.254ns (2.127%)  route 11.685ns (97.873%))
  Logic Levels:           0  
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.685    17.565    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X212Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.752     1.951    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.216ns (16.581%)  route 1.087ns (83.419%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.937     6.407    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X187Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y498       FDRE (Prop_fdre_C_Q)         0.216     6.623 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           1.087     7.710    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.216ns (16.581%)  route 1.087ns (83.419%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.937     6.407    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X187Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y498       FDRE (Prop_fdre_C_Q)         0.216     6.623 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           1.087     7.710    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.216ns (16.581%)  route 1.087ns (83.419%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.937     6.407    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X187Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y498       FDRE (Prop_fdre_C_Q)         0.216     6.623 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           1.087     7.710    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.216ns (16.581%)  route 1.087ns (83.419%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.937     6.407    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X187Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y498       FDRE (Prop_fdre_C_Q)         0.216     6.623 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           1.087     7.710    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.216ns (16.581%)  route 1.087ns (83.419%))
  Logic Levels:           0  
  Clock Path Skew:        -4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.937     6.407    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X187Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y498       FDRE (Prop_fdre_C_Q)         0.216     6.623 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           1.087     7.710    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X218Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.665%)  route 0.090ns (47.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.959     2.732    <hidden>
    SLICE_X185Y474       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474       FDSE (Prop_fdse_C_Q)         0.100     2.832 r  <hidden>
                         net (fo=1, routed)           0.090     2.922    <hidden>
    SLICE_X184Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     1.194    <hidden>
    SLICE_X184Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.569%)  route 0.094ns (48.431%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.959     2.732    <hidden>
    SLICE_X182Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y474       FDRE (Prop_fdre_C_Q)         0.100     2.832 r  <hidden>
                         net (fo=1, routed)           0.094     2.926    <hidden>
    SLICE_X182Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     1.194    <hidden>
    SLICE_X182Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.091ns (50.979%)  route 0.088ns (49.021%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.995     2.768    <hidden>
    SLICE_X195Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y481       FDRE (Prop_fdre_C_Q)         0.091     2.859 r  <hidden>
                         net (fo=1, routed)           0.088     2.946    <hidden>
    SLICE_X196Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.592     1.230    <hidden>
    SLICE_X196Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.634%)  route 0.133ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.959     2.732    <hidden>
    SLICE_X185Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474       FDRE (Prop_fdre_C_Q)         0.091     2.823 r  <hidden>
                         net (fo=1, routed)           0.133     2.956    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.555     1.193    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.028%)  route 0.127ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.959     2.732    <hidden>
    SLICE_X185Y474       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474       FDSE (Prop_fdse_C_Q)         0.100     2.832 r  <hidden>
                         net (fo=1, routed)           0.127     2.959    <hidden>
    SLICE_X183Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     1.196    <hidden>
    SLICE_X183Y472       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.786%)  route 0.123ns (55.214%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.963     2.736    <hidden>
    SLICE_X187Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y471       FDRE (Prop_fdre_C_Q)         0.100     2.836 r  <hidden>
                         net (fo=1, routed)           0.123     2.959    <hidden>
    SLICE_X187Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     1.196    <hidden>
    SLICE_X187Y472       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.644%)  route 0.129ns (56.356%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.959     2.732    <hidden>
    SLICE_X185Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474       FDRE (Prop_fdre_C_Q)         0.100     2.832 r  <hidden>
                         net (fo=1, routed)           0.129     2.961    <hidden>
    SLICE_X184Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     1.194    <hidden>
    SLICE_X184Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.980%)  route 0.149ns (62.020%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.959     2.732    <hidden>
    SLICE_X185Y474       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474       FDSE (Prop_fdse_C_Q)         0.091     2.823 r  <hidden>
                         net (fo=1, routed)           0.149     2.971    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.555     1.193    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.433%)  route 0.182ns (64.567%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.961     2.734    <hidden>
    SLICE_X185Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y472       FDRE (Prop_fdre_C_Q)         0.100     2.834 r  <hidden>
                         net (fo=1, routed)           0.182     3.016    <hidden>
    SLICE_X182Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     1.194    <hidden>
    SLICE_X182Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.486%)  route 0.153ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.972     2.745    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X188Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y491       FDRE (Prop_fdre_C_Q)         0.118     2.863 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.153     3.016    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X188Y490       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.571     1.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X188Y490       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.043ns (1.794%)  route 2.355ns (98.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.839     2.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.043ns (1.794%)  route 2.355ns (98.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.839     2.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.043ns (1.794%)  route 2.355ns (98.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.839     2.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.043ns (1.794%)  route 2.355ns (98.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.839     2.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.043ns (1.794%)  route 2.355ns (98.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.839     2.398    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.043ns (1.861%)  route 2.267ns (98.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.752     2.310    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.043ns (1.861%)  route 2.267ns (98.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.752     2.310    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.043ns (1.861%)  route 2.267ns (98.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.752     2.310    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.043ns (1.861%)  route 2.267ns (98.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.752     2.310    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.043ns (1.861%)  route 2.267ns (98.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.752     2.310    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X178Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.028ns (4.431%)  route 0.604ns (95.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.632    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.028ns (4.431%)  route 0.604ns (95.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.632    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.028ns (4.431%)  route 0.604ns (95.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.632    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.028ns (4.431%)  route 0.604ns (95.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.632    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.028ns (4.431%)  route 0.604ns (95.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.632    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y492       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y492       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.028ns (3.200%)  route 0.847ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     0.875    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X217Y437       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X217Y437       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.028ns (3.200%)  route 0.847ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     0.875    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X217Y437       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X217Y437       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.028ns (3.200%)  route 0.847ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     0.875    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X217Y437       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X217Y437       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.028ns (3.200%)  route 0.847ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     0.875    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X217Y437       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X217Y437       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.028ns (3.200%)  route 0.847ns (96.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     0.875    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X217Y437       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X217Y437       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.346ns  (logic 1.022ns (43.567%)  route 1.324ns (56.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i_1
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.324     7.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X178Y497       LUT2 (Prop_lut2_I0_O)        0.043     7.053 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     7.053    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.932ns  (logic 1.022ns (52.898%)  route 0.910ns (47.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.910     6.587    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X207Y460       LUT2 (Prop_lut2_I0_O)        0.043     6.630 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.630    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.568     3.918    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.832ns  (logic 1.022ns (55.771%)  route 0.810ns (44.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.810     6.496    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X219Y438       LUT2 (Prop_lut2_I0_O)        0.043     6.539 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.539    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.489     3.839    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.672ns  (logic 1.022ns (61.124%)  route 0.650ns (38.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.650     6.327    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X221Y492       LUT2 (Prop_lut2_I0_O)        0.043     6.370 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.370    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.574     3.924    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.998     4.556    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y492       FDRE (Prop_fdre_C_Q)         0.216     4.772 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.872    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.574     3.924    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y460       FDRE (Prop_fdre_C_Q)         0.216     4.766 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.866    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.568     3.918    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.936     4.494    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y497       FDRE (Prop_fdre_C_Q)         0.254     4.748 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.848    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.513     3.863    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.839     4.397    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y438       FDRE (Prop_fdre_C_Q)         0.216     4.613 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.713    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.489     3.839    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y438       FDRE (Prop_fdre_C_Q)         0.100     2.557 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.612    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.199     2.828    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y497       FDRE (Prop_fdre_C_Q)         0.118     2.618 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.673    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.261     2.890    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.006     2.534    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y460       FDRE (Prop_fdre_C_Q)         0.100     2.634 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.689    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.295     2.924    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.010     2.538    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y492       FDRE (Prop_fdre_C_Q)         0.100     2.638 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.693    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y438       FDRE (Prop_fdre_C_Q)         0.100     2.557 r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.737    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X219Y438       LUT2 (Prop_lut2_I1_O)        0.028     2.765 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.765    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.199     2.828    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y497       FDRE (Prop_fdre_C_Q)         0.118     2.618 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.804    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X178Y497       LUT2 (Prop_lut2_I1_O)        0.028     2.832 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.832    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.261     2.890    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.006     2.534    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y460       FDRE (Prop_fdre_C_Q)         0.100     2.634 r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.814    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X207Y460       LUT2 (Prop_lut2_I1_O)        0.028     2.842 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.842    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.295     2.924    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.010     2.538    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y492       FDRE (Prop_fdre_C_Q)         0.100     2.638 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.818    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X221Y492       LUT2 (Prop_lut2_I1_O)        0.028     2.846 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.846    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay           301 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.216ns (15.039%)  route 1.220ns (84.961%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X203Y473       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y473       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.220     7.879    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X185Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.216ns (15.039%)  route 1.220ns (84.961%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X203Y473       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y473       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.220     7.879    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X185Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.216ns (15.039%)  route 1.220ns (84.961%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X203Y473       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y473       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.220     7.879    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X185Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.216ns (15.039%)  route 1.220ns (84.961%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X203Y473       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y473       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.220     7.879    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X185Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.216ns (15.039%)  route 1.220ns (84.961%))
  Logic Levels:           0  
  Clock Path Skew:        -2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X203Y473       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y473       FDRE (Prop_fdre_C_Q)         0.216     6.659 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.220     7.879    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X185Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X185Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.345ns  (logic 0.680ns (50.560%)  route 0.665ns (49.440%))
  Logic Levels:           0  
  Clock Path Skew:        -2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    6.438ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.968     6.438    <hidden>
    SLICE_X192Y473       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y473       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     7.118 r  <hidden>
                         net (fo=1, routed)           0.665     7.783    <hidden>
    SLICE_X196Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.554     3.904    <hidden>
    SLICE_X196Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.200ns  (logic 0.678ns (56.492%)  route 0.522ns (43.508%))
  Logic Levels:           0  
  Clock Path Skew:        -2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.971     6.441    <hidden>
    SLICE_X192Y471       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y471       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     7.119 r  <hidden>
                         net (fo=1, routed)           0.522     7.641    <hidden>
    SLICE_X202Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.552     3.902    <hidden>
    SLICE_X202Y474       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.176ns  (logic 0.688ns (58.502%)  route 0.488ns (41.498%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    <hidden>
    SLICE_X196Y471       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y471       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     7.131 r  <hidden>
                         net (fo=1, routed)           0.488     7.619    <hidden>
    SLICE_X208Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.561     3.911    <hidden>
    SLICE_X208Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.169ns  (logic 0.678ns (57.995%)  route 0.491ns (42.005%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    <hidden>
    SLICE_X196Y471       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y471       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     7.121 r  <hidden>
                         net (fo=1, routed)           0.491     7.612    <hidden>
    SLICE_X208Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.561     3.911    <hidden>
    SLICE_X208Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.669ns (57.413%)  route 0.496ns (42.587%))
  Logic Levels:           0  
  Clock Path Skew:        -2.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.973     6.443    <hidden>
    SLICE_X196Y471       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y471       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     7.112 r  <hidden>
                         net (fo=1, routed)           0.496     7.608    <hidden>
    SLICE_X199Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.552     3.902    <hidden>
    SLICE_X199Y473       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.763%)  route 0.090ns (47.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.926     2.699    <hidden>
    SLICE_X211Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y435       FDRE (Prop_fdre_C_Q)         0.100     2.799 r  <hidden>
                         net (fo=2, routed)           0.090     2.888    <hidden>
    SLICE_X211Y434       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.193     2.822    <hidden>
    SLICE_X211Y434       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.763%)  route 0.090ns (47.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.926     2.699    <hidden>
    SLICE_X211Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y435       FDRE (Prop_fdre_C_Q)         0.100     2.799 r  <hidden>
                         net (fo=2, routed)           0.090     2.888    <hidden>
    SLICE_X212Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.194     2.823    <hidden>
    SLICE_X212Y435       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.156%)  route 0.061ns (37.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.992     2.765    <hidden>
    SLICE_X194Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y478       FDRE (Prop_fdre_C_Q)         0.100     2.865 r  <hidden>
                         net (fo=2, routed)           0.061     2.926    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.279     2.908    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.231%)  route 0.099ns (49.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.992     2.765    <hidden>
    SLICE_X194Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y478       FDRE (Prop_fdre_C_Q)         0.100     2.865 r  <hidden>
                         net (fo=2, routed)           0.099     2.964    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.279     2.908    <hidden>
    SLICE_X195Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.150%)  route 0.169ns (62.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.927     2.700    <hidden>
    SLICE_X213Y437       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y437       FDSE (Prop_fdse_C_Q)         0.100     2.800 r  <hidden>
                         net (fo=2, routed)           0.169     2.969    <hidden>
    SLICE_X212Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.195     2.824    <hidden>
    SLICE_X212Y437       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.118ns (55.962%)  route 0.093ns (44.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.010     2.783    <hidden>
    SLICE_X216Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y490       FDRE (Prop_fdre_C_Q)         0.118     2.901 r  <hidden>
                         net (fo=2, routed)           0.093     2.994    <hidden>
    SLICE_X219Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.300     2.929    <hidden>
    SLICE_X219Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.290%)  route 0.126ns (51.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.992     2.765    <hidden>
    SLICE_X196Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y478       FDRE (Prop_fdre_C_Q)         0.118     2.883 r  <hidden>
                         net (fo=2, routed)           0.126     3.009    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    <hidden>
    SLICE_X195Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.798%)  route 0.134ns (57.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.003     2.776    <hidden>
    SLICE_X218Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y480       FDRE (Prop_fdre_C_Q)         0.100     2.876 r  <hidden>
                         net (fo=1, routed)           0.134     3.009    <hidden>
    SLICE_X218Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.293     2.922    <hidden>
    SLICE_X218Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.170%)  route 0.211ns (67.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.824ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.926     2.699    <hidden>
    SLICE_X211Y435       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y435       FDSE (Prop_fdse_C_Q)         0.100     2.799 r  <hidden>
                         net (fo=2, routed)           0.211     3.010    <hidden>
    SLICE_X212Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.195     2.824    <hidden>
    SLICE_X212Y437       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.728%)  route 0.146ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.992     2.765    <hidden>
    SLICE_X194Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y478       FDSE (Prop_fdse_C_Q)         0.100     2.865 r  <hidden>
                         net (fo=2, routed)           0.146     3.010    <hidden>
    SLICE_X198Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.281     2.910    <hidden>
    SLICE_X198Y479       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.321ns  (logic 0.043ns (3.256%)  route 1.278ns (96.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.824     0.824    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.867 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.454     1.321    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.321ns  (logic 0.043ns (3.256%)  route 1.278ns (96.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.824     0.824    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.867 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.454     1.321    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.321ns  (logic 0.043ns (3.256%)  route 1.278ns (96.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.824     0.824    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.867 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.454     1.321    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.321ns  (logic 0.043ns (3.256%)  route 1.278ns (96.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.824     0.824    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.867 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.454     1.321    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.321ns  (logic 0.043ns (3.256%)  route 1.278ns (96.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.824     0.824    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.043     0.867 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.454     1.321    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.028ns (4.071%)  route 0.660ns (95.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.228     0.688    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.028ns (4.071%)  route 0.660ns (95.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.228     0.688    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.028ns (4.071%)  route 0.660ns (95.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.228     0.688    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.028ns (4.071%)  route 0.660ns (95.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.228     0.688    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.028ns (4.071%)  route 0.660ns (95.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.228     0.688    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y488       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y488       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.042ns  (logic 1.044ns (51.119%)  route 0.998ns (48.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.520     3.822    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X216Y487       LUT2 (Prop_lut2_I0_O)        0.043     3.865 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.479     4.343    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.875ns  (logic 1.044ns (55.687%)  route 0.831ns (44.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.520     3.822    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X216Y487       LUT2 (Prop_lut2_I0_O)        0.043     3.865 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.311     4.176    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.281ns  (logic 0.254ns (19.830%)  route 1.027ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X210Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y477       FDRE (Prop_fdre_C_Q)         0.254     2.394 r  <hidden>
                         net (fo=131, routed)         1.027     3.421    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.542ns  (logic 0.216ns (39.825%)  route 0.326ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y484       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.326     2.690    <hidden>
    SLICE_X212Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     1.944    <hidden>
    SLICE_X212Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.216ns (53.124%)  route 0.191ns (46.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.800     2.152    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y488       FDRE (Prop_fdre_C_Q)         0.216     2.368 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.191     2.559    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.380ns  (logic 0.216ns (56.860%)  route 0.164ns (43.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y485       FDRE (Prop_fdre_C_Q)         0.216     2.365 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.164     2.529    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.100ns (53.799%)  route 0.086ns (46.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y485       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.086     1.173    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.117%)  route 0.104ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y488       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.104     1.193    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.123%)  route 0.169ns (62.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y484       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.169     1.256    <hidden>
    SLICE_X212Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X212Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.146ns (26.455%)  route 0.406ns (73.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y487       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.222     1.329    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X216Y487       LUT2 (Prop_lut2_I1_O)        0.028     1.357 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.184     1.541    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.146ns (22.835%)  route 0.493ns (77.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y487       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.222     1.329    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X216Y487       LUT2 (Prop_lut2_I1_O)        0.028     1.357 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.272     1.628    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.118ns (17.614%)  route 0.552ns (82.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    <hidden>
    SLICE_X210Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y477       FDRE (Prop_fdre_C_Q)         0.118     1.098 r  <hidden>
                         net (fo=131, routed)         0.552     1.650    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.621ns  (logic 0.254ns (2.186%)  route 11.367ns (97.814%))
  Logic Levels:           0  
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.367    17.247    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.621ns  (logic 0.254ns (2.186%)  route 11.367ns (97.814%))
  Logic Levels:           0  
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.367    17.247    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.621ns  (logic 0.254ns (2.186%)  route 11.367ns (97.814%))
  Logic Levels:           0  
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.367    17.247    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.621ns  (logic 0.254ns (2.186%)  route 11.367ns (97.814%))
  Logic Levels:           0  
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.367    17.247    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.621ns  (logic 0.254ns (2.186%)  route 11.367ns (97.814%))
  Logic Levels:           0  
  Clock Path Skew:        -3.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.367    17.247    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y483       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y483       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.246%)  route 0.534ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        -4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X220Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y494       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X219Y482       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X219Y482       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.246%)  route 0.534ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        -4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X220Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y494       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X219Y482       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X219Y482       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.246%)  route 0.534ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        -4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X220Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y494       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X219Y482       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X219Y482       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.246%)  route 0.534ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        -4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X220Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y494       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X219Y482       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X219Y482       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.254ns (32.246%)  route 0.534ns (67.754%))
  Logic Levels:           0  
  Clock Path Skew:        -4.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X220Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y494       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X219Y482       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X219Y482       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.091ns (51.851%)  route 0.085ns (48.149%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.006     2.779    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y485       FDRE (Prop_fdre_C_Q)         0.091     2.870 r  <hidden>
                         net (fo=1, routed)           0.085     2.954    <hidden>
    SLICE_X213Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X213Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.028%)  route 0.127ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.006     2.779    <hidden>
    SLICE_X211Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y485       FDRE (Prop_fdre_C_Q)         0.100     2.879 r  <hidden>
                         net (fo=1, routed)           0.127     3.006    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X212Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.016%)  route 0.138ns (53.984%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y487       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.138     3.036    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.016%)  route 0.138ns (53.984%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y487       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.138     3.036    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.016%)  route 0.138ns (53.984%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y487       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.138     3.036    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.016%)  route 0.138ns (53.984%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y487       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.138     3.036    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.016%)  route 0.138ns (53.984%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y487       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.138     3.036    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y488       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y488       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.370%)  route 0.183ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.995     2.768    <hidden>
    SLICE_X203Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y479       FDRE (Prop_fdre_C_Q)         0.100     2.868 r  <hidden>
                         net (fo=1, routed)           0.183     3.051    <hidden>
    SLICE_X203Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    <hidden>
    SLICE_X203Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.246%)  route 0.155ns (56.754%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.008     2.781    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y487       FDRE (Prop_fdre_C_Q)         0.118     2.899 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.155     3.054    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X221Y487       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X221Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.246%)  route 0.155ns (56.754%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.008     2.781    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y487       FDRE (Prop_fdre_C_Q)         0.118     2.899 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.155     3.054    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X221Y487       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X221Y487       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 0.043ns (2.061%)  route 2.043ns (97.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.580     2.086    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 0.043ns (2.061%)  route 2.043ns (97.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.580     2.086    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 0.043ns (2.061%)  route 2.043ns (97.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.580     2.086    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 0.043ns (2.061%)  route 2.043ns (97.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.580     2.086    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.086ns  (logic 0.043ns (2.061%)  route 2.043ns (97.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.580     2.086    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     1.945    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.028ns (2.418%)  route 1.130ns (97.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.815     0.815    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.028     0.843 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.158    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.028ns (2.418%)  route 1.130ns (97.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.815     0.815    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.028     0.843 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.158    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.028ns (2.418%)  route 1.130ns (97.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.815     0.815    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.028     0.843 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.158    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.028ns (2.418%)  route 1.130ns (97.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.815     0.815    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.028     0.843 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.158    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.028ns (2.418%)  route 1.130ns (97.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.815     0.815    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.028     0.843 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.158    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X206Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.396ns  (logic 1.044ns (43.567%)  route 1.352ns (56.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.909     4.207    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X206Y465       LUT2 (Prop_lut2_I0_O)        0.043     4.250 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.443     4.693    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.323ns  (logic 1.044ns (44.941%)  route 1.279ns (55.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.909     4.207    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X206Y465       LUT2 (Prop_lut2_I0_O)        0.043     4.250 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.370     4.620    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.232ns (35.146%)  route 0.428ns (64.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y465       FDRE (Prop_fdre_C_Q)         0.232     2.374 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.428     2.802    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.216ns (41.061%)  route 0.310ns (58.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X201Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y468       FDRE (Prop_fdre_C_Q)         0.216     2.353 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.310     2.663    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.508ns  (logic 0.216ns (42.531%)  route 0.292ns (57.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.292     2.650    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.488ns  (logic 0.198ns (40.590%)  route 0.290ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.784     2.136    <hidden>
    SLICE_X201Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y469       FDRE (Prop_fdre_C_Q)         0.198     2.334 r  <hidden>
                         net (fo=131, routed)         0.290     2.624    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.574%)  route 0.165ns (64.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.439     0.977    <hidden>
    SLICE_X201Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y469       FDRE (Prop_fdre_C_Q)         0.091     1.068 r  <hidden>
                         net (fo=131, routed)         0.165     1.233    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    <hidden>
    SLICE_X203Y467       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.482%)  route 0.160ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.160     1.241    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.728%)  route 0.165ns (62.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.440     0.978    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X201Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y468       FDRE (Prop_fdre_C_Q)         0.100     1.078 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.165     1.243    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X202Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.602%)  route 0.267ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y465       FDRE (Prop_fdre_C_Q)         0.107     1.088 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.267     1.355    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.146ns (29.496%)  route 0.349ns (70.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y465       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.138     1.241    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X206Y465       LUT2 (Prop_lut2_I1_O)        0.028     1.269 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.211     1.480    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.146ns (27.277%)  route 0.389ns (72.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X206Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y465       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.138     1.241    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X206Y465       LUT2 (Prop_lut2_I1_O)        0.028     1.269 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.251     1.520    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.254ns (4.541%)  route 5.339ns (95.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.339    11.219    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X206Y463       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y463       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.254ns (4.541%)  route 5.339ns (95.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.339    11.219    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X206Y463       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y463       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.254ns (4.541%)  route 5.339ns (95.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.339    11.219    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X206Y463       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y463       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.254ns (4.541%)  route 5.339ns (95.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.339    11.219    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X206Y463       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y463       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 0.254ns (4.541%)  route 5.339ns (95.459%))
  Logic Levels:           0  
  Clock Path Skew:        -3.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.339    11.219    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X206Y463       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X206Y463       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.213%)  route 0.679ns (72.787%))
  Logic Levels:           0  
  Clock Path Skew:        -4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.986     6.456    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X204Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y463       FDRE (Prop_fdre_C_Q)         0.254     6.710 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.679     7.389    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.213%)  route 0.679ns (72.787%))
  Logic Levels:           0  
  Clock Path Skew:        -4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.986     6.456    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X204Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y463       FDRE (Prop_fdre_C_Q)         0.254     6.710 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.679     7.389    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.213%)  route 0.679ns (72.787%))
  Logic Levels:           0  
  Clock Path Skew:        -4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.986     6.456    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X204Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y463       FDRE (Prop_fdre_C_Q)         0.254     6.710 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.679     7.389    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.213%)  route 0.679ns (72.787%))
  Logic Levels:           0  
  Clock Path Skew:        -4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.986     6.456    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X204Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y463       FDRE (Prop_fdre_C_Q)         0.254     6.710 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.679     7.389    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.213%)  route 0.679ns (72.787%))
  Logic Levels:           0  
  Clock Path Skew:        -4.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.986     6.456    sfp_3_pcs_pma_inst/inst/coreclk
    SLICE_X204Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y463       FDRE (Prop_fdre_C_Q)         0.254     6.710 f  sfp_3_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.679     7.389    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y466       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.748     1.947    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y466       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.082%)  route 0.092ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y463       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.092     2.965    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X202Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X202Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.082%)  route 0.092ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y463       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.092     2.965    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X202Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X202Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.082%)  route 0.092ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y463       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.092     2.965    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X202Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X202Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.082%)  route 0.092ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y463       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.092     2.965    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X202Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X202Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.082%)  route 0.092ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y463       FDRE (Prop_fdre_C_Q)         0.100     2.873 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.092     2.965    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X202Y464       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X202Y464       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.191%)  route 0.099ns (49.809%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.995     2.768    <hidden>
    SLICE_X201Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y470       FDRE (Prop_fdre_C_Q)         0.100     2.868 r  <hidden>
                         net (fo=1, routed)           0.099     2.967    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.118ns (57.065%)  route 0.089ns (42.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y461       FDRE (Prop_fdre_C_Q)         0.118     2.897 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.089     2.986    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X206Y462       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X206Y462       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.118ns (57.065%)  route 0.089ns (42.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y461       FDRE (Prop_fdre_C_Q)         0.118     2.897 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.089     2.986    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X206Y462       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X206Y462       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.118ns (57.065%)  route 0.089ns (42.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y461       FDRE (Prop_fdre_C_Q)         0.118     2.897 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.089     2.986    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X206Y462       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X206Y462       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.118ns (57.065%)  route 0.089ns (42.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y461       FDRE (Prop_fdre_C_Q)         0.118     2.897 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.089     2.986    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X206Y462       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X206Y462       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.043ns (3.337%)  route 1.246ns (96.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.953     0.953    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.043     0.996 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.293     1.289    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.043ns (3.337%)  route 1.246ns (96.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.953     0.953    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.043     0.996 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.293     1.289    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.043ns (3.337%)  route 1.246ns (96.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.953     0.953    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.043     0.996 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.293     1.289    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.043ns (3.337%)  route 1.246ns (96.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.953     0.953    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.043     0.996 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.293     1.289    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.289ns  (logic 0.043ns (3.337%)  route 1.246ns (96.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.953     0.953    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.043     0.996 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.293     1.289    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.028ns (4.231%)  route 0.634ns (95.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.140     0.662    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.028ns (4.231%)  route 0.634ns (95.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.140     0.662    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.028ns (4.231%)  route 0.634ns (95.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.140     0.662    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.028ns (4.231%)  route 0.634ns (95.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.140     0.662    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.028ns (4.231%)  route 0.634ns (95.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.140     0.662    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X218Y453       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y453       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.851ns  (logic 1.044ns (56.416%)  route 0.807ns (43.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.637     3.945    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X217Y453       LUT2 (Prop_lut2_I0_O)        0.043     3.988 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.170     4.157    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.851ns  (logic 1.044ns (56.416%)  route 0.807ns (43.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.637     3.945    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X217Y453       LUT2 (Prop_lut2_I0_O)        0.043     3.988 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.170     4.157    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.254ns (33.202%)  route 0.511ns (66.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X210Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y457       FDRE (Prop_fdre_C_Q)         0.254     2.409 r  <hidden>
                         net (fo=131, routed)         0.511     2.920    <hidden>
    SLICE_X212Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X212Y451       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.254ns (48.553%)  route 0.269ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y454       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.269     2.681    <hidden>
    SLICE_X216Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    <hidden>
    SLICE_X216Y454       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.479ns  (logic 0.198ns (41.345%)  route 0.281ns (58.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y452       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.281     2.637    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.216ns (53.124%)  route 0.191ns (46.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y452       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.191     2.565    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.117%)  route 0.104ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.104     1.197    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.091%)  route 0.148ns (61.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y452       FDRE (Prop_fdre_C_Q)         0.091     1.084 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.148     1.232    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.361%)  route 0.142ns (54.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y454       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.142     1.252    <hidden>
    SLICE_X216Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    <hidden>
    SLICE_X216Y454       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.655%)  route 0.205ns (58.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y453       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.116     1.226    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X217Y453       LUT2 (Prop_lut2_I1_O)        0.028     1.254 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.089     1.343    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.655%)  route 0.205ns (58.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y453       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.116     1.226    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X217Y453       LUT2 (Prop_lut2_I1_O)        0.028     1.254 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.089     1.343    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.118ns (30.178%)  route 0.273ns (69.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X210Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y457       FDRE (Prop_fdre_C_Q)         0.118     1.108 r  <hidden>
                         net (fo=131, routed)         0.273     1.381    <hidden>
    SLICE_X212Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    <hidden>
    SLICE_X212Y451       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.860ns  (logic 0.254ns (2.339%)  route 10.606ns (97.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.606    16.486    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.860ns  (logic 0.254ns (2.339%)  route 10.606ns (97.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.606    16.486    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.860ns  (logic 0.254ns (2.339%)  route 10.606ns (97.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.606    16.486    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.860ns  (logic 0.254ns (2.339%)  route 10.606ns (97.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.606    16.486    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.860ns  (logic 0.254ns (2.339%)  route 10.606ns (97.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.606    16.486    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X218Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X218Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.726ns  (logic 0.216ns (29.772%)  route 0.510ns (70.228%))
  Logic Levels:           0  
  Clock Path Skew:        -4.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.837     6.307    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y438       FDRE (Prop_fdre_C_Q)         0.216     6.523 r  <hidden>
                         net (fo=1, routed)           0.510     7.032    <hidden>
    SLICE_X212Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X212Y451       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.216ns (30.572%)  route 0.491ns (69.428%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X221Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y445       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.491     7.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.216ns (30.572%)  route 0.491ns (69.428%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X221Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y445       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.491     7.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.216ns (30.572%)  route 0.491ns (69.428%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X221Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y445       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.491     7.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.216ns (30.572%)  route 0.491ns (69.428%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X221Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y445       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.491     7.019    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.902%)  route 0.213ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.929     2.702    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X213Y442       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y442       FDRE (Prop_fdre_C_Q)         0.100     2.802 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.213     3.015    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.902%)  route 0.213ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.929     2.702    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X213Y442       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y442       FDRE (Prop_fdre_C_Q)         0.100     2.802 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.213     3.015    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.902%)  route 0.213ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.929     2.702    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X213Y442       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y442       FDRE (Prop_fdre_C_Q)         0.100     2.802 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.213     3.015    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.902%)  route 0.213ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.929     2.702    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X213Y442       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y442       FDRE (Prop_fdre_C_Q)         0.100     2.802 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.213     3.015    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.902%)  route 0.213ns (68.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.929     2.702    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X213Y442       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y442       FDRE (Prop_fdre_C_Q)         0.100     2.802 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.213     3.015    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X213Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X213Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.719%)  route 0.203ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.931     2.704    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y446       FDRE (Prop_fdre_C_Q)         0.118     2.822 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.203     3.025    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.719%)  route 0.203ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.931     2.704    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y446       FDRE (Prop_fdre_C_Q)         0.118     2.822 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.203     3.025    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.719%)  route 0.203ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.931     2.704    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y446       FDRE (Prop_fdre_C_Q)         0.118     2.822 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.203     3.025    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.719%)  route 0.203ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.931     2.704    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y446       FDRE (Prop_fdre_C_Q)         0.118     2.822 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.203     3.025    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.719%)  route 0.203ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        -1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.931     2.704    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y446       FDRE (Prop_fdre_C_Q)         0.118     2.822 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.203     3.025    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_mgt_refclk_p

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.105ns  (logic 0.043ns (2.043%)  route 2.062ns (97.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.547     2.105    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.105ns  (logic 0.043ns (2.043%)  route 2.062ns (97.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.547     2.105    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.105ns  (logic 0.043ns (2.043%)  route 2.062ns (97.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.547     2.105    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.105ns  (logic 0.043ns (2.043%)  route 2.062ns (97.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.547     2.105    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.105ns  (logic 0.043ns (2.043%)  route 2.062ns (97.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.515     1.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X199Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.558 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.547     2.105    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.043ns (2.112%)  route 1.993ns (97.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.529     2.036    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.043ns (2.112%)  route 1.993ns (97.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.529     2.036    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.043ns (2.112%)  route 1.993ns (97.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.529     2.036    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.043ns (2.112%)  route 1.993ns (97.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.529     2.036    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.043ns (2.112%)  route 1.993ns (97.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.463     1.463    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X205Y461       LUT1 (Prop_lut1_I0_O)        0.043     1.506 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.529     2.036    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X205Y464       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X205Y464       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.028ns (4.150%)  route 0.647ns (95.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.215     0.675    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X220Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X220Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.028ns (4.150%)  route 0.647ns (95.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.215     0.675    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X220Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X220Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.028ns (4.150%)  route 0.647ns (95.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.215     0.675    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X220Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X220Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.028ns (4.150%)  route 0.647ns (95.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.215     0.675    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X220Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X220Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.028ns (4.150%)  route 0.647ns (95.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.432     0.432    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X218Y491       LUT1 (Prop_lut1_I0_O)        0.028     0.460 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.215     0.675    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X220Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X220Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.028ns (3.620%)  route 0.746ns (96.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.252     0.774    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y446       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y446       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.028ns (3.620%)  route 0.746ns (96.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.252     0.774    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y446       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y446       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.028ns (3.620%)  route 0.746ns (96.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.252     0.774    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y446       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y446       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.028ns (3.620%)  route 0.746ns (96.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.252     0.774    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y446       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y446       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.028ns (3.620%)  route 0.746ns (96.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.494     0.494    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y454       LUT1 (Prop_lut1_I0_O)        0.028     0.522 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.252     0.774    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y446       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y446       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.259ns (10.505%)  route 2.207ns (89.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y162        FDRE (Prop_fdre_C_Q)         0.216     5.586 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.925     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X60Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.032     4.468    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.259ns (10.505%)  route 2.207ns (89.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y162        FDRE (Prop_fdre_C_Q)         0.216     5.586 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.925     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X60Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.032     4.468    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.259ns (10.505%)  route 2.207ns (89.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y162        FDRE (Prop_fdre_C_Q)         0.216     5.586 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.925     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X60Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.032     4.468    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.259ns (10.505%)  route 2.207ns (89.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.360     5.370    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X59Y162        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y162        FDRE (Prop_fdre_C_Q)         0.216     5.586 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.925     7.511    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X60Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.554 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.836    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.032     4.468    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.146ns (27.224%)  route 0.390ns (72.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.587     2.707    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.825 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.253     3.079    si5324_i2c_init_inst/Q[0]
    SLICE_X60Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.107 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.243    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.762     2.924    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.146ns (27.224%)  route 0.390ns (72.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.587     2.707    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.825 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.253     3.079    si5324_i2c_init_inst/Q[0]
    SLICE_X60Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.107 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.243    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.762     2.924    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.146ns (27.224%)  route 0.390ns (72.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.587     2.707    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.825 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.253     3.079    si5324_i2c_init_inst/Q[0]
    SLICE_X60Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.107 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.243    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.762     2.924    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.146ns (27.224%)  route 0.390ns (72.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.587     2.707    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X58Y258        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y258        FDPE (Prop_fdpe_C_Q)         0.118     2.825 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.253     3.079    si5324_i2c_init_inst/Q[0]
    SLICE_X60Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.107 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.243    sync_reset_sfp_inst/AS[0]
    SLICE_X60Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.762     2.924    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay            80 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.113ns  (logic 0.678ns (60.943%)  route 0.435ns (39.057%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.728     2.080    <hidden>
    SLICE_X184Y478       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y478       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     2.758 r  <hidden>
                         net (fo=1, routed)           0.435     3.193    <hidden>
    SLICE_X176Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.498     4.934    <hidden>
    SLICE_X176Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.688ns (62.795%)  route 0.408ns (37.205%))
  Logic Levels:           0  
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.727     2.079    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y476       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.767 r  <hidden>
                         net (fo=1, routed)           0.408     3.175    <hidden>
    SLICE_X188Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.502     4.938    <hidden>
    SLICE_X188Y472       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.680ns (62.138%)  route 0.414ns (37.862%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.725     2.077    <hidden>
    SLICE_X184Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y476       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.757 r  <hidden>
                         net (fo=1, routed)           0.414     3.171    <hidden>
    SLICE_X182Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.499     4.935    <hidden>
    SLICE_X182Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.673ns (61.531%)  route 0.421ns (38.469%))
  Logic Levels:           0  
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.725     2.077    <hidden>
    SLICE_X186Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.750 r  <hidden>
                         net (fo=1, routed)           0.421     3.171    <hidden>
    SLICE_X186Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.502     4.938    <hidden>
    SLICE_X186Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.083ns  (logic 0.688ns (63.518%)  route 0.395ns (36.482%))
  Logic Levels:           0  
  Clock Path Skew:        2.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.725     2.077    <hidden>
    SLICE_X184Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y476       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.765 r  <hidden>
                         net (fo=1, routed)           0.395     3.160    <hidden>
    SLICE_X184Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.501     4.937    <hidden>
    SLICE_X184Y472       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.082ns  (logic 0.688ns (63.572%)  route 0.394ns (36.428%))
  Logic Levels:           0  
  Clock Path Skew:        2.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.725     2.077    <hidden>
    SLICE_X186Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.765 r  <hidden>
                         net (fo=1, routed)           0.394     3.159    <hidden>
    SLICE_X186Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.501     4.937    <hidden>
    SLICE_X186Y472       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.688ns (63.622%)  route 0.393ns (36.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.724     2.076    <hidden>
    SLICE_X184Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.764 r  <hidden>
                         net (fo=1, routed)           0.393     3.157    <hidden>
    SLICE_X179Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.499     4.935    <hidden>
    SLICE_X179Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.076ns  (logic 0.680ns (63.187%)  route 0.396ns (36.813%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.728     2.080    <hidden>
    SLICE_X184Y478       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y478       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.760 r  <hidden>
                         net (fo=1, routed)           0.396     3.156    <hidden>
    SLICE_X177Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.499     4.935    <hidden>
    SLICE_X177Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.685ns (63.491%)  route 0.394ns (36.509%))
  Logic Levels:           0  
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.725     2.077    <hidden>
    SLICE_X186Y475       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y475       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.762 r  <hidden>
                         net (fo=1, routed)           0.394     3.156    <hidden>
    SLICE_X186Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.502     4.938    <hidden>
    SLICE_X186Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.074ns  (logic 0.669ns (62.304%)  route 0.405ns (37.696%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.727     2.079    <hidden>
    SLICE_X190Y476       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y476       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     2.748 r  <hidden>
                         net (fo=1, routed)           0.405     3.153    <hidden>
    SLICE_X186Y472       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.501     4.937    <hidden>
    SLICE_X186Y472       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.716%)  route 0.096ns (51.284%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.402     0.940    <hidden>
    SLICE_X183Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474       FDRE (Prop_fdre_C_Q)         0.091     1.031 r  <hidden>
                         net (fo=2, routed)           0.096     1.127    <hidden>
    SLICE_X184Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.245     3.407    <hidden>
    SLICE_X184Y474       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.145%)  route 0.136ns (59.855%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.402     0.940    <hidden>
    SLICE_X183Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474       FDRE (Prop_fdre_C_Q)         0.091     1.031 r  <hidden>
                         net (fo=2, routed)           0.136     1.167    <hidden>
    SLICE_X187Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.246     3.408    <hidden>
    SLICE_X187Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.083%)  route 0.136ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.402     0.940    <hidden>
    SLICE_X183Y474       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474       FDSE (Prop_fdse_C_Q)         0.091     1.031 r  <hidden>
                         net (fo=2, routed)           0.136     1.167    <hidden>
    SLICE_X187Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.246     3.408    <hidden>
    SLICE_X187Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.160%)  route 0.137ns (57.840%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.401     0.939    <hidden>
    SLICE_X181Y475       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y475       FDSE (Prop_fdse_C_Q)         0.100     1.039 r  <hidden>
                         net (fo=2, routed)           0.137     1.176    <hidden>
    SLICE_X185Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.245     3.407    <hidden>
    SLICE_X185Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.289%)  route 0.148ns (59.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.402     0.940    <hidden>
    SLICE_X183Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y474       FDRE (Prop_fdre_C_Q)         0.100     1.040 r  <hidden>
                         net (fo=2, routed)           0.148     1.188    <hidden>
    SLICE_X185Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.246     3.408    <hidden>
    SLICE_X185Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.614%)  route 0.146ns (59.386%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.442     0.980    <hidden>
    SLICE_X194Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y487       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  <hidden>
                         net (fo=2, routed)           0.146     1.226    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/D[0]
    SLICE_X193Y488       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.288     3.450    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/data_out_reg_0
    SLICE_X193Y488       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.118ns (33.985%)  route 0.229ns (66.015%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.403     0.941    <hidden>
    SLICE_X176Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y478       FDRE (Prop_fdre_C_Q)         0.118     1.059 r  <hidden>
                         net (fo=1, routed)           0.229     1.288    <hidden>
    SLICE_X174Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.246     3.408    <hidden>
    SLICE_X174Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.072%)  route 0.244ns (70.928%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.442     0.980    <hidden>
    SLICE_X195Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y487       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  <hidden>
                         net (fo=5, routed)           0.244     1.324    <hidden>
    SLICE_X193Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.283     3.445    <hidden>
    SLICE_X193Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.296ns (75.586%)  route 0.096ns (24.414%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.403     0.941    <hidden>
    SLICE_X180Y477       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y477       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.237 r  <hidden>
                         net (fo=1, routed)           0.096     1.333    <hidden>
    SLICE_X180Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.244     3.406    <hidden>
    SLICE_X180Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.297ns (75.624%)  route 0.096ns (24.376%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X178Y478       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y478       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     1.239 r  <hidden>
                         net (fo=1, routed)           0.096     1.335    <hidden>
    SLICE_X178Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.245     3.407    <hidden>
    SLICE_X178Y476       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.198ns (31.138%)  route 0.438ns (68.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.998     4.556    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y492       FDRE (Prop_fdre_C_Q)         0.198     4.754 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.438     5.192    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X212Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X212Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.198ns (40.136%)  route 0.295ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.992     4.550    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X207Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y460       FDRE (Prop_fdre_C_Q)         0.198     4.748 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.295     5.043    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.564     5.000    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.483ns  (logic 0.232ns (48.080%)  route 0.251ns (51.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.936     4.494    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y497       FDRE (Prop_fdre_C_Q)         0.232     4.726 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.251     4.977    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X179Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.513     4.949    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.365ns  (logic 0.198ns (54.316%)  route 0.167ns (45.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.839     4.397    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y438       FDRE (Prop_fdre_C_Q)         0.198     4.595 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.167     4.762    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X216Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.489     4.925    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X216Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.091ns (51.259%)  route 0.087ns (48.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X219Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y438       FDRE (Prop_fdre_C_Q)         0.091     2.548 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.087     2.635    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X216Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.199     3.361    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X216Y438       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.107ns (46.359%)  route 0.124ns (53.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X212Y436       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436       FDSE (Prop_fdse_C_Q)         0.107     2.561 r  <hidden>
                         net (fo=1, routed)           0.124     2.685    <hidden>
    SLICE_X211Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.194     3.356    <hidden>
    SLICE_X211Y436       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.778%)  route 0.137ns (56.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X212Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436       FDRE (Prop_fdre_C_Q)         0.107     2.561 r  <hidden>
                         net (fo=1, routed)           0.137     2.698    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.193     3.355    <hidden>
    SLICE_X209Y436       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.757%)  route 0.138ns (56.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X212Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436       FDRE (Prop_fdre_C_Q)         0.107     2.561 r  <hidden>
                         net (fo=1, routed)           0.138     2.699    <hidden>
    SLICE_X210Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.194     3.356    <hidden>
    SLICE_X210Y435       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.118ns (47.718%)  route 0.129ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X212Y436       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436       FDSE (Prop_fdse_C_Q)         0.118     2.572 r  <hidden>
                         net (fo=1, routed)           0.129     2.701    <hidden>
    SLICE_X211Y436       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.194     3.356    <hidden>
    SLICE_X211Y436       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.118ns (58.163%)  route 0.085ns (41.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.991     2.519    <hidden>
    SLICE_X196Y477       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y477       FDSE (Prop_fdse_C_Q)         0.118     2.637 r  <hidden>
                         net (fo=1, routed)           0.085     2.722    <hidden>
    SLICE_X195Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.278     3.440    <hidden>
    SLICE_X195Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.687%)  route 0.096ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.010     2.538    <hidden>
    SLICE_X218Y490       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490       FDSE (Prop_fdse_C_Q)         0.091     2.629 r  <hidden>
                         net (fo=1, routed)           0.096     2.725    <hidden>
    SLICE_X220Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.300     3.462    <hidden>
    SLICE_X220Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.100ns (53.439%)  route 0.087ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.010     2.538    <hidden>
    SLICE_X218Y490       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y490       FDSE (Prop_fdse_C_Q)         0.100     2.638 r  <hidden>
                         net (fo=1, routed)           0.087     2.725    <hidden>
    SLICE_X217Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.300     3.462    <hidden>
    SLICE_X217Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.107ns (44.858%)  route 0.132ns (55.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.972     2.500    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X178Y497       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y497       FDRE (Prop_fdre_C_Q)         0.107     2.607 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.132     2.739    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X179Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.260     3.422    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.118ns (40.638%)  route 0.172ns (59.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.926     2.454    <hidden>
    SLICE_X212Y436       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y436       FDSE (Prop_fdse_C_Q)         0.118     2.572 r  <hidden>
                         net (fo=1, routed)           0.172     2.744    <hidden>
    SLICE_X210Y435       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.194     3.356    <hidden>
    SLICE_X210Y435       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.710ns  (logic 0.216ns (30.417%)  route 0.494ns (69.583%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y485       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.494     2.860    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X218Y480       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.566     5.002    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X218Y480       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.578ns  (logic 0.216ns (37.343%)  route 0.362ns (62.657%))
  Logic Levels:           0  
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.791     2.143    <hidden>
    SLICE_X207Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y481       FDRE (Prop_fdre_C_Q)         0.216     2.359 r  <hidden>
                         net (fo=5, routed)           0.362     2.721    <hidden>
    SLICE_X209Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.564     5.000    <hidden>
    SLICE_X209Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.565ns  (logic 0.216ns (38.232%)  route 0.349ns (61.768%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y486       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.349     2.718    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.571     5.007    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.254ns (47.437%)  route 0.281ns (52.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X208Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y482       FDRE (Prop_fdre_C_Q)         0.254     2.399 r  <hidden>
                         net (fo=2, routed)           0.281     2.680    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X211Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.567     5.003    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X211Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.482ns  (logic 0.216ns (44.787%)  route 0.266ns (55.213%))
  Logic Levels:           0  
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y485       FDRE (Prop_fdre_C_Q)         0.216     2.365 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.266     2.631    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.569     5.005    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.100ns (42.866%)  route 0.133ns (57.134%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y485       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.133     1.220    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.295     3.457    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X212Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.153%)  route 0.155ns (56.847%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    <hidden>
    SLICE_X208Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y482       FDRE (Prop_fdre_C_Q)         0.118     1.101 r  <hidden>
                         net (fo=2, routed)           0.155     1.256    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X211Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.293     3.455    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X211Y484       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.725%)  route 0.188ns (65.275%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y486       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y486       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.188     1.276    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.297     3.459    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.397%)  route 0.199ns (66.603%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.444     0.982    <hidden>
    SLICE_X207Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y481       FDRE (Prop_fdre_C_Q)         0.100     1.082 r  <hidden>
                         net (fo=5, routed)           0.199     1.281    <hidden>
    SLICE_X209Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.289     3.451    <hidden>
    SLICE_X209Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.944%)  route 0.271ns (73.056%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y485       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y485       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.271     1.359    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X218Y480       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.291     3.453    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X218Y480       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.216ns (27.540%)  route 0.568ns (72.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    <hidden>
    SLICE_X207Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y470       FDRE (Prop_fdre_C_Q)         0.216     2.357 r  <hidden>
                         net (fo=5, routed)           0.568     2.925    <hidden>
    SLICE_X200Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.559     4.995    <hidden>
    SLICE_X200Y466       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.216ns (28.730%)  route 0.536ns (71.270%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y465       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.536     2.900    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.567     5.003    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.254ns (36.043%)  route 0.451ns (63.957%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    <hidden>
    SLICE_X208Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y470       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  <hidden>
                         net (fo=2, routed)           0.451     2.847    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X203Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.560     4.996    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X203Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.566ns  (logic 0.216ns (38.177%)  route 0.350ns (61.823%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X205Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y466       FDRE (Prop_fdre_C_Q)         0.216     2.357 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.350     2.707    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.554ns  (logic 0.216ns (38.959%)  route 0.338ns (61.041%))
  Logic Levels:           0  
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.338     2.696    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X200Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X200Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.788%)  route 0.179ns (64.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X202Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.179     1.260    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X200Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X200Y462       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.509%)  route 0.190ns (65.491%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X205Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y466       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.190     1.270    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X203Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.118ns (31.076%)  route 0.262ns (68.924%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    <hidden>
    SLICE_X208Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y470       FDRE (Prop_fdre_C_Q)         0.118     1.098 r  <hidden>
                         net (fo=2, routed)           0.262     1.360    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X203Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.286     3.448    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X203Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.100ns (25.327%)  route 0.295ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y465       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.295     1.382    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.295     3.457    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X206Y461       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.679%)  route 0.322ns (76.321%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    <hidden>
    SLICE_X207Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y470       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  <hidden>
                         net (fo=5, routed)           0.322     1.402    <hidden>
    SLICE_X200Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.285     3.447    <hidden>
    SLICE_X200Y466       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.216ns (26.461%)  route 0.600ns (73.539%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X213Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y457       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  <hidden>
                         net (fo=5, routed)           0.600     2.971    <hidden>
    SLICE_X213Y442       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.490     4.926    <hidden>
    SLICE_X213Y442       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.254ns (32.816%)  route 0.520ns (67.184%))
  Logic Levels:           0  
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y450       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.520     2.932    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X215Y440       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.491     4.927    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X215Y440       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.216ns (29.386%)  route 0.519ns (70.614%))
  Logic Levels:           0  
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X213Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y456       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  <hidden>
                         net (fo=2, routed)           0.519     2.890    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X215Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X215Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.216ns (32.406%)  route 0.451ns (67.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y451       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.451     2.825    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X221Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X221Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.216ns (35.213%)  route 0.397ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y451       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.397     2.771    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.505%)  route 0.217ns (68.495%))
  Logic Levels:           0  
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y451       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.217     1.310    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X218Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.100ns (28.527%)  route 0.251ns (71.473%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y451       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.251     1.344    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X221Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X221Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.118ns (30.024%)  route 0.275ns (69.976%))
  Logic Levels:           0  
  Clock Path Skew:        2.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y450       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.275     1.386    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X215Y440       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.200     3.362    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X215Y440       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.186%)  route 0.297ns (74.814%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X213Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y456       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  <hidden>
                         net (fo=2, routed)           0.297     1.388    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X215Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X215Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.100ns (23.850%)  route 0.319ns (76.150%))
  Logic Levels:           0  
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X213Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y457       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=5, routed)           0.319     1.409    <hidden>
    SLICE_X213Y442       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.198     3.360    <hidden>
    SLICE_X213Y442       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Max Delay            89 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.573ns  (logic 0.254ns (2.020%)  route 12.319ns (97.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.319    18.199    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X179Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.512     4.948    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.573ns  (logic 0.254ns (2.020%)  route 12.319ns (97.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.319    18.199    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X179Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.512     4.948    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.573ns  (logic 0.254ns (2.020%)  route 12.319ns (97.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.319    18.199    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X179Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.512     4.948    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.573ns  (logic 0.254ns (2.020%)  route 12.319ns (97.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.319    18.199    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X179Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.512     4.948    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.573ns  (logic 0.254ns (2.020%)  route 12.319ns (97.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.319    18.199    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X179Y492       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.512     4.948    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X179Y492       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 0.254ns (2.131%)  route 11.668ns (97.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.668    17.548    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X210Y490       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.571     5.007    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X210Y490       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 0.254ns (2.131%)  route 11.668ns (97.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.668    17.548    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X210Y490       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.571     5.007    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X210Y490       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 0.254ns (2.131%)  route 11.668ns (97.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.668    17.548    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X210Y490       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.571     5.007    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X210Y490       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 0.254ns (2.131%)  route 11.668ns (97.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.668    17.548    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X210Y490       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.571     5.007    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X210Y490       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 0.254ns (2.131%)  route 11.668ns (97.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.156     5.626    sync_reset_sfp_inst/coreclk_out
    SLICE_X60Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.880 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.668    17.548    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X210Y490       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.571     5.007    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X210Y490       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.091ns (54.994%)  route 0.074ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.922     2.695    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X199Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y439       FDRE (Prop_fdre_C_Q)         0.091     2.786 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.074     2.860    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X199Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.190     3.352    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X199Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.091ns (54.994%)  route 0.074ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.931     2.704    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X167Y459       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y459       FDRE (Prop_fdre_C_Q)         0.091     2.795 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.074     2.869    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X167Y459       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.218     3.380    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X167Y459       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.199%)  route 0.130ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.918     2.691    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X197Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y436       FDRE (Prop_fdre_C_Q)         0.091     2.782 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.130     2.912    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X198Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.187     3.349    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X198Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.866%)  route 0.137ns (60.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.920     2.693    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X205Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y436       FDRE (Prop_fdre_C_Q)         0.091     2.784 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.137     2.921    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.187     3.349    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.045%)  route 0.132ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.920     2.693    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X205Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y436       FDRE (Prop_fdre_C_Q)         0.100     2.793 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.132     2.925    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.187     3.349    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.211%)  route 0.141ns (60.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.921     2.694    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y437       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y437       FDRE (Prop_fdre_C_Q)         0.091     2.785 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.141     2.926    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.187     3.349    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X201Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.100%)  route 0.136ns (59.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.932     2.705    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X167Y456       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y456       FDRE (Prop_fdre_C_Q)         0.091     2.796 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.136     2.932    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[11]
    SLICE_X165Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.217     3.379    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.245%)  route 0.142ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.918     2.691    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X197Y436       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y436       FDRE (Prop_fdre_C_Q)         0.100     2.791 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.142     2.933    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X200Y438       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.190     3.352    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X200Y438       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.729%)  route 0.138ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.932     2.705    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X167Y456       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y456       FDRE (Prop_fdre_C_Q)         0.091     2.796 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.138     2.934    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[9]
    SLICE_X165Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.217     3.379    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X165Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.107ns (45.532%)  route 0.128ns (54.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.927     2.700    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y453       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y453       FDRE (Prop_fdre_C_Q)         0.107     2.807 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.128     2.935    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X162Y454       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.215     3.377    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X162Y454       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.920ns  (logic 2.878ns (20.677%)  route 11.042ns (79.323%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.750     0.750 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=5, routed)           4.103     4.853    core_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X167Y399       LUT2 (Prop_lut2_I1_O)        0.049     4.902 f  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_15/O
                         net (fo=3, routed)           0.882     5.783    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1_1
    SLICE_X170Y396       LUT6 (Prop_lut6_I3_O)        0.129     5.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.341     6.253    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[1]
    SLICE_X170Y396       LUT6 (Prop_lut6_I1_O)        0.043     6.296 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.716    12.013    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    13.920 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.920    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[0]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.295ns  (logic 2.846ns (21.408%)  route 10.449ns (78.592%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  JA_FPGA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[0]
    AW18                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  JA_FPGA_IN_IBUF[0]_inst/O
                         net (fo=4, routed)           4.856     5.608    core_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X167Y399       LUT5 (Prop_lut5_I2_O)        0.043     5.651 f  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.498     6.149    core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_16_n_0
    SLICE_X167Y399       LUT5 (Prop_lut5_I4_O)        0.043     6.192 r  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.260     6.452    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1
    SLICE_X166Y399       LUT5 (Prop_lut5_I0_O)        0.043     6.495 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.258     6.753    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]_1
    SLICE_X168Y399       LUT6 (Prop_lut6_I3_O)        0.043     6.796 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.577    11.372    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    13.295 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.295    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.831ns  (logic 2.783ns (21.693%)  route 10.047ns (78.307%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.744     0.744 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           4.791     5.534    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X170Y399       LUT6 (Prop_lut6_I5_O)        0.043     5.577 f  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.337     5.914    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_7_n_0
    SLICE_X170Y399       LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.334     6.291    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[2]
    SLICE_X171Y399       LUT6 (Prop_lut6_I0_O)        0.043     6.334 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.586    10.920    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    12.831 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.831    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.255ns  (logic 2.776ns (22.655%)  route 9.479ns (77.345%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.740     0.740 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=4, routed)           4.409     5.150    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_IN_IBUF[0]
    SLICE_X170Y398       LUT6 (Prop_lut6_I0_O)        0.043     5.193 f  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.094     5.287    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_8_n_0
    SLICE_X170Y398       LUT6 (Prop_lut6_I0_O)        0.043     5.330 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.498     5.827    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[0]
    SLICE_X170Y397       LUT5 (Prop_lut5_I1_O)        0.043     5.870 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.478    10.348    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    12.255 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.255    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     2.136    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.066ns  (logic 1.446ns (23.834%)  route 4.620ns (76.166%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=5, routed)           2.289     2.452    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X170Y398       LUT6 (Prop_lut6_I2_O)        0.028     2.480 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.094     2.573    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[0]_0
    SLICE_X170Y397       LUT5 (Prop_lut5_I3_O)        0.028     2.601 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.238     4.840    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.066 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.066    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.209ns  (logic 1.489ns (23.990%)  route 4.719ns (76.010%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=5, routed)           2.192     2.355    core_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X167Y399       LUT5 (Prop_lut5_I2_O)        0.028     2.383 r  core_inst/JA_FPGA_OUT_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.136     2.519    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1
    SLICE_X166Y399       LUT5 (Prop_lut5_I0_O)        0.028     2.547 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.132     2.679    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]_1
    SLICE_X168Y399       LUT6 (Prop_lut6_I3_O)        0.028     2.707 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.260     4.966    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.209 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.209    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.331ns  (logic 1.449ns (22.895%)  route 4.881ns (77.105%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=5, routed)           2.368     2.532    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X171Y397       LUT6 (Prop_lut6_I4_O)        0.028     2.560 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.187     2.747    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[2]_2
    SLICE_X171Y399       LUT6 (Prop_lut6_I5_O)        0.028     2.775 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.325     5.100    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.331 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.331    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.650ns  (logic 1.437ns (21.609%)  route 5.213ns (78.391%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.154     0.154 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=4, routed)           2.376     2.530    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_IN_IBUF[0]
    SLICE_X170Y396       LUT6 (Prop_lut6_I2_O)        0.028     2.558 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.053     2.611    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[1]_0
    SLICE_X170Y396       LUT6 (Prop_lut6_I2_O)        0.028     2.639 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.783     5.423    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.650 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.650    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    H19                                               0.000     2.500 f  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     2.500    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     3.355 f  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     4.317    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     4.386 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.011     4.397    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.938    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.363ns  (logic 2.424ns (19.611%)  route 9.938ns (80.389%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.709     6.179    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/coreclk_out
    SLICE_X167Y419       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y419       FDRE (Prop_fdre_C_Q)         0.216     6.395 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/Q
                         net (fo=2, routed)           0.537     6.932    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/rx_udp_dest_port[0]
    SLICE_X166Y419       LUT4 (Prop_lut4_I0_O)        0.043     6.975 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6/O
                         net (fo=1, routed)           0.359     7.334    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6_n_0
    SLICE_X166Y419       LUT5 (Prop_lut5_I4_O)        0.043     7.377 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5/O
                         net (fo=1, routed)           0.251     7.628    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5_n_0
    SLICE_X167Y419       LUT6 (Prop_lut6_I5_O)        0.043     7.671 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_3/O
                         net (fo=3, routed)           1.092     8.763    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/match_cond
    SLICE_X171Y408       LUT2 (Prop_lut2_I0_O)        0.043     8.806 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_9/O
                         net (fo=5, routed)           0.139     8.945    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_9_n_0
    SLICE_X171Y408       LUT2 (Prop_lut2_I1_O)        0.043     8.988 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           1.108    10.096    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_hdr_valid_reg_reg_0
    SLICE_X169Y397       LUT6 (Prop_lut6_I1_O)        0.043    10.139 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.736    10.875    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2_n_0
    SLICE_X170Y396       LUT6 (Prop_lut6_I0_O)        0.043    10.918 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.716    16.634    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    18.542 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.542    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 2.440ns (22.132%)  route 8.584ns (77.868%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.709     6.179    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/coreclk_out
    SLICE_X167Y419       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y419       FDRE (Prop_fdre_C_Q)         0.216     6.395 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/Q
                         net (fo=2, routed)           0.537     6.932    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/rx_udp_dest_port[0]
    SLICE_X166Y419       LUT4 (Prop_lut4_I0_O)        0.043     6.975 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6/O
                         net (fo=1, routed)           0.359     7.334    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6_n_0
    SLICE_X166Y419       LUT5 (Prop_lut5_I4_O)        0.043     7.377 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5/O
                         net (fo=1, routed)           0.251     7.628    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5_n_0
    SLICE_X167Y419       LUT6 (Prop_lut6_I5_O)        0.043     7.671 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_3/O
                         net (fo=3, routed)           1.092     8.763    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/match_cond
    SLICE_X171Y408       LUT2 (Prop_lut2_I0_O)        0.043     8.806 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_9/O
                         net (fo=5, routed)           0.139     8.945    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_9_n_0
    SLICE_X171Y408       LUT2 (Prop_lut2_I1_O)        0.043     8.988 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           1.319    10.307    core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1_0
    SLICE_X169Y399       LUT5 (Prop_lut5_I4_O)        0.043    10.350 r  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.310    10.660    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]
    SLICE_X168Y399       LUT6 (Prop_lut6_I0_O)        0.043    10.703 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.577    15.279    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    17.202 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.202    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.783ns  (logic 2.424ns (22.480%)  route 8.359ns (77.520%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.709     6.179    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/coreclk_out
    SLICE_X167Y419       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y419       FDRE (Prop_fdre_C_Q)         0.216     6.395 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_dest_port_reg_reg[0]/Q
                         net (fo=2, routed)           0.537     6.932    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/rx_udp_dest_port[0]
    SLICE_X166Y419       LUT4 (Prop_lut4_I0_O)        0.043     6.975 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6/O
                         net (fo=1, routed)           0.359     7.334    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_6_n_0
    SLICE_X166Y419       LUT5 (Prop_lut5_I4_O)        0.043     7.377 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5/O
                         net (fo=1, routed)           0.251     7.628    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_5_n_0
    SLICE_X167Y419       LUT6 (Prop_lut6_I5_O)        0.043     7.671 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/no_match_reg_i_3/O
                         net (fo=3, routed)           1.092     8.763    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/match_cond
    SLICE_X171Y408       LUT2 (Prop_lut2_I0_O)        0.043     8.806 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_9/O
                         net (fo=5, routed)           0.139     8.945    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_9_n_0
    SLICE_X171Y408       LUT2 (Prop_lut2_I1_O)        0.043     8.988 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_7/O
                         net (fo=5, routed)           1.284    10.272    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/m_udp_hdr_valid_reg_reg_0
    SLICE_X170Y397       LUT6 (Prop_lut6_I1_O)        0.043    10.315 f  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.219    10.534    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X170Y397       LUT5 (Prop_lut5_I0_O)        0.043    10.577 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.478    15.055    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    16.962 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.962    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.719ns  (logic 2.391ns (22.302%)  route 8.329ns (77.698%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        1.727     6.197    core_inst/coreclk_out
    SLICE_X171Y415       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y415       FDRE (Prop_fdre_C_Q)         0.216     6.413 f  core_inst/rx_loopb_reg/Q
                         net (fo=180, routed)         2.426     8.839    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/wr_ptr_commit_reg_reg[0]
    SLICE_X169Y399       LUT3 (Prop_lut3_I2_O)        0.049     8.888 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_18/O
                         net (fo=4, routed)           0.646     9.534    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_18_n_0
    SLICE_X170Y399       LUT6 (Prop_lut6_I1_O)        0.129     9.663 f  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.337     9.999    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_7_n_0
    SLICE_X170Y399       LUT6 (Prop_lut6_I0_O)        0.043    10.042 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.334    10.376    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[2]
    SLICE_X171Y399       LUT6 (Prop_lut6_I0_O)        0.043    10.419 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.586    15.006    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    16.916 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.916    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p fall edge)
                                                      3.200     3.200 f  
    E10                                               0.000     3.200 f  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     3.200 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     5.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     5.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.800ns  (logic 1.388ns (36.532%)  route 2.412ns (63.468%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.773     2.546    core_inst/coreclk_out
    SLICE_X168Y399       FDSE                                         r  core_inst/debug_signals_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y399       FDSE (Prop_fdse_C_Q)         0.118     2.664 f  core_inst/debug_signals_reg[15]/Q
                         net (fo=7, routed)           0.152     2.816    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]_0[15]
    SLICE_X168Y399       LUT6 (Prop_lut6_I2_O)        0.028     2.844 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.260     5.104    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.346 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.346    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.791ns  (logic 1.358ns (35.825%)  route 2.433ns (64.175%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.784     2.557    core_inst/coreclk_out
    SLICE_X170Y399       FDSE                                         r  core_inst/debug_signals_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y399       FDSE (Prop_fdse_C_Q)         0.100     2.657 f  core_inst/debug_signals_reg[10]/Q
                         net (fo=6, routed)           0.108     2.765    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[3]_0[10]
    SLICE_X171Y399       LUT6 (Prop_lut6_I4_O)        0.028     2.793 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.325     5.118    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.348 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.348    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.829ns  (logic 1.355ns (35.377%)  route 2.474ns (64.623%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.784     2.557    core_inst/coreclk_out
    SLICE_X170Y398       FDSE                                         r  core_inst/debug_signals_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y398       FDSE (Prop_fdse_C_Q)         0.100     2.657 f  core_inst/debug_signals_reg[2]/Q
                         net (fo=5, routed)           0.236     2.893    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_3_0[2]
    SLICE_X170Y397       LUT5 (Prop_lut5_I2_O)        0.028     2.921 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.238     5.159    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.386 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.386    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.623ns  (logic 1.383ns (29.918%)  route 3.240ns (70.082%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9592, routed)        0.810     2.583    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/coreclk_out
    SLICE_X175Y399       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y399       FDRE (Prop_fdre_C_Q)         0.100     2.683 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/busy_reg_reg/Q
                         net (fo=4, routed)           0.374     3.057    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/udp_tx_busy
    SLICE_X170Y396       LUT6 (Prop_lut6_I3_O)        0.028     3.085 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.083     3.167    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[1]_1
    SLICE_X170Y396       LUT6 (Prop_lut6_I3_O)        0.028     3.195 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.783     5.979    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     7.206 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.206    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------





