* A basic 5-stage RISC-V Softcore 

The base instruction set is mostly implemented.

** Todo
*** TODO Implement divide
*** TODO Basic branch predictor 
*** TODO Basic Ram/cache hierarchy
** Done
*** DONE data bus
CLOSED: [2025-11-17 Mon 20:25]
*** DONE Implement multiply
CLOSED: [2025-11-17 Mon 20:25]
