--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 135 paths analyzed, 37 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.914ns.
--------------------------------------------------------------------------------

Paths for end point count_13 (SLICE_X21Y21.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.242 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.XQ      Tcko                  0.591   count<0>
                                                       count_0
    SLICE_X21Y15.F1      net (fanout=2)        0.512   count<0>
    SLICE_X21Y15.COUT    Topcyf                1.195   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X21Y16.COUT    Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X21Y17.COUT    Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X21Y18.COUT    Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X21Y19.COUT    Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X21Y20.COUT    Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X21Y21.CLK     Tcinck                0.943   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_xor<13>
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (3.379ns logic, 0.512ns route)
                                                       (86.8% logic, 13.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.736ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.242 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.YQ      Tcko                  0.580   count<0>
                                                       count_1
    SLICE_X21Y15.G4      net (fanout=2)        0.385   count<1>
    SLICE_X21Y15.COUT    Topcyg                1.178   count<0>
                                                       count<1>_rt.1
                                                       Mcount_count_cy<1>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X21Y16.COUT    Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X21Y17.COUT    Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X21Y18.COUT    Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X21Y19.COUT    Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X21Y20.COUT    Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X21Y21.CLK     Tcinck                0.943   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_xor<13>
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (3.351ns logic, 0.385ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.016 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_4 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.XQ      Tcko                  0.591   count<4>
                                                       count_4
    SLICE_X21Y17.F1      net (fanout=2)        0.619   count<4>
    SLICE_X21Y17.COUT    Topcyf                1.195   count<4>
                                                       count<4>_rt.1
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X21Y18.COUT    Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X21Y19.COUT    Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X21Y20.COUT    Tbyp                  0.130   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_cy<11>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   Mcount_count_cy<11>
    SLICE_X21Y21.CLK     Tcinck                0.943   count<12>
                                                       Mcount_count_cy<12>
                                                       Mcount_count_xor<13>
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (3.119ns logic, 0.619ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------

Paths for end point buzzer (SLICE_X23Y22.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          buzzer (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.040ns (0.231 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to buzzer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.XQ      Tcko                  0.591   count<2>
                                                       count_2
    SLICE_X23Y16.F3      net (fanout=2)        0.678   count<2>
    SLICE_X23Y16.COUT    Topcyf                1.195   Madd__old_count_1_Madd_cy<3>
                                                       count<2>_rt
                                                       Madd__old_count_1_Madd_cy<2>
                                                       Madd__old_count_1_Madd_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<3>
    SLICE_X23Y17.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<5>
                                                       Madd__old_count_1_Madd_cy<4>
                                                       Madd__old_count_1_Madd_cy<5>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<5>
    SLICE_X23Y18.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<7>
                                                       Madd__old_count_1_Madd_cy<6>
                                                       Madd__old_count_1_Madd_cy<7>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<7>
    SLICE_X23Y19.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<9>
                                                       Madd__old_count_1_Madd_cy<8>
                                                       Madd__old_count_1_Madd_cy<9>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<9>
    SLICE_X23Y20.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<11>
                                                       Madd__old_count_1_Madd_cy<10>
                                                       Madd__old_count_1_Madd_cy<11>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<11>
    SLICE_X23Y21.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<13>
                                                       Madd__old_count_1_Madd_cy<12>
                                                       Madd__old_count_1_Madd_cy<13>
    SLICE_X23Y22.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<13>
    SLICE_X23Y22.CLK     Tcinck                0.683   buzzer_OBUF
                                                       Madd__old_count_1_Madd_xor<14>
                                                       buzzer
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (3.119ns logic, 0.678ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          buzzer (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.231 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to buzzer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.YQ      Tcko                  0.580   count<0>
                                                       count_1
    SLICE_X23Y15.G2      net (fanout=2)        0.557   count<1>
    SLICE_X23Y15.COUT    Topcyg                1.178   Madd__old_count_1_Madd_cy<1>
                                                       count<1>_rt
                                                       Madd__old_count_1_Madd_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<3>
                                                       Madd__old_count_1_Madd_cy<2>
                                                       Madd__old_count_1_Madd_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<3>
    SLICE_X23Y17.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<5>
                                                       Madd__old_count_1_Madd_cy<4>
                                                       Madd__old_count_1_Madd_cy<5>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<5>
    SLICE_X23Y18.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<7>
                                                       Madd__old_count_1_Madd_cy<6>
                                                       Madd__old_count_1_Madd_cy<7>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<7>
    SLICE_X23Y19.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<9>
                                                       Madd__old_count_1_Madd_cy<8>
                                                       Madd__old_count_1_Madd_cy<9>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<9>
    SLICE_X23Y20.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<11>
                                                       Madd__old_count_1_Madd_cy<10>
                                                       Madd__old_count_1_Madd_cy<11>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<11>
    SLICE_X23Y21.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<13>
                                                       Madd__old_count_1_Madd_cy<12>
                                                       Madd__old_count_1_Madd_cy<13>
    SLICE_X23Y22.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<13>
    SLICE_X23Y22.CLK     Tcinck                0.683   buzzer_OBUF
                                                       Madd__old_count_1_Madd_xor<14>
                                                       buzzer
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (3.221ns logic, 0.557ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          buzzer (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.620ns (Levels of Logic = 8)
  Clock Path Skew:      -0.034ns (0.231 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to buzzer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.XQ      Tcko                  0.591   count<0>
                                                       count_0
    SLICE_X23Y15.F3      net (fanout=2)        0.371   count<0>
    SLICE_X23Y15.COUT    Topcyf                1.195   Madd__old_count_1_Madd_cy<1>
                                                       Madd__old_count_1_Madd_lut<0>_INV_0
                                                       Madd__old_count_1_Madd_cy<0>
                                                       Madd__old_count_1_Madd_cy<1>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<1>
    SLICE_X23Y16.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<3>
                                                       Madd__old_count_1_Madd_cy<2>
                                                       Madd__old_count_1_Madd_cy<3>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<3>
    SLICE_X23Y17.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<5>
                                                       Madd__old_count_1_Madd_cy<4>
                                                       Madd__old_count_1_Madd_cy<5>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<5>
    SLICE_X23Y18.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<7>
                                                       Madd__old_count_1_Madd_cy<6>
                                                       Madd__old_count_1_Madd_cy<7>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<7>
    SLICE_X23Y19.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<9>
                                                       Madd__old_count_1_Madd_cy<8>
                                                       Madd__old_count_1_Madd_cy<9>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<9>
    SLICE_X23Y20.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<11>
                                                       Madd__old_count_1_Madd_cy<10>
                                                       Madd__old_count_1_Madd_cy<11>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<11>
    SLICE_X23Y21.COUT    Tbyp                  0.130   Madd__old_count_1_Madd_cy<13>
                                                       Madd__old_count_1_Madd_cy<12>
                                                       Madd__old_count_1_Madd_cy<13>
    SLICE_X23Y22.CIN     net (fanout=1)        0.000   Madd__old_count_1_Madd_cy<13>
    SLICE_X23Y22.CLK     Tcinck                0.683   buzzer_OBUF
                                                       Madd__old_count_1_Madd_xor<14>
                                                       buzzer
    -------------------------------------------------  ---------------------------
    Total                                      3.620ns (3.249ns logic, 0.371ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Paths for end point count_11 (SLICE_X21Y20.CIN), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.242 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_0 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.XQ      Tcko                  0.591   count<0>
                                                       count_0
    SLICE_X21Y15.F1      net (fanout=2)        0.512   count<0>
    SLICE_X21Y15.COUT    Topcyf                1.195   count<0>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<0>
                                                       Mcount_count_cy<1>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X21Y16.COUT    Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X21Y17.COUT    Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X21Y18.COUT    Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X21Y19.COUT    Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X21Y20.CLK     Tcinck                0.943   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_xor<11>
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (3.249ns logic, 0.512ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.242 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_1 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y15.YQ      Tcko                  0.580   count<0>
                                                       count_1
    SLICE_X21Y15.G4      net (fanout=2)        0.385   count<1>
    SLICE_X21Y15.COUT    Topcyg                1.178   count<0>
                                                       count<1>_rt.1
                                                       Mcount_count_cy<1>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcount_count_cy<1>
    SLICE_X21Y16.COUT    Tbyp                  0.130   count<2>
                                                       Mcount_count_cy<2>
                                                       Mcount_count_cy<3>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X21Y17.COUT    Tbyp                  0.130   count<4>
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X21Y18.COUT    Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X21Y19.COUT    Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X21Y20.CLK     Tcinck                0.943   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_xor<11>
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (3.221ns logic, 0.385ns route)
                                                       (89.3% logic, 10.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_11 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.016 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_4 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.XQ      Tcko                  0.591   count<4>
                                                       count_4
    SLICE_X21Y17.F1      net (fanout=2)        0.619   count<4>
    SLICE_X21Y17.COUT    Topcyf                1.195   count<4>
                                                       count<4>_rt.1
                                                       Mcount_count_cy<4>
                                                       Mcount_count_cy<5>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcount_count_cy<5>
    SLICE_X21Y18.COUT    Tbyp                  0.130   count<6>
                                                       Mcount_count_cy<6>
                                                       Mcount_count_cy<7>
    SLICE_X21Y19.CIN     net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X21Y19.COUT    Tbyp                  0.130   count<8>
                                                       Mcount_count_cy<8>
                                                       Mcount_count_cy<9>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   Mcount_count_cy<9>
    SLICE_X21Y20.CLK     Tcinck                0.943   count<10>
                                                       Mcount_count_cy<10>
                                                       Mcount_count_xor<11>
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (2.989ns logic, 0.619ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_6 (SLICE_X21Y18.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_6 (FF)
  Destination:          count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_6 to count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.XQ      Tcko                  0.473   count<6>
                                                       count_6
    SLICE_X21Y18.F3      net (fanout=2)        0.323   count<6>
    SLICE_X21Y18.CLK     Tckf        (-Th)    -0.847   count<6>
                                                       count<6>_rt.1
                                                       Mcount_count_xor<6>
                                                       count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (1.320ns logic, 0.323ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point count_10 (SLICE_X21Y20.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_10 (FF)
  Destination:          count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_10 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.XQ      Tcko                  0.473   count<10>
                                                       count_10
    SLICE_X21Y20.F3      net (fanout=2)        0.323   count<10>
    SLICE_X21Y20.CLK     Tckf        (-Th)    -0.847   count<10>
                                                       count<10>_rt.1
                                                       Mcount_count_xor<10>
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (1.320ns logic, 0.323ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point count_2 (SLICE_X21Y16.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.XQ      Tcko                  0.473   count<2>
                                                       count_2
    SLICE_X21Y16.F3      net (fanout=2)        0.325   count<2>
    SLICE_X21Y16.CLK     Tckf        (-Th)    -0.847   count<2>
                                                       count<2>_rt.1
                                                       Mcount_count_xor<2>
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (1.320ns logic, 0.325ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.518ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: buzzer_OBUF/CLK
  Logical resource: buzzer/CK
  Location pin: SLICE_X23Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.518ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.741ns (Tch)
  Physical resource: buzzer_OBUF/CLK
  Logical resource: buzzer/CK
  Location pin: SLICE_X23Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.518ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.482ns (674.764MHz) (Tcp)
  Physical resource: buzzer_OBUF/CLK
  Logical resource: buzzer/CK
  Location pin: SLICE_X23Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.914|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 135 paths, 0 nets, and 54 connections

Design statistics:
   Minimum period:   3.914ns{1}   (Maximum frequency: 255.493MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 10 16:45:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



