{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481113907195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481113907195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 20:31:46 2016 " "Processing started: Wed Dec 07 20:31:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481113907195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113907195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fapio -c fapio " "Command: quartus_map --read_settings_files=on --write_settings_files=off fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113907195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481113907632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481113907632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4to16 " "Found entity 1: decoder_4to16" {  } { { "decoder_4to16.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481113924385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fapio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fapio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fapio " "Found entity 1: fapio" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481113924385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch4.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch4 " "Found entity 1: dlatch4" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481113924385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch8.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch8 " "Found entity 1: dlatch8" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481113924401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fapio " "Elaborating entity \"fapio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_CLK " "Pin \"CPU_CLK\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 168 -304 -128 184 "CPU_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_BUSACK " "Pin \"CPU_BUSACK\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 200 -304 -128 216 "CPU_BUSACK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_MREQ " "Pin \"CPU_MREQ\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 232 -304 -128 248 "CPU_MREQ" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPU_RESET " "Pin \"CPU_RESET\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 264 -304 -128 280 "CPU_RESET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK50 " "Pin \"CLK50\" not connected" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 328 -304 -128 344 "CLK50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlatch8 dlatch8:Z80_INT_LATCH " "Elaborating entity \"dlatch8\" for hierarchy \"dlatch8:Z80_INT_LATCH\"" {  } { { "fapio.bdf" "Z80_INT_LATCH" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { -120 920 1080 -8 "Z80_INT_LATCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch8.v(13) " "Verilog HDL Always Construct warning at dlatch8.v(13): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch8.v(17) " "Verilog HDL Always Construct warning at dlatch8.v(17): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch8.v(18) " "Verilog HDL Always Construct warning at dlatch8.v(18): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch8.v(27) " "Verilog HDL Always Construct warning at dlatch8.v(27): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_internal dlatch8.v(10) " "Verilog HDL Always Construct warning at dlatch8.v(10): inferring latch(es) for variable \"q_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[0\] dlatch8.v(10) " "Inferred latch for \"q_internal\[0\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[1\] dlatch8.v(10) " "Inferred latch for \"q_internal\[1\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[2\] dlatch8.v(10) " "Inferred latch for \"q_internal\[2\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[3\] dlatch8.v(10) " "Inferred latch for \"q_internal\[3\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[4\] dlatch8.v(10) " "Inferred latch for \"q_internal\[4\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[5\] dlatch8.v(10) " "Inferred latch for \"q_internal\[5\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[6\] dlatch8.v(10) " "Inferred latch for \"q_internal\[6\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[7\] dlatch8.v(10) " "Inferred latch for \"q_internal\[7\]\" at dlatch8.v(10)" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 "|fapio|dlatch8:Z80_INT_LATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4to16 decoder_4to16:inst12 " "Elaborating entity \"decoder_4to16\" for hierarchy \"decoder_4to16:inst12\"" {  } { { "fapio.bdf" "inst12" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 184 448 680 264 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dlatch4 dlatch4:PORT_WRITE_ADDRESS_LATCH " "Elaborating entity \"dlatch4\" for hierarchy \"dlatch4:PORT_WRITE_ADDRESS_LATCH\"" {  } { { "fapio.bdf" "PORT_WRITE_ADDRESS_LATCH" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 264 920 1080 376 "PORT_WRITE_ADDRESS_LATCH" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481113924432 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q_internal dlatch4.v(13) " "Verilog HDL Always Construct warning at dlatch4.v(13): variable \"q_internal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch4.v(17) " "Verilog HDL Always Construct warning at dlatch4.v(17): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch4.v(18) " "Verilog HDL Always Construct warning at dlatch4.v(18): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data dlatch4.v(27) " "Verilog HDL Always Construct warning at dlatch4.v(27): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q_internal dlatch4.v(10) " "Verilog HDL Always Construct warning at dlatch4.v(10): inferring latch(es) for variable \"q_internal\", which holds its previous value in one or more paths through the always construct" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[0\] dlatch4.v(10) " "Inferred latch for \"q_internal\[0\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[1\] dlatch4.v(10) " "Inferred latch for \"q_internal\[1\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[2\] dlatch4.v(10) " "Inferred latch for \"q_internal\[2\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_internal\[3\] dlatch4.v(10) " "Inferred latch for \"q_internal\[3\]\" at dlatch4.v(10)" {  } { { "dlatch4.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch4.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113924447 "|fapio|dlatch4:PORT_WRITE_ADDRESS_LATCH"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[15\] " "No output dependent on input pin \"CPU_ADDR\[15\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[14\] " "No output dependent on input pin \"CPU_ADDR\[14\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[13\] " "No output dependent on input pin \"CPU_ADDR\[13\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[12\] " "No output dependent on input pin \"CPU_ADDR\[12\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[11\] " "No output dependent on input pin \"CPU_ADDR\[11\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[10\] " "No output dependent on input pin \"CPU_ADDR\[10\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[9\] " "No output dependent on input pin \"CPU_ADDR\[9\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[8\] " "No output dependent on input pin \"CPU_ADDR\[8\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[7\] " "No output dependent on input pin \"CPU_ADDR\[7\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[6\] " "No output dependent on input pin \"CPU_ADDR\[6\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[5\] " "No output dependent on input pin \"CPU_ADDR\[5\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_ADDR\[4\] " "No output dependent on input pin \"CPU_ADDR\[4\]\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 120 -328 -152 136 "CPU_ADDR\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_ADDR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_CLK " "No output dependent on input pin \"CPU_CLK\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 168 -304 -128 184 "CPU_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_BUSACK " "No output dependent on input pin \"CPU_BUSACK\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 200 -304 -128 216 "CPU_BUSACK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_BUSACK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_MREQ " "No output dependent on input pin \"CPU_MREQ\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 232 -304 -128 248 "CPU_MREQ" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_MREQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET " "No output dependent on input pin \"CPU_RESET\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 264 -304 -128 280 "CPU_RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CPU_RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK50 " "No output dependent on input pin \"CLK50\"" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 328 -304 -128 344 "CLK50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481113925603 "|fapio|CLK50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481113925603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "473 " "Implemented 473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481113925603 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481113925603 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1481113925603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "412 " "Implemented 412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481113925603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481113925603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481113925712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 20:32:05 2016 " "Processing ended: Wed Dec 07 20:32:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481113925712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481113925712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481113925712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481113925712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1481113927197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481113927212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 20:32:06 2016 " "Processing started: Wed Dec 07 20:32:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481113927212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1481113927212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fapio -c fapio " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1481113927212 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1481113927353 ""}
{ "Info" "0" "" "Project  = fapio" {  } {  } 0 0 "Project  = fapio" 0 0 "Fitter" 0 0 1481113927353 ""}
{ "Info" "0" "" "Revision = fapio" {  } {  } 0 0 "Revision = fapio" 0 0 "Fitter" 0 0 1481113927353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1481113927447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1481113927447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fapio EPM570T100C5 " "Selected device EPM570T100C5 for design \"fapio\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481113927462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481113927540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481113927540 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481113927603 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481113927603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481113927743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481113927743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481113927743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481113927743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1481113927743 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481113927743 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "148 " "TimeQuest Timing Analyzer is analyzing 148 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1481113927853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fapio.sdc " "Synopsys Design Constraints File file not found: 'fapio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1481113927853 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1481113927853 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1481113927868 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1481113927868 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481113927868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481113927868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CPU_IORQ " "   1.000     CPU_IORQ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481113927868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 STM32_INTVECT_LOAD_H " "   1.000 STM32_INTVECT_LOAD_H" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481113927868 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 STM32_OUTPUT_LATCH_LOAD_H_16 " "   1.000 STM32_OUTPUT_LATCH_LOAD_H_16" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1481113927868 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1481113927868 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481113927884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481113927884 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1481113927884 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst2 Global clock " "Automatically promoted some destinations of signal \"inst2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "STM32_IOWR_INT_L " "Destination \"STM32_IOWR_INT_L\" may be non-global or may not use global clock" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 64 144 320 80 "STM32_IOWR_INT_L" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IOWR_LED " "Destination \"IOWR_LED\" may be non-global or may not use global clock" {  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { -136 144 320 -120 "IOWR_LED" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[7\]~0 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[7\]~0\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[6\]~1 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[6\]~1\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[5\]~2 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[5\]~2\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[4\]~3 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[4\]~3\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[3\]~4 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[3\]~4\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[2\]~5 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[2\]~5\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[1\]~6 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[1\]~6\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:PORT_WRITE_DATA_LATCH\|q\[0\]~7 " "Destination \"dlatch8:PORT_WRITE_DATA_LATCH\|q\[0\]~7\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927900 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1481113927900 ""}  } { { "fapio.bdf" "" { Schematic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/fapio.bdf" { { 48 -56 8 96 "inst2" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1481113927900 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "dlatch8:inst14\|always0~2 Global clock " "Automatically promoted some destinations of signal \"dlatch8:inst14\|always0~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[7\]~0 " "Destination \"dlatch8:inst14\|q\[7\]~0\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[6\]~1 " "Destination \"dlatch8:inst14\|q\[6\]~1\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[5\]~2 " "Destination \"dlatch8:inst14\|q\[5\]~2\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[4\]~3 " "Destination \"dlatch8:inst14\|q\[4\]~3\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[3\]~4 " "Destination \"dlatch8:inst14\|q\[3\]~4\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[2\]~5 " "Destination \"dlatch8:inst14\|q\[2\]~5\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[1\]~6 " "Destination \"dlatch8:inst14\|q\[1\]~6\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst14\|q\[0\]~7 " "Destination \"dlatch8:inst14\|q\[0\]~7\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/" { { 0 { 0 ""} 0 921 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1481113927915 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "dlatch8:inst15\|always0~2 Global clock " "Automatically promoted some destinations of signal \"dlatch8:inst15\|always0~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[7\]~0 " "Destination \"dlatch8:inst15\|q\[7\]~0\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[6\]~1 " "Destination \"dlatch8:inst15\|q\[6\]~1\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[5\]~2 " "Destination \"dlatch8:inst15\|q\[5\]~2\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[4\]~3 " "Destination \"dlatch8:inst15\|q\[4\]~3\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[3\]~4 " "Destination \"dlatch8:inst15\|q\[3\]~4\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[2\]~5 " "Destination \"dlatch8:inst15\|q\[2\]~5\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[1\]~6 " "Destination \"dlatch8:inst15\|q\[1\]~6\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst15\|q\[0\]~7 " "Destination \"dlatch8:inst15\|q\[0\]~7\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/" { { 0 { 0 ""} 0 925 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1481113927915 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "dlatch8:inst20\|always0~2 Global clock " "Automatically promoted some destinations of signal \"dlatch8:inst20\|always0~2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[7\]~0 " "Destination \"dlatch8:inst20\|q\[7\]~0\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[6\]~1 " "Destination \"dlatch8:inst20\|q\[6\]~1\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[5\]~2 " "Destination \"dlatch8:inst20\|q\[5\]~2\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[4\]~3 " "Destination \"dlatch8:inst20\|q\[4\]~3\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[3\]~4 " "Destination \"dlatch8:inst20\|q\[3\]~4\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[2\]~5 " "Destination \"dlatch8:inst20\|q\[2\]~5\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[1\]~6 " "Destination \"dlatch8:inst20\|q\[1\]~6\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "dlatch8:inst20\|q\[0\]~7 " "Destination \"dlatch8:inst20\|q\[0\]~7\" may be non-global or may not use global clock" {  } { { "dlatch8.v" "" { Text "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/dlatch8.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1481113927915 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/" { { 0 { 0 ""} 0 929 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1481113927915 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1481113927915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1481113927915 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1481113927931 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1481113927947 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1481113927947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1481113927947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481113927947 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113928009 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1481113928009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481113928165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113928542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481113928542 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481113928683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113928683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481113928714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1481113928996 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481113928996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1481113929621 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1481113929621 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481113929621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113929621 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1481113929652 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481113929652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/output_files/fapio.fit.smsg " "Generated suppressed messages file C:/Users/Allen/Desktop/fap_ioboard/fapio_cpldcode570/output_files/fapio.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481113929777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481113929871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 20:32:09 2016 " "Processing ended: Wed Dec 07 20:32:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481113929871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481113929871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481113929871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481113929871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1481113931152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481113931168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 20:32:10 2016 " "Processing started: Wed Dec 07 20:32:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481113931168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1481113931168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fapio -c fapio " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1481113931168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1481113931527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1481113931589 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1481113931605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481113931793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 20:32:11 2016 " "Processing ended: Wed Dec 07 20:32:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481113931793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481113931793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481113931793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1481113931793 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1481113932652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1481113933496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481113933496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 20:32:13 2016 " "Processing started: Wed Dec 07 20:32:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481113933496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113933496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fapio -c fapio " "Command: quartus_sta fapio -c fapio" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113933496 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1481113933668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113933839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113933839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113933918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113933918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934761 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "148 " "TimeQuest Timing Analyzer is analyzing 148 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934824 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fapio.sdc " "Synopsys Design Constraints File file not found: 'fapio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934871 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934871 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STM32_OUTPUT_LATCH_LOAD_H_16 STM32_OUTPUT_LATCH_LOAD_H_16 " "create_clock -period 1.000 -name STM32_OUTPUT_LATCH_LOAD_H_16 STM32_OUTPUT_LATCH_LOAD_H_16" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481113934871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name STM32_INTVECT_LOAD_H STM32_INTVECT_LOAD_H " "create_clock -period 1.000 -name STM32_INTVECT_LOAD_H STM32_INTVECT_LOAD_H" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481113934871 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU_IORQ CPU_IORQ " "create_clock -period 1.000 -name CPU_IORQ CPU_IORQ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1481113934871 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934871 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1481113934871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934886 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1481113934902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481113934918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481113934918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CPU_IORQ  " "   -2.289              -2.289 CPU_IORQ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481113934918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 STM32_INTVECT_LOAD_H  " "   -2.289              -2.289 STM32_INTVECT_LOAD_H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481113934918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 STM32_OUTPUT_LATCH_LOAD_H_16  " "   -2.289              -2.289 STM32_OUTPUT_LATCH_LOAD_H_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1481113934918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934918 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113934949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481113935043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 20:32:15 2016 " "Processing ended: Wed Dec 07 20:32:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481113935043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481113935043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481113935043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113935043 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1481113935871 ""}
