|counter
reset => reset.IN2
clock => clock.IN2
s0 => d0.IN1
s0 => d1.IN1
s0 => d1.IN0
s0 => d0.IN1
s0 => d1.IN1
s0 => d1.IN0
s1 => d0.IN1
s1 => d1.IN1
s1 => d1.IN1
q0 <= d_ff:d_ff0.Q
q1 <= d_ff:d_ff1.Q


|counter|d_ff:d_ff0
reset => Q~reg0.ACLR
clock => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|counter|d_ff:d_ff1
reset => Q~reg0.ACLR
clock => Q~reg0.CLK
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


