

================================================================
== Vitis HLS Report for 'Process_N'
================================================================
* Date:           Fri Jan  9 14:22:27 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.242 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.44>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read13 = muxlogic"   --->   Operation 3 'muxlogic' 'muxLogicCE_to_p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.44ns)   --->   "%p_read13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [Infeasi_Res_S2.cpp:24]   --->   Operation 4 'read' 'p_read13' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_22 = muxlogic"   --->   Operation 5 'muxlogic' 'muxLogicCE_to_p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.44ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [Infeasi_Res_S2.cpp:24]   --->   Operation 6 'read' 'p_read_22' <Predicate = true> <Delay = 0.44> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 7 [1/1] (0.86ns)   --->   "%add_ln24 = add i32 %p_read_22, i32 7" [Infeasi_Res_S2.cpp:24]   --->   Operation 7 'add' 'add_ln24' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln24, i32 31" [Infeasi_Res_S2.cpp:24]   --->   Operation 8 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.86ns)   --->   "%sub_ln24 = sub i32 4294967289, i32 %p_read_22" [Infeasi_Res_S2.cpp:24]   --->   Operation 9 'sub' 'sub_ln24' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %sub_ln24, i32 3, i32 31" [Infeasi_Res_S2.cpp:24]   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i29 %tmp" [Infeasi_Res_S2.cpp:24]   --->   Operation 11 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.86ns)   --->   "%sub_ln24_1 = sub i30 0, i30 %zext_ln24" [Infeasi_Res_S2.cpp:24]   --->   Operation 12 'sub' 'sub_ln24_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln24, i32 3, i32 31" [Infeasi_Res_S2.cpp:24]   --->   Operation 13 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i29 %tmp_2" [Infeasi_Res_S2.cpp:24]   --->   Operation 14 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.51ns)   --->   "%select_ln24 = select i1 %tmp_1, i30 %sub_ln24_1, i30 %zext_ln24_1" [Infeasi_Res_S2.cpp:24]   --->   Operation 15 'select' 'select_ln24' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i30 %select_ln24" [Infeasi_Res_S2.cpp:24]   --->   Operation 16 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.86ns)   --->   "%add_ln25 = add i32 %p_read13, i32 7" [Infeasi_Res_S2.cpp:25]   --->   Operation 17 'add' 'add_ln25' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln25, i32 31" [Infeasi_Res_S2.cpp:25]   --->   Operation 18 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.86ns)   --->   "%sub_ln25 = sub i32 4294967289, i32 %p_read13" [Infeasi_Res_S2.cpp:25]   --->   Operation 19 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %sub_ln25, i32 3, i32 31" [Infeasi_Res_S2.cpp:25]   --->   Operation 20 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i29 %tmp_3" [Infeasi_Res_S2.cpp:25]   --->   Operation 21 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%sub_ln25_1 = sub i30 0, i30 %zext_ln25" [Infeasi_Res_S2.cpp:25]   --->   Operation 22 'sub' 'sub_ln25_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln25, i32 3, i32 31" [Infeasi_Res_S2.cpp:25]   --->   Operation 23 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i29 %tmp_4" [Infeasi_Res_S2.cpp:25]   --->   Operation 24 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.51ns)   --->   "%select_ln25 = select i1 %tmp_5, i30 %sub_ln25_1, i30 %zext_ln25_1" [Infeasi_Res_S2.cpp:25]   --->   Operation 25 'select' 'select_ln25' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i30 %select_ln25" [Infeasi_Res_S2.cpp:25]   --->   Operation 26 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 <undef>, i32 %sext_ln25" [Infeasi_Res_S2.cpp:26]   --->   Operation 27 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv_s, i32 %sext_ln24" [Infeasi_Res_S2.cpp:26]   --->   Operation 28 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %sext_ln25" [Infeasi_Res_S2.cpp:26]   --->   Operation 29 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %sext_ln24" [Infeasi_Res_S2.cpp:26]   --->   Operation 30 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i128 %mrv_3" [Infeasi_Res_S2.cpp:26]   --->   Operation 31 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_p_read13  (muxlogic   ) [ 000]
p_read13                (read       ) [ 001]
muxLogicCE_to_p_read_22 (muxlogic   ) [ 000]
p_read_22               (read       ) [ 001]
add_ln24                (add        ) [ 000]
tmp_1                   (bitselect  ) [ 000]
sub_ln24                (sub        ) [ 000]
tmp                     (partselect ) [ 000]
zext_ln24               (zext       ) [ 000]
sub_ln24_1              (sub        ) [ 000]
tmp_2                   (partselect ) [ 000]
zext_ln24_1             (zext       ) [ 000]
select_ln24             (select     ) [ 000]
sext_ln24               (sext       ) [ 000]
add_ln25                (add        ) [ 000]
tmp_5                   (bitselect  ) [ 000]
sub_ln25                (sub        ) [ 000]
tmp_3                   (partselect ) [ 000]
zext_ln25               (zext       ) [ 000]
sub_ln25_1              (sub        ) [ 000]
tmp_4                   (partselect ) [ 000]
zext_ln25_1             (zext       ) [ 000]
select_ln25             (select     ) [ 000]
sext_ln25               (sext       ) [ 000]
mrv_s                   (insertvalue) [ 000]
mrv_1                   (insertvalue) [ 000]
mrv_2                   (insertvalue) [ 000]
mrv_3                   (insertvalue) [ 000]
ret_ln26                (ret        ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="p_read13_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read_22_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="muxLogicCE_to_p_read13_fu_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read13/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="muxLogicCE_to_p_read_22_fu_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_22/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="add_ln24_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="1"/>
<pin id="40" dir="0" index="1" bw="4" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="tmp_1_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="1" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="6" slack="0"/>
<pin id="47" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="sub_ln24_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="1"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="29" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="0" index="3" bw="6" slack="0"/>
<pin id="61" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln24_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="29" slack="0"/>
<pin id="68" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln24_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="29" slack="0"/>
<pin id="73" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="29" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="0" index="3" bw="6" slack="0"/>
<pin id="81" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln24_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="29" slack="0"/>
<pin id="88" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="select_ln24_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="30" slack="0"/>
<pin id="93" dir="0" index="2" bw="29" slack="0"/>
<pin id="94" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln24_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="30" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln25_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_5_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sub_ln25_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="29" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln25_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="29" slack="0"/>
<pin id="132" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sub_ln25_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="29" slack="0"/>
<pin id="137" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="29" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="0" index="3" bw="6" slack="0"/>
<pin id="145" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln25_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="29" slack="0"/>
<pin id="152" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln25_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="30" slack="0"/>
<pin id="157" dir="0" index="2" bw="29" slack="0"/>
<pin id="158" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln25_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="30" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="128" slack="0"/>
<pin id="168" dir="0" index="1" bw="30" slack="0"/>
<pin id="169" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="0" index="1" bw="30" slack="0"/>
<pin id="175" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="0"/>
<pin id="180" dir="0" index="1" bw="30" slack="0"/>
<pin id="181" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="0"/>
<pin id="186" dir="0" index="1" bw="30" slack="0"/>
<pin id="187" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="p_read13_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read13 "/>
</bind>
</comp>

<comp id="196" class="1005" name="p_read_22_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="38" pin="2"/><net_sink comp="43" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="43" pin=2"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="51" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="69"><net_src comp="56" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="66" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="38" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="76" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="43" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="70" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="102" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="115" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="120" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="102" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="107" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="134" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="98" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="162" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="98" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="22" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="199"><net_src comp="28" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="51" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Process_N : p_read | {1 }
	Port: Process_N : p_read1 | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		tmp : 1
		zext_ln24 : 2
		sub_ln24_1 : 3
		tmp_2 : 1
		zext_ln24_1 : 2
		select_ln24 : 4
		sext_ln24 : 5
		tmp_5 : 1
		tmp_3 : 1
		zext_ln25 : 2
		sub_ln25_1 : 3
		tmp_4 : 1
		zext_ln25_1 : 2
		select_ln25 : 4
		sext_ln25 : 5
		mrv_s : 6
		mrv_1 : 7
		mrv_2 : 8
		mrv_3 : 9
		ret_ln26 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |         sub_ln24_fu_51        |    0    |    32   |
|    sub   |        sub_ln24_1_fu_70       |    0    |    29   |
|          |        sub_ln25_fu_115        |    0    |    32   |
|          |       sub_ln25_1_fu_134       |    0    |    29   |
|----------|-------------------------------|---------|---------|
|    add   |         add_ln24_fu_38        |    0    |    32   |
|          |        add_ln25_fu_102        |    0    |    32   |
|----------|-------------------------------|---------|---------|
|  select  |       select_ln24_fu_90       |    0    |    28   |
|          |       select_ln25_fu_154      |    0    |    28   |
|----------|-------------------------------|---------|---------|
|   read   |      p_read13_read_fu_22      |    0    |    0    |
|          |      p_read_22_read_fu_28     |    0    |    0    |
|----------|-------------------------------|---------|---------|
| muxlogic |  muxLogicCE_to_p_read13_fu_34 |    0    |    0    |
|          | muxLogicCE_to_p_read_22_fu_36 |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|          tmp_1_fu_43          |    0    |    0    |
|          |          tmp_5_fu_107         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_56           |    0    |    0    |
|partselect|          tmp_2_fu_76          |    0    |    0    |
|          |          tmp_3_fu_120         |    0    |    0    |
|          |          tmp_4_fu_140         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln24_fu_66        |    0    |    0    |
|   zext   |       zext_ln24_1_fu_86       |    0    |    0    |
|          |        zext_ln25_fu_130       |    0    |    0    |
|          |       zext_ln25_1_fu_150      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |        sext_ln24_fu_98        |    0    |    0    |
|          |        sext_ln25_fu_162       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          mrv_s_fu_166         |    0    |    0    |
|insertvalue|          mrv_1_fu_172         |    0    |    0    |
|          |          mrv_2_fu_178         |    0    |    0    |
|          |          mrv_3_fu_184         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   242   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| p_read13_reg_190|   32   |
|p_read_22_reg_196|   32   |
+-----------------+--------+
|      Total      |   64   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   242  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   242  |
+-----------+--------+--------+
