&nb_service->global.sec_ovrd_low = 0xf0070000
&nb_service->global.sec_ovrd_high = 0xf0070004
&nb_service->global.cpus_secure = 0xf0070008
&nb_service->global.fabric_software_reset = 0xf007003c
&nb_service->global.acf_base_high = 0xf0070060
&nb_service->global.acf_base_low = 0xf0070064
&nb_service->global.acf_control_override = 0xf0070068
&nb_service->global.lgic_base_high = 0xf007006c
&nb_service->global.lgic_base_low = 0xf0070070
&nb_service->global.sb_pos_error_log_1 = 0xf0070084
&nb_service->global.sb_pos_error_log_0 = 0xf0070088
&nb_service->global.c2swb_config = 0xf007008c
&nb_service->global.msix_error_log = 0xf0070090
&nb_service->global.acf_misc = 0xf00700d0
&nb_service->global.config_bus_control = 0xf00700d4
&nb_service->global.pos_id_match = 0xf00700e0
&nb_service->global.sb_sel_override_awuser = 0xf00700f0
&nb_service->global.sb_override_awuser = 0xf00700f4
&nb_service->global.sb_sel_override_aruser = 0xf00700f8
&nb_service->global.sb_override_aruser = 0xf00700fc
&nb_service->global.wr_mixer = 0xf0070110
&nb_service->global.rd_mixer = 0xf0070114
&nb_service->acf.pwr = 0xf0070200
&nb_service->acf.misc = 0xf0070204
&nb_service->acf.iocache = 0xf0070210
&nb_service->acf.hash_0_low = 0xf0070220
&nb_service->acf.hash_0_high = 0xf0070224
&nb_service->acf.hash_1_low = 0xf0070228
&nb_service->acf.hash_1_high = 0xf007022c
&nb_service->acf.hash_2_low = 0xf0070230
&nb_service->acf.hash_2_high = 0xf0070234
&nb_service->acf.sport0_qos = 0xf0070300
&nb_service->acf.sport1_qos = 0xf0070310
&nb_service->acf.sport2_qos = 0xf0070320
&nb_service->acf.sport3_qos = 0xf0070330
&nb_service->acf.sport4_qos = 0xf0070340
&nb_service->acf.sport5_qos = 0xf0070350
&nb_service->acf.sport6_qos = 0xf0070360
&nb_service->acf.mport0_qos = 0xf00703a0
&nb_service->coresight.pd = 0xf0070400
&nb_service->coresight.ctm = 0xf0070404
&nb_service->coresight.dbgromaddr = 0xf0070408
&nb_service->coresight.targetid = 0xf0070410
&nb_service->coresight.targetid0 = 0xf0070414
&nb_service->coresight.cti_0 = 0xf0070418
&nb_service->coresight.cti_1 = 0xf007041c
&nb_service->coresight.stm = 0xf0070420
&nb_service->coresight.rom = 0xf0070424
&nb_service->coresight.dapapbap = 0xf0070430
&nb_service->coresight.dapaxiap0 = 0xf0070434
&nb_service->coresight.dapaxiap1 = 0xf0070438
&nb_service->vgic[0].allowed_cores = 0xf0070600
&nb_service->vgic[1].allowed_cores = 0xf0070608
&nb_service->vgic[2].allowed_cores = 0xf0070610
&nb_service->vgic[3].allowed_cores = 0xf0070618
&nb_service->vgic[4].allowed_cores = 0xf0070620
&nb_service->vgic[5].allowed_cores = 0xf0070628
&nb_service->vgic[6].allowed_cores = 0xf0070630
&nb_service->vgic[7].allowed_cores = 0xf0070638
&nb_service->vgic[8].allowed_cores = 0xf0070640
&nb_service->vgic[9].allowed_cores = 0xf0070648
&nb_service->vgic[10].allowed_cores = 0xf0070650
&nb_service->vgic[11].allowed_cores = 0xf0070658
&nb_service->vgic[12].allowed_cores = 0xf0070660
&nb_service->vgic[13].allowed_cores = 0xf0070668
&nb_service->vgic[14].allowed_cores = 0xf0070670
&nb_service->vgic[15].allowed_cores = 0xf0070678
&nb_service->sb2nb_port[0].wr_split_control = 0xf0070800
&nb_service->sb2nb_port[0].rd_rob_control = 0xf0070808
&nb_service->sb2nb_port[0].iommu_cfg = 0xf0070810
&nb_service->sb2nb_port[0].iommu_axaddr_l = 0xf0070814
&nb_service->sb2nb_port[0].iommu_axaddr_h = 0xf0070818
&nb_service->sb2nb_port[0].force_same_id_mask_0 = 0xf0070820
&nb_service->sb2nb_port[0].force_same_id_value_0 = 0xf0070824
&nb_service->sb2nb_port[0].force_same_id_mask_1 = 0xf0070828
&nb_service->sb2nb_port[0].force_same_id_value_1 = 0xf007082c
&nb_service->sb2nb_port[0].power = 0xf0070830
&nb_service->sb2nb_port[0].attr_sel_cache_hit = 0xf0070840
&nb_service->sb2nb_port[0].attr_sel_cache_pad = 0xf0070844
&nb_service->sb2nb_port[0].attr_sel_force_order = 0xf0070848
&nb_service->sb2nb_port[0].attr_sel_force_order_group = 0xf007084c
&nb_service->sb2nb_port[0].attr_sel_tml_hit = 0xf0070850
&nb_service->sb2nb_port[0].attr_sel_tdl_hit = 0xf0070854
&nb_service->sb2nb_port[0].attr_sel_tml_target = 0xf0070858
&nb_service->sb2nb_port[0].attr_sel_logger_attr_l = 0xf007085c
&nb_service->sb2nb_port[0].attr_sel_logger_attr_h = 0xf0070860
&nb_service->sb2nb_port[0].attr_sel_iommu_bypass = 0xf0070864
&nb_service->sb2nb_port[0].attr_sel_iommu_context = 0xf0070868
&nb_service->sb2nb_port[0].attr_sel_cache_hit_rd = 0xf0070870
&nb_service->sb2nb_port[0].attr_sel_cache_alloc = 0xf0070874
&nb_service->sb2nb_port[1].wr_split_control = 0xf0070880
&nb_service->sb2nb_port[1].rd_rob_control = 0xf0070888
&nb_service->sb2nb_port[1].iommu_cfg = 0xf0070890
&nb_service->sb2nb_port[1].iommu_axaddr_l = 0xf0070894
&nb_service->sb2nb_port[1].iommu_axaddr_h = 0xf0070898
&nb_service->sb2nb_port[1].force_same_id_mask_0 = 0xf00708a0
&nb_service->sb2nb_port[1].force_same_id_value_0 = 0xf00708a4
&nb_service->sb2nb_port[1].force_same_id_mask_1 = 0xf00708a8
&nb_service->sb2nb_port[1].force_same_id_value_1 = 0xf00708ac
&nb_service->sb2nb_port[1].power = 0xf00708b0
&nb_service->sb2nb_port[1].attr_sel_cache_hit = 0xf00708c0
&nb_service->sb2nb_port[1].attr_sel_cache_pad = 0xf00708c4
&nb_service->sb2nb_port[1].attr_sel_force_order = 0xf00708c8
&nb_service->sb2nb_port[1].attr_sel_force_order_group = 0xf00708cc
&nb_service->sb2nb_port[1].attr_sel_tml_hit = 0xf00708d0
&nb_service->sb2nb_port[1].attr_sel_tdl_hit = 0xf00708d4
&nb_service->sb2nb_port[1].attr_sel_tml_target = 0xf00708d8
&nb_service->sb2nb_port[1].attr_sel_logger_attr_l = 0xf00708dc
&nb_service->sb2nb_port[1].attr_sel_logger_attr_h = 0xf00708e0
&nb_service->sb2nb_port[1].attr_sel_iommu_bypass = 0xf00708e4
&nb_service->sb2nb_port[1].attr_sel_iommu_context = 0xf00708e8
&nb_service->sb2nb_port[1].attr_sel_cache_hit_rd = 0xf00708f0
&nb_service->sb2nb_port[1].attr_sel_cache_alloc = 0xf00708f4
&nb_service->sb2nb_port[2].wr_split_control = 0xf0070900
&nb_service->sb2nb_port[2].rd_rob_control = 0xf0070908
&nb_service->sb2nb_port[2].iommu_cfg = 0xf0070910
&nb_service->sb2nb_port[2].iommu_axaddr_l = 0xf0070914
&nb_service->sb2nb_port[2].iommu_axaddr_h = 0xf0070918
&nb_service->sb2nb_port[2].force_same_id_mask_0 = 0xf0070920
&nb_service->sb2nb_port[2].force_same_id_value_0 = 0xf0070924
&nb_service->sb2nb_port[2].force_same_id_mask_1 = 0xf0070928
&nb_service->sb2nb_port[2].force_same_id_value_1 = 0xf007092c
&nb_service->sb2nb_port[2].power = 0xf0070930
&nb_service->sb2nb_port[2].attr_sel_cache_hit = 0xf0070940
&nb_service->sb2nb_port[2].attr_sel_cache_pad = 0xf0070944
&nb_service->sb2nb_port[2].attr_sel_force_order = 0xf0070948
&nb_service->sb2nb_port[2].attr_sel_force_order_group = 0xf007094c
&nb_service->sb2nb_port[2].attr_sel_tml_hit = 0xf0070950
&nb_service->sb2nb_port[2].attr_sel_tdl_hit = 0xf0070954
&nb_service->sb2nb_port[2].attr_sel_tml_target = 0xf0070958
&nb_service->sb2nb_port[2].attr_sel_logger_attr_l = 0xf007095c
&nb_service->sb2nb_port[2].attr_sel_logger_attr_h = 0xf0070960
&nb_service->sb2nb_port[2].attr_sel_iommu_bypass = 0xf0070964
&nb_service->sb2nb_port[2].attr_sel_iommu_context = 0xf0070968
&nb_service->sb2nb_port[2].attr_sel_cache_hit_rd = 0xf0070970
&nb_service->sb2nb_port[2].attr_sel_cache_alloc = 0xf0070974
&nb_service->sb2nb_port[3].wr_split_control = 0xf0070980
&nb_service->sb2nb_port[3].rd_rob_control = 0xf0070988
&nb_service->sb2nb_port[3].iommu_cfg = 0xf0070990
&nb_service->sb2nb_port[3].iommu_axaddr_l = 0xf0070994
&nb_service->sb2nb_port[3].iommu_axaddr_h = 0xf0070998
&nb_service->sb2nb_port[3].force_same_id_mask_0 = 0xf00709a0
&nb_service->sb2nb_port[3].force_same_id_value_0 = 0xf00709a4
&nb_service->sb2nb_port[3].force_same_id_mask_1 = 0xf00709a8
&nb_service->sb2nb_port[3].force_same_id_value_1 = 0xf00709ac
&nb_service->sb2nb_port[3].power = 0xf00709b0
&nb_service->sb2nb_port[3].attr_sel_cache_hit = 0xf00709c0
&nb_service->sb2nb_port[3].attr_sel_cache_pad = 0xf00709c4
&nb_service->sb2nb_port[3].attr_sel_force_order = 0xf00709c8
&nb_service->sb2nb_port[3].attr_sel_force_order_group = 0xf00709cc
&nb_service->sb2nb_port[3].attr_sel_tml_hit = 0xf00709d0
&nb_service->sb2nb_port[3].attr_sel_tdl_hit = 0xf00709d4
&nb_service->sb2nb_port[3].attr_sel_tml_target = 0xf00709d8
&nb_service->sb2nb_port[3].attr_sel_logger_attr_l = 0xf00709dc
&nb_service->sb2nb_port[3].attr_sel_logger_attr_h = 0xf00709e0
&nb_service->sb2nb_port[3].attr_sel_iommu_bypass = 0xf00709e4
&nb_service->sb2nb_port[3].attr_sel_iommu_context = 0xf00709e8
&nb_service->sb2nb_port[3].attr_sel_cache_hit_rd = 0xf00709f0
&nb_service->sb2nb_port[3].attr_sel_cache_alloc = 0xf00709f4
&nb_service->system_counter.cnt_control = 0xf0071000
&nb_service->system_counter.cnt_base_freq = 0xf0071004
&nb_service->system_counter.cnt_low = 0xf0071008
&nb_service->system_counter.cnt_high = 0xf007100c
&nb_service->system_counter.cnt_init_low = 0xf0071010
&nb_service->system_counter.cnt_init_high = 0xf0071014
&nb_service->pwr_ctl.ram = 0xf0071108
&nb_service->pwr_ctl.clocks = 0xf0071110
&nb_service->semaphores[0].lockn = 0xf0071400
&nb_service->semaphores[1].lockn = 0xf0071404
&nb_service->semaphores[2].lockn = 0xf0071408
&nb_service->semaphores[3].lockn = 0xf007140c
&nb_service->semaphores[4].lockn = 0xf0071410
&nb_service->semaphores[5].lockn = 0xf0071414
&nb_service->semaphores[6].lockn = 0xf0071418
&nb_service->semaphores[7].lockn = 0xf007141c
&nb_service->semaphores[8].lockn = 0xf0071420
&nb_service->semaphores[9].lockn = 0xf0071424
&nb_service->semaphores[10].lockn = 0xf0071428
&nb_service->semaphores[11].lockn = 0xf007142c
&nb_service->semaphores[12].lockn = 0xf0071430
&nb_service->semaphores[13].lockn = 0xf0071434
&nb_service->semaphores[14].lockn = 0xf0071438
&nb_service->semaphores[15].lockn = 0xf007143c
&nb_service->semaphores[16].lockn = 0xf0071440
&nb_service->semaphores[17].lockn = 0xf0071444
&nb_service->semaphores[18].lockn = 0xf0071448
&nb_service->semaphores[19].lockn = 0xf007144c
&nb_service->semaphores[20].lockn = 0xf0071450
&nb_service->semaphores[21].lockn = 0xf0071454
&nb_service->semaphores[22].lockn = 0xf0071458
&nb_service->semaphores[23].lockn = 0xf007145c
&nb_service->semaphores[24].lockn = 0xf0071460
&nb_service->semaphores[25].lockn = 0xf0071464
&nb_service->semaphores[26].lockn = 0xf0071468
&nb_service->semaphores[27].lockn = 0xf007146c
&nb_service->semaphores[28].lockn = 0xf0071470
&nb_service->semaphores[29].lockn = 0xf0071474
&nb_service->semaphores[30].lockn = 0xf0071478
&nb_service->semaphores[31].lockn = 0xf007147c
&nb_service->semaphores[32].lockn = 0xf0071480
&nb_service->semaphores[33].lockn = 0xf0071484
&nb_service->semaphores[34].lockn = 0xf0071488
&nb_service->semaphores[35].lockn = 0xf007148c
&nb_service->semaphores[36].lockn = 0xf0071490
&nb_service->semaphores[37].lockn = 0xf0071494
&nb_service->semaphores[38].lockn = 0xf0071498
&nb_service->semaphores[39].lockn = 0xf007149c
&nb_service->semaphores[40].lockn = 0xf00714a0
&nb_service->semaphores[41].lockn = 0xf00714a4
&nb_service->semaphores[42].lockn = 0xf00714a8
&nb_service->semaphores[43].lockn = 0xf00714ac
&nb_service->semaphores[44].lockn = 0xf00714b0
&nb_service->semaphores[45].lockn = 0xf00714b4
&nb_service->semaphores[46].lockn = 0xf00714b8
&nb_service->semaphores[47].lockn = 0xf00714bc
&nb_service->semaphores[48].lockn = 0xf00714c0
&nb_service->semaphores[49].lockn = 0xf00714c4
&nb_service->semaphores[50].lockn = 0xf00714c8
&nb_service->semaphores[51].lockn = 0xf00714cc
&nb_service->semaphores[52].lockn = 0xf00714d0
&nb_service->semaphores[53].lockn = 0xf00714d4
&nb_service->semaphores[54].lockn = 0xf00714d8
&nb_service->semaphores[55].lockn = 0xf00714dc
&nb_service->semaphores[56].lockn = 0xf00714e0
&nb_service->semaphores[57].lockn = 0xf00714e4
&nb_service->semaphores[58].lockn = 0xf00714e8
&nb_service->semaphores[59].lockn = 0xf00714ec
&nb_service->semaphores[60].lockn = 0xf00714f0
&nb_service->semaphores[61].lockn = 0xf00714f4
&nb_service->semaphores[62].lockn = 0xf00714f8
&nb_service->semaphores[63].lockn = 0xf00714fc
&nb_service->debug.rsv0 = 0xf0071a20
&nb_service->debug.rsv1 = 0xf0071a24
&nb_service->debug.rsv2 = 0xf0071a30
&nb_service->debug.rsv3 = 0xf0071a34
&nb_service->debug.track_dump_ctrl = 0xf0071b00
&nb_service->debug.track_dump_rdata_0 = 0xf0071b04
&nb_service->debug.track_dump_rdata_1 = 0xf0071b08
&nb_service->debug.buffers_empty = 0xf0071b24
&nb_service->debug.pos_track_dump_ctrl = 0xf0071b30
&nb_service->debug.pos_track_dump_rdata_0 = 0xf0071b34
&nb_service->debug.pos_track_dump_rdata_1 = 0xf0071b38
&nb_service->debug.c2swb_track_dump_ctrl = 0xf0071b40
&nb_service->debug.c2swb_track_dump_rdata_0 = 0xf0071b44
&nb_service->debug.c2swb_track_dump_rdata_1 = 0xf0071b48
&nb_service->debug.pmu = 0xf0071b80
&nb_service->debug.pmu_sec = 0xf0071b84
&nb_service->sb_int_out[0].conf = 0xf0071c00
&nb_service->sb_int_out[1].conf = 0xf0071c10
&nb_service->sb_int_out[2].conf = 0xf0071c20
&nb_service->sb_int_out[3].conf = 0xf0071c30
&nb_service->sb_int_out[4].conf = 0xf0071c40
&nb_service->sb_int_out[5].conf = 0xf0071c50
&nb_service->sb_int_out[6].conf = 0xf0071c60
&nb_service->sb_int_out[7].conf = 0xf0071c70
&nb_service->sb_int_out[8].conf = 0xf0071c80
&nb_service->sb_int_out[9].conf = 0xf0071c90
&nb_service->error_intc[0] = 0xf0073000
&nb_service->error_intc[1] = 0xf0073004
&nb_service->error_intc[2] = 0xf0073008
&nb_service->error_intc[3] = 0xf007300c
&nb_service->error_intc[4] = 0xf0073010
&nb_service->error_intc[5] = 0xf0073014
&nb_service->error_intc[6] = 0xf0073018
&nb_service->error_intc[7] = 0xf007301c
&nb_service->error_intc[8] = 0xf0073020
&nb_service->error_intc[9] = 0xf0073024
&nb_service->error_intc[10] = 0xf0073028
&nb_service->error_intc[11] = 0xf007302c
&nb_service->error_intc[12] = 0xf0073030
&nb_service->error_intc[13] = 0xf0073034
&nb_service->error_intc[14] = 0xf0073038
&nb_service->error_intc[15] = 0xf007303c
&nb_service->coresight_intc[0] = 0xf0073200
&nb_service->coresight_intc[1] = 0xf0073204
&nb_service->coresight_intc[2] = 0xf0073208
&nb_service->coresight_intc[3] = 0xf007320c
&nb_service->coresight_intc[4] = 0xf0073210
&nb_service->coresight_intc[5] = 0xf0073214
&nb_service->coresight_intc[6] = 0xf0073218
&nb_service->coresight_intc[7] = 0xf007321c
&nb_service->coresight_intc[8] = 0xf0073220
&nb_service->coresight_intc[9] = 0xf0073224
&nb_service->coresight_intc[10] = 0xf0073228
&nb_service->coresight_intc[11] = 0xf007322c
&nb_service->coresight_intc[12] = 0xf0073230
&nb_service->coresight_intc[13] = 0xf0073234
&nb_service->coresight_intc[14] = 0xf0073238
&nb_service->coresight_intc[15] = 0xf007323c
&nb_service->iommu_intc[0] = 0xf0073300
&nb_service->iommu_intc[1] = 0xf0073304
&nb_service->iommu_intc[2] = 0xf0073308
&nb_service->iommu_intc[3] = 0xf007330c
&nb_service->iommu_intc[4] = 0xf0073310
&nb_service->iommu_intc[5] = 0xf0073314
&nb_service->iommu_intc[6] = 0xf0073318
&nb_service->iommu_intc[7] = 0xf007331c
&nb_service->iommu_intc[8] = 0xf0073320
&nb_service->iommu_intc[9] = 0xf0073324
&nb_service->iommu_intc[10] = 0xf0073328
&nb_service->iommu_intc[11] = 0xf007332c
&nb_service->iommu_intc[12] = 0xf0073330
&nb_service->iommu_intc[13] = 0xf0073334
&nb_service->iommu_intc[14] = 0xf0073338
&nb_service->iommu_intc[15] = 0xf007333c
&nb_service->iommu_intc[16] = 0xf0073340
&nb_service->iommu_intc[17] = 0xf0073344
&nb_service->iommu_intc[18] = 0xf0073348
&nb_service->iommu_intc[19] = 0xf007334c
&nb_service->iommu_intc[20] = 0xf0073350
&nb_service->iommu_intc[21] = 0xf0073354
&nb_service->iommu_intc[22] = 0xf0073358
&nb_service->iommu_intc[23] = 0xf007335c
&nb_service->iommu_intc[24] = 0xf0073360
&nb_service->iommu_intc[25] = 0xf0073364
&nb_service->iommu_intc[26] = 0xf0073368
&nb_service->iommu_intc[27] = 0xf007336c
&nb_service->iommu_intc[28] = 0xf0073370
&nb_service->iommu_intc[29] = 0xf0073374
&nb_service->iommu_intc[30] = 0xf0073378
&nb_service->iommu_intc[31] = 0xf007337c
&nb_service->external_intc_0[0] = 0xf0073400
&nb_service->external_intc_0[1] = 0xf0073404
&nb_service->external_intc_0[2] = 0xf0073408
&nb_service->external_intc_0[3] = 0xf007340c
&nb_service->external_intc_0[4] = 0xf0073410
&nb_service->external_intc_0[5] = 0xf0073414
&nb_service->external_intc_0[6] = 0xf0073418
&nb_service->external_intc_0[7] = 0xf007341c
&nb_service->external_intc_0[8] = 0xf0073420
&nb_service->external_intc_0[9] = 0xf0073424
&nb_service->external_intc_0[10] = 0xf0073428
&nb_service->external_intc_0[11] = 0xf007342c
&nb_service->external_intc_0[12] = 0xf0073430
&nb_service->external_intc_0[13] = 0xf0073434
&nb_service->external_intc_0[14] = 0xf0073438
&nb_service->external_intc_0[15] = 0xf007343c
&nb_service->external_intc_0[16] = 0xf0073440
&nb_service->external_intc_0[17] = 0xf0073444
&nb_service->external_intc_0[18] = 0xf0073448
&nb_service->external_intc_0[19] = 0xf007344c
&nb_service->external_intc_0[20] = 0xf0073450
&nb_service->external_intc_0[21] = 0xf0073454
&nb_service->external_intc_0[22] = 0xf0073458
&nb_service->external_intc_0[23] = 0xf007345c
&nb_service->external_intc_0[24] = 0xf0073460
&nb_service->external_intc_0[25] = 0xf0073464
&nb_service->external_intc_0[26] = 0xf0073468
&nb_service->external_intc_0[27] = 0xf007346c
&nb_service->external_intc_0[28] = 0xf0073470
&nb_service->external_intc_0[29] = 0xf0073474
&nb_service->external_intc_0[30] = 0xf0073478
&nb_service->external_intc_0[31] = 0xf007347c
&nb_service->external_intc_0[32] = 0xf0073480
&nb_service->external_intc_0[33] = 0xf0073484
&nb_service->external_intc_0[34] = 0xf0073488
&nb_service->external_intc_0[35] = 0xf007348c
&nb_service->external_intc_0[36] = 0xf0073490
&nb_service->external_intc_0[37] = 0xf0073494
&nb_service->external_intc_0[38] = 0xf0073498
&nb_service->external_intc_0[39] = 0xf007349c
&nb_service->external_intc_0[40] = 0xf00734a0
&nb_service->external_intc_0[41] = 0xf00734a4
&nb_service->external_intc_0[42] = 0xf00734a8
&nb_service->external_intc_0[43] = 0xf00734ac
&nb_service->external_intc_0[44] = 0xf00734b0
&nb_service->external_intc_0[45] = 0xf00734b4
&nb_service->external_intc_0[46] = 0xf00734b8
&nb_service->external_intc_0[47] = 0xf00734bc
&nb_service->external_intc_0[48] = 0xf00734c0
&nb_service->external_intc_0[49] = 0xf00734c4
&nb_service->external_intc_0[50] = 0xf00734c8
&nb_service->external_intc_0[51] = 0xf00734cc
&nb_service->external_intc_0[52] = 0xf00734d0
&nb_service->external_intc_0[53] = 0xf00734d4
&nb_service->external_intc_0[54] = 0xf00734d8
&nb_service->external_intc_0[55] = 0xf00734dc
&nb_service->external_intc_0[56] = 0xf00734e0
&nb_service->external_intc_0[57] = 0xf00734e4
&nb_service->external_intc_0[58] = 0xf00734e8
&nb_service->external_intc_0[59] = 0xf00734ec
&nb_service->external_intc_0[60] = 0xf00734f0
&nb_service->external_intc_0[61] = 0xf00734f4
&nb_service->external_intc_0[62] = 0xf00734f8
&nb_service->external_intc_0[63] = 0xf00734fc
&nb_service->external_intc_1[0] = 0xf0073500
&nb_service->external_intc_1[1] = 0xf0073504
&nb_service->external_intc_1[2] = 0xf0073508
&nb_service->external_intc_1[3] = 0xf007350c
&nb_service->external_intc_1[4] = 0xf0073510
&nb_service->external_intc_1[5] = 0xf0073514
&nb_service->external_intc_1[6] = 0xf0073518
&nb_service->external_intc_1[7] = 0xf007351c
&nb_service->external_intc_1[8] = 0xf0073520
&nb_service->external_intc_1[9] = 0xf0073524
&nb_service->external_intc_1[10] = 0xf0073528
&nb_service->external_intc_1[11] = 0xf007352c
&nb_service->external_intc_1[12] = 0xf0073530
&nb_service->external_intc_1[13] = 0xf0073534
&nb_service->external_intc_1[14] = 0xf0073538
&nb_service->external_intc_1[15] = 0xf007353c
&nb_service->external_intc_1[16] = 0xf0073540
&nb_service->external_intc_1[17] = 0xf0073544
&nb_service->external_intc_1[18] = 0xf0073548
&nb_service->external_intc_1[19] = 0xf007354c
&nb_service->external_intc_1[20] = 0xf0073550
&nb_service->external_intc_1[21] = 0xf0073554
&nb_service->external_intc_1[22] = 0xf0073558
&nb_service->external_intc_1[23] = 0xf007355c
&nb_service->external_intc_1[24] = 0xf0073560
&nb_service->external_intc_1[25] = 0xf0073564
&nb_service->external_intc_1[26] = 0xf0073568
&nb_service->external_intc_1[27] = 0xf007356c
&nb_service->external_intc_1[28] = 0xf0073570
&nb_service->external_intc_1[29] = 0xf0073574
&nb_service->external_intc_1[30] = 0xf0073578
&nb_service->external_intc_1[31] = 0xf007357c
&nb_service->external_intc_1[32] = 0xf0073580
&nb_service->external_intc_1[33] = 0xf0073584
&nb_service->external_intc_1[34] = 0xf0073588
&nb_service->external_intc_1[35] = 0xf007358c
&nb_service->external_intc_1[36] = 0xf0073590
&nb_service->external_intc_1[37] = 0xf0073594
&nb_service->external_intc_1[38] = 0xf0073598
&nb_service->external_intc_1[39] = 0xf007359c
&nb_service->external_intc_1[40] = 0xf00735a0
&nb_service->external_intc_1[41] = 0xf00735a4
&nb_service->external_intc_1[42] = 0xf00735a8
&nb_service->external_intc_1[43] = 0xf00735ac
&nb_service->external_intc_1[44] = 0xf00735b0
&nb_service->external_intc_1[45] = 0xf00735b4
&nb_service->external_intc_1[46] = 0xf00735b8
&nb_service->external_intc_1[47] = 0xf00735bc
&nb_service->external_intc_1[48] = 0xf00735c0
&nb_service->external_intc_1[49] = 0xf00735c4
&nb_service->external_intc_1[50] = 0xf00735c8
&nb_service->external_intc_1[51] = 0xf00735cc
&nb_service->external_intc_1[52] = 0xf00735d0
&nb_service->external_intc_1[53] = 0xf00735d4
&nb_service->external_intc_1[54] = 0xf00735d8
&nb_service->external_intc_1[55] = 0xf00735dc
&nb_service->external_intc_1[56] = 0xf00735e0
&nb_service->external_intc_1[57] = 0xf00735e4
&nb_service->external_intc_1[58] = 0xf00735e8
&nb_service->external_intc_1[59] = 0xf00735ec
&nb_service->external_intc_1[60] = 0xf00735f0
&nb_service->external_intc_1[61] = 0xf00735f4
&nb_service->external_intc_1[62] = 0xf00735f8
&nb_service->external_intc_1[63] = 0xf00735fc
&nb_service->nmi_intc[0] = 0xf0073600
&nb_service->nmi_intc[1] = 0xf0073604
&nb_service->nmi_intc[2] = 0xf0073608
&nb_service->nmi_intc[3] = 0xf007360c
&nb_service->nmi_intc[4] = 0xf0073610
&nb_service->nmi_intc[5] = 0xf0073614
&nb_service->nmi_intc[6] = 0xf0073618
&nb_service->nmi_intc[7] = 0xf007361c
&nb_service->nmi_intc[8] = 0xf0073620
&nb_service->nmi_intc[9] = 0xf0073624
&nb_service->nmi_intc[10] = 0xf0073628
&nb_service->nmi_intc[11] = 0xf007362c
&nb_service->nmi_intc[12] = 0xf0073630
&nb_service->nmi_intc[13] = 0xf0073634
&nb_service->nmi_intc[14] = 0xf0073638
&nb_service->nmi_intc[15] = 0xf007363c
&nb_service->nmi_intc[16] = 0xf0073640
&nb_service->nmi_intc[17] = 0xf0073644
&nb_service->nmi_intc[18] = 0xf0073648
&nb_service->nmi_intc[19] = 0xf007364c
&nb_service->nmi_intc[20] = 0xf0073650
&nb_service->nmi_intc[21] = 0xf0073654
&nb_service->nmi_intc[22] = 0xf0073658
&nb_service->nmi_intc[23] = 0xf007365c
&nb_service->nmi_intc[24] = 0xf0073660
&nb_service->nmi_intc[25] = 0xf0073664
&nb_service->nmi_intc[26] = 0xf0073668
&nb_service->nmi_intc[27] = 0xf007366c
&nb_service->nmi_intc[28] = 0xf0073670
&nb_service->nmi_intc[29] = 0xf0073674
&nb_service->nmi_intc[30] = 0xf0073678
&nb_service->nmi_intc[31] = 0xf007367c
&nb_service->nb_version.version = 0xf0074400
&nb_service->push_packet.pp_config = 0xf0076000
&nb_service->push_packet.pp_ext_attr = 0xf0076010
&nb_service->push_packet.pp_base_low = 0xf0076020
&nb_service->push_packet.pp_base_high = 0xf0076024
&nb_service->push_packet.pp_sel_attr = 0xf0076030
&nb_service->push_packet.pp_err_log = 0xf0076034
&nb_service->push_packet_channel[0].cfg = 0xf0076200
&nb_service->push_packet_channel[1].cfg = 0xf0076210
&nb_service->push_packet_channel[2].cfg = 0xf0076220
&nb_service->push_packet_channel[3].cfg = 0xf0076230
&nb_service->push_packet_channel[4].cfg = 0xf0076240
&nb_service->push_packet_channel[5].cfg = 0xf0076250
&nb_service->push_packet_channel[6].cfg = 0xf0076260
&nb_service->push_packet_channel[7].cfg = 0xf0076270
&nb_service->address_map.ddr_cpu_bar0_low = 0xf0077000
&nb_service->address_map.ddr_cpu_bar0_high = 0xf0077004
&nb_service->address_map.ddr_cpu_bar1_low = 0xf0077008
&nb_service->address_map.ddr_cpu_bar1_high = 0xf007700c
&nb_service->address_map.ddr_cpu_bar2_low = 0xf0077010
&nb_service->address_map.ddr_cpu_bar2_high = 0xf0077014
&nb_service->address_map.ddr_cpu_bar3_low = 0xf0077018
&nb_service->address_map.ddr_cpu_bar3_high = 0xf007701c
&nb_service->address_map.ddr_cpu_bar4_low = 0xf0077020
&nb_service->address_map.ddr_cpu_bar4_high = 0xf0077024
&nb_service->address_map.ddr_cpu_bar5_low = 0xf0077028
&nb_service->address_map.ddr_cpu_bar5_high = 0xf007702c
&nb_service->address_map.ddr_io_bar0_low = 0xf0077040
&nb_service->address_map.ddr_io_bar0_high = 0xf0077044
&nb_service->address_map.ddr_io_bar1_low = 0xf0077048
&nb_service->address_map.ddr_io_bar1_high = 0xf007704c
&nb_service->address_map.ddr_io_bar2_low = 0xf0077050
&nb_service->address_map.ddr_io_bar2_high = 0xf0077054
&nb_service->address_map.ddr_io_bar3_low = 0xf0077058
&nb_service->address_map.ddr_io_bar3_high = 0xf007705c
&nb_service->address_map.ddr_io_bar4_low = 0xf0077060
&nb_service->address_map.ddr_io_bar4_high = 0xf0077064
&nb_service->address_map.ddr_io_bar5_low = 0xf0077068
&nb_service->address_map.ddr_io_bar5_high = 0xf007706c
&nb_service->address_map.msix_bar_low = 0xf0077080
&nb_service->address_map.msix_bar_high = 0xf0077084
&nb_service->address_map.dram_remap = 0xf0077090
&nb_service->address_map.config = 0xf0077100
&nb_service->address_map.latch_bars = 0xf0077104
&ddr_ctrl_0->umctl2_regs.mstr = 0xf0080000
&ddr_ctrl_0->umctl2_regs.stat = 0xf0080004
&ddr_ctrl_0->umctl2_regs.mstr1 = 0xf0080008
&ddr_ctrl_0->umctl2_regs.mrctrl0 = 0xf0080010
&ddr_ctrl_0->umctl2_regs.mrctrl1 = 0xf0080014
&ddr_ctrl_0->umctl2_regs.mrstat = 0xf0080018
&ddr_ctrl_0->umctl2_regs.mrctrl2 = 0xf008001c
&ddr_ctrl_0->umctl2_regs.pwrctl = 0xf0080030
&ddr_ctrl_0->umctl2_regs.pwrtmg = 0xf0080034
&ddr_ctrl_0->umctl2_regs.hwlpctl = 0xf0080038
&ddr_ctrl_0->umctl2_regs.rfshctl0 = 0xf0080050
&ddr_ctrl_0->umctl2_regs.rfshctl1 = 0xf0080054
&ddr_ctrl_0->umctl2_regs.rfshctl2 = 0xf0080058
&ddr_ctrl_0->umctl2_regs.rfshctl4 = 0xf008005c
&ddr_ctrl_0->umctl2_regs.rfshctl3 = 0xf0080060
&ddr_ctrl_0->umctl2_regs.rfshtmg = 0xf0080064
&ddr_ctrl_0->umctl2_regs.rfshtmg1 = 0xf0080068
&ddr_ctrl_0->umctl2_regs.ecccfg0 = 0xf0080070
&ddr_ctrl_0->umctl2_regs.ecccfg1 = 0xf0080074
&ddr_ctrl_0->umctl2_regs.eccstat = 0xf0080078
&ddr_ctrl_0->umctl2_regs.eccclr = 0xf008007c
&ddr_ctrl_0->umctl2_regs.eccerrcnt = 0xf0080080
&ddr_ctrl_0->umctl2_regs.ecccaddr0 = 0xf0080084
&ddr_ctrl_0->umctl2_regs.ecccaddr1 = 0xf0080088
&ddr_ctrl_0->umctl2_regs.ecccsyn0 = 0xf008008c
&ddr_ctrl_0->umctl2_regs.ecccsyn1 = 0xf0080090
&ddr_ctrl_0->umctl2_regs.ecccsyn2 = 0xf0080094
&ddr_ctrl_0->umctl2_regs.eccbitmask0 = 0xf0080098
&ddr_ctrl_0->umctl2_regs.eccbitmask1 = 0xf008009c
&ddr_ctrl_0->umctl2_regs.eccbitmask2 = 0xf00800a0
&ddr_ctrl_0->umctl2_regs.eccuaddr0 = 0xf00800a4
&ddr_ctrl_0->umctl2_regs.eccuaddr1 = 0xf00800a8
&ddr_ctrl_0->umctl2_regs.eccusyn0 = 0xf00800ac
&ddr_ctrl_0->umctl2_regs.eccusyn1 = 0xf00800b0
&ddr_ctrl_0->umctl2_regs.eccusyn2 = 0xf00800b4
&ddr_ctrl_0->umctl2_regs.eccpoisonaddr0 = 0xf00800b8
&ddr_ctrl_0->umctl2_regs.eccpoisonaddr1 = 0xf00800bc
&ddr_ctrl_0->umctl2_regs.crcparctl0 = 0xf00800c0
&ddr_ctrl_0->umctl2_regs.crcparctl1 = 0xf00800c4
&ddr_ctrl_0->umctl2_regs.crcparctl2 = 0xf00800c8
&ddr_ctrl_0->umctl2_regs.crcparstat = 0xf00800cc
&ddr_ctrl_0->umctl2_regs.init0 = 0xf00800d0
&ddr_ctrl_0->umctl2_regs.init1 = 0xf00800d4
&ddr_ctrl_0->umctl2_regs.init3 = 0xf00800dc
&ddr_ctrl_0->umctl2_regs.init4 = 0xf00800e0
&ddr_ctrl_0->umctl2_regs.init5 = 0xf00800e4
&ddr_ctrl_0->umctl2_regs.init6 = 0xf00800e8
&ddr_ctrl_0->umctl2_regs.init7 = 0xf00800ec
&ddr_ctrl_0->umctl2_regs.dimmctl = 0xf00800f0
&ddr_ctrl_0->umctl2_regs.rankctl = 0xf00800f4
&ddr_ctrl_0->umctl2_regs.dramtmg0 = 0xf0080100
&ddr_ctrl_0->umctl2_regs.dramtmg1 = 0xf0080104
&ddr_ctrl_0->umctl2_regs.dramtmg2 = 0xf0080108
&ddr_ctrl_0->umctl2_regs.dramtmg3 = 0xf008010c
&ddr_ctrl_0->umctl2_regs.dramtmg4 = 0xf0080110
&ddr_ctrl_0->umctl2_regs.dramtmg5 = 0xf0080114
&ddr_ctrl_0->umctl2_regs.dramtmg8 = 0xf0080120
&ddr_ctrl_0->umctl2_regs.dramtmg9 = 0xf0080124
&ddr_ctrl_0->umctl2_regs.dramtmg10 = 0xf0080128
&ddr_ctrl_0->umctl2_regs.dramtmg11 = 0xf008012c
&ddr_ctrl_0->umctl2_regs.dramtmg12 = 0xf0080130
&ddr_ctrl_0->umctl2_regs.dramtmg15 = 0xf008013c
&ddr_ctrl_0->umctl2_regs.dramtmg16 = 0xf0080140
&ddr_ctrl_0->umctl2_regs.mramtmg0 = 0xf0080170
&ddr_ctrl_0->umctl2_regs.mramtmg1 = 0xf0080174
&ddr_ctrl_0->umctl2_regs.mramtmg4 = 0xf0080178
&ddr_ctrl_0->umctl2_regs.mramtmg9 = 0xf008017c
&ddr_ctrl_0->umctl2_regs.zqctl0 = 0xf0080180
&ddr_ctrl_0->umctl2_regs.zqctl1 = 0xf0080184
&ddr_ctrl_0->umctl2_regs.zqctl2 = 0xf0080188
&ddr_ctrl_0->umctl2_regs.dfitmg0 = 0xf0080190
&ddr_ctrl_0->umctl2_regs.dfitmg1 = 0xf0080194
&ddr_ctrl_0->umctl2_regs.dfilpcfg0 = 0xf0080198
&ddr_ctrl_0->umctl2_regs.dfilpcfg1 = 0xf008019c
&ddr_ctrl_0->umctl2_regs.dfiupd0 = 0xf00801a0
&ddr_ctrl_0->umctl2_regs.dfiupd1 = 0xf00801a4
&ddr_ctrl_0->umctl2_regs.dfiupd2 = 0xf00801a8
&ddr_ctrl_0->umctl2_regs.dfimisc = 0xf00801b0
&ddr_ctrl_0->umctl2_regs.dfitmg3 = 0xf00801b8
&ddr_ctrl_0->umctl2_regs.dfistat = 0xf00801bc
&ddr_ctrl_0->umctl2_regs.dbictl = 0xf00801c0
&ddr_ctrl_0->umctl2_regs.addrmap0 = 0xf0080200
&ddr_ctrl_0->umctl2_regs.addrmap1 = 0xf0080204
&ddr_ctrl_0->umctl2_regs.addrmap2 = 0xf0080208
&ddr_ctrl_0->umctl2_regs.addrmap3 = 0xf008020c
&ddr_ctrl_0->umctl2_regs.addrmap4 = 0xf0080210
&ddr_ctrl_0->umctl2_regs.addrmap5 = 0xf0080214
&ddr_ctrl_0->umctl2_regs.addrmap6 = 0xf0080218
&ddr_ctrl_0->umctl2_regs.addrmap7 = 0xf008021c
&ddr_ctrl_0->umctl2_regs.addrmap8 = 0xf0080220
&ddr_ctrl_0->umctl2_regs.addrmap9 = 0xf0080224
&ddr_ctrl_0->umctl2_regs.addrmap10 = 0xf0080228
&ddr_ctrl_0->umctl2_regs.addrmap11 = 0xf008022c
&ddr_ctrl_0->umctl2_regs.odtcfg = 0xf0080240
&ddr_ctrl_0->umctl2_regs.odtmap = 0xf0080244
&ddr_ctrl_0->umctl2_regs.sched = 0xf0080250
&ddr_ctrl_0->umctl2_regs.sched1 = 0xf0080254
&ddr_ctrl_0->umctl2_regs.perfhpr1 = 0xf008025c
&ddr_ctrl_0->umctl2_regs.perflpr1 = 0xf0080264
&ddr_ctrl_0->umctl2_regs.perfwr1 = 0xf008026c
&ddr_ctrl_0->umctl2_regs.dqmap0 = 0xf0080280
&ddr_ctrl_0->umctl2_regs.dqmap1 = 0xf0080284
&ddr_ctrl_0->umctl2_regs.dqmap2 = 0xf0080288
&ddr_ctrl_0->umctl2_regs.dqmap3 = 0xf008028c
&ddr_ctrl_0->umctl2_regs.dqmap4 = 0xf0080290
&ddr_ctrl_0->umctl2_regs.dqmap5 = 0xf0080294
&ddr_ctrl_0->umctl2_regs.dbg0 = 0xf0080300
&ddr_ctrl_0->umctl2_regs.dbg1 = 0xf0080304
&ddr_ctrl_0->umctl2_regs.dbgcam = 0xf0080308
&ddr_ctrl_0->umctl2_regs.dbgcmd = 0xf008030c
&ddr_ctrl_0->umctl2_regs.dbgstat = 0xf0080310
&ddr_ctrl_0->umctl2_regs.swctl = 0xf0080320
&ddr_ctrl_0->umctl2_regs.swstat = 0xf0080324
&ddr_ctrl_0->umctl2_regs.ocparcfg0 = 0xf0080330
&ddr_ctrl_0->umctl2_regs.ocparcfg1 = 0xf0080334
&ddr_ctrl_0->umctl2_regs.ocparcfg2 = 0xf0080338
&ddr_ctrl_0->umctl2_regs.ocparcfg3 = 0xf008033c
&ddr_ctrl_0->umctl2_regs.ocparstat0 = 0xf0080340
&ddr_ctrl_0->umctl2_regs.ocparstat1 = 0xf0080344
&ddr_ctrl_0->umctl2_regs.ocparwlog0 = 0xf0080348
&ddr_ctrl_0->umctl2_regs.ocparwlog1 = 0xf008034c
&ddr_ctrl_0->umctl2_regs.ocparwlog2 = 0xf0080350
&ddr_ctrl_0->umctl2_regs.ocparawlog0 = 0xf0080354
&ddr_ctrl_0->umctl2_regs.ocparawlog1 = 0xf0080358
&ddr_ctrl_0->umctl2_regs.ocparrlog0 = 0xf008035c
&ddr_ctrl_0->umctl2_regs.ocparrlog1 = 0xf0080360
&ddr_ctrl_0->umctl2_regs.ocpararlog0 = 0xf0080364
&ddr_ctrl_0->umctl2_regs.ocpararlog1 = 0xf0080368
&ddr_ctrl_0->umctl2_regs.poisoncfg = 0xf008036c
&ddr_ctrl_0->umctl2_regs.poisonstat = 0xf0080370
&ddr_ctrl_0->umctl2_regs.adveccindex = 0xf0080374
&ddr_ctrl_0->umctl2_regs.eccpoisonpat0 = 0xf008037c
&ddr_ctrl_0->umctl2_regs.eccpoisonpat1 = 0xf0080380
&ddr_ctrl_0->umctl2_regs.eccpoisonpat2 = 0xf0080384
&ddr_ctrl_0->umctl2_mp.pstat = 0xf00803fc
&ddr_ctrl_0->umctl2_mp.pccfg = 0xf0080400
&ddr_ctrl_0->umctl2_mp.pcfgr_0 = 0xf0080404
&ddr_ctrl_0->umctl2_mp.pcfgw_0 = 0xf0080408
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch0_0 = 0xf0080410
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech0_0 = 0xf0080414
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch1_0 = 0xf0080418
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech1_0 = 0xf008041c
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch2_0 = 0xf0080420
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech2_0 = 0xf0080424
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch3_0 = 0xf0080428
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech3_0 = 0xf008042c
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch4_0 = 0xf0080430
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech4_0 = 0xf0080434
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch5_0 = 0xf0080438
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech5_0 = 0xf008043c
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch6_0 = 0xf0080440
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech6_0 = 0xf0080444
&ddr_ctrl_0->umctl2_mp.pcfgidmaskch7_0 = 0xf0080448
&ddr_ctrl_0->umctl2_mp.pcfgidvaluech7_0 = 0xf008044c
&ddr_ctrl_0->umctl2_mp.pctrl_0 = 0xf0080490
&ddr_ctrl_0->umctl2_mp.pcfgqos0_0 = 0xf0080494
&ddr_ctrl_0->umctl2_mp.pcfgqos1_0 = 0xf0080498
&ddr_ctrl_0->umctl2_mp.pcfgwqos0_0 = 0xf008049c
&ddr_ctrl_0->umctl2_mp.pcfgwqos1_0 = 0xf00804a0
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap0_alt = 0xf00823f8
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap1_alt = 0xf00823fc
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap2_alt = 0xf0082400
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap3_alt = 0xf0082404
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap4_alt = 0xf0082408
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap5_alt = 0xf008240c
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap6_alt = 0xf0082410
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap7_alt = 0xf0082414
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap8_alt = 0xf0082418
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap9_alt = 0xf008241c
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap10_alt = 0xf0082420
&ddr_ctrl_0->umctl2_regs_addrmap_alt.addrmap11_alt = 0xf0082424
&ddr_phy_0->dwc_ddrphy_pub.ridr = 0xf0088000
&ddr_phy_0->dwc_ddrphy_pub.pir = 0xf0088004
&ddr_phy_0->dwc_ddrphy_pub.cgcr = 0xf0088008
&ddr_phy_0->dwc_ddrphy_pub.cgcr1 = 0xf008800c
&ddr_phy_0->dwc_ddrphy_pub.pgcr[0] = 0xf0088010
&ddr_phy_0->dwc_ddrphy_pub.pgcr[1] = 0xf0088014
&ddr_phy_0->dwc_ddrphy_pub.pgcr[2] = 0xf0088018
&ddr_phy_0->dwc_ddrphy_pub.pgcr[3] = 0xf008801c
&ddr_phy_0->dwc_ddrphy_pub.pgcr[4] = 0xf0088020
&ddr_phy_0->dwc_ddrphy_pub.pgcr[5] = 0xf0088024
&ddr_phy_0->dwc_ddrphy_pub.pgcr[6] = 0xf0088028
&ddr_phy_0->dwc_ddrphy_pub.pgcr[7] = 0xf008802c
&ddr_phy_0->dwc_ddrphy_pub.pgcr[8] = 0xf0088030
&ddr_phy_0->dwc_ddrphy_pub.pgsr[0] = 0xf0088034
&ddr_phy_0->dwc_ddrphy_pub.pgsr[1] = 0xf0088038
&ddr_phy_0->dwc_ddrphy_pub.ptr[0] = 0xf0088040
&ddr_phy_0->dwc_ddrphy_pub.ptr[1] = 0xf0088044
&ddr_phy_0->dwc_ddrphy_pub.ptr[2] = 0xf0088048
&ddr_phy_0->dwc_ddrphy_pub.ptr[3] = 0xf008804c
&ddr_phy_0->dwc_ddrphy_pub.ptr[4] = 0xf0088050
&ddr_phy_0->dwc_ddrphy_pub.ptr[5] = 0xf0088054
&ddr_phy_0->dwc_ddrphy_pub.ptr[6] = 0xf0088058
&ddr_phy_0->dwc_ddrphy_pub.pllcr_typ_b[0] = 0xf0088068
&ddr_phy_0->dwc_ddrphy_pub.pllcr_typ_b[1] = 0xf008806c
&ddr_phy_0->dwc_ddrphy_pub.pllcr_typ_b[2] = 0xf0088070
&ddr_phy_0->dwc_ddrphy_pub.pllcr_typ_b[3] = 0xf0088074
&ddr_phy_0->dwc_ddrphy_pub.pllcr_typ_b[4] = 0xf0088078
&ddr_phy_0->dwc_ddrphy_pub.pllcr_typ_b[5] = 0xf008807c
&ddr_phy_0->dwc_ddrphy_pub.pllcr_typ_a = 0xf0088080
&ddr_phy_0->dwc_ddrphy_pub.dxccr = 0xf0088088
&ddr_phy_0->dwc_ddrphy_pub.dsgcr = 0xf0088090
&ddr_phy_0->dwc_ddrphy_pub.odtcr = 0xf0088098
&ddr_phy_0->dwc_ddrphy_pub.aacr = 0xf00880a0
&ddr_phy_0->dwc_ddrphy_pub.gpr[0] = 0xf00880c0
&ddr_phy_0->dwc_ddrphy_pub.gpr[1] = 0xf00880c4
&ddr_phy_0->dwc_ddrphy_pub.dcr = 0xf0088100
&ddr_phy_0->dwc_ddrphy_pub.dtpr[0] = 0xf0088110
&ddr_phy_0->dwc_ddrphy_pub.dtpr[1] = 0xf0088114
&ddr_phy_0->dwc_ddrphy_pub.dtpr[2] = 0xf0088118
&ddr_phy_0->dwc_ddrphy_pub.dtpr[3] = 0xf008811c
&ddr_phy_0->dwc_ddrphy_pub.dtpr[4] = 0xf0088120
&ddr_phy_0->dwc_ddrphy_pub.dtpr[5] = 0xf0088124
&ddr_phy_0->dwc_ddrphy_pub.dtpr[6] = 0xf0088128
&ddr_phy_0->dwc_ddrphy_pub.rdimmgcr[0] = 0xf0088140
&ddr_phy_0->dwc_ddrphy_pub.rdimmgcr[1] = 0xf0088144
&ddr_phy_0->dwc_ddrphy_pub.rdimmgcr[2] = 0xf0088148
&ddr_phy_0->dwc_ddrphy_pub.rdimmcr[0] = 0xf0088150
&ddr_phy_0->dwc_ddrphy_pub.rdimmcr[1] = 0xf0088154
&ddr_phy_0->dwc_ddrphy_pub.rdimmcr[2] = 0xf0088158
&ddr_phy_0->dwc_ddrphy_pub.rdimmcr[3] = 0xf008815c
&ddr_phy_0->dwc_ddrphy_pub.rdimmcr[4] = 0xf0088160
&ddr_phy_0->dwc_ddrphy_pub.schcr[0] = 0xf0088168
&ddr_phy_0->dwc_ddrphy_pub.schcr[1] = 0xf008816c
&ddr_phy_0->dwc_ddrphy_pub.mr[0] = 0xf0088180
&ddr_phy_0->dwc_ddrphy_pub.mr[1] = 0xf0088184
&ddr_phy_0->dwc_ddrphy_pub.mr[2] = 0xf0088188
&ddr_phy_0->dwc_ddrphy_pub.mr[3] = 0xf008818c
&ddr_phy_0->dwc_ddrphy_pub.mr[4] = 0xf0088190
&ddr_phy_0->dwc_ddrphy_pub.mr[5] = 0xf0088194
&ddr_phy_0->dwc_ddrphy_pub.mr[6] = 0xf0088198
&ddr_phy_0->dwc_ddrphy_pub.mr[7] = 0xf008819c
&ddr_phy_0->dwc_ddrphy_pub.mr11 = 0xf00881ac
&ddr_phy_0->dwc_ddrphy_pub.dtcr[0] = 0xf0088200
&ddr_phy_0->dwc_ddrphy_pub.dtcr[1] = 0xf0088204
&ddr_phy_0->dwc_ddrphy_pub.dtar[0] = 0xf0088208
&ddr_phy_0->dwc_ddrphy_pub.dtar[1] = 0xf008820c
&ddr_phy_0->dwc_ddrphy_pub.dtar[2] = 0xf0088210
&ddr_phy_0->dwc_ddrphy_pub.dtdr[0] = 0xf0088218
&ddr_phy_0->dwc_ddrphy_pub.dtdr[1] = 0xf008821c
&ddr_phy_0->dwc_ddrphy_pub.uddr[0] = 0xf0088220
&ddr_phy_0->dwc_ddrphy_pub.uddr[1] = 0xf0088224
&ddr_phy_0->dwc_ddrphy_pub.dtedr[0] = 0xf0088230
&ddr_phy_0->dwc_ddrphy_pub.dtedr[1] = 0xf0088234
&ddr_phy_0->dwc_ddrphy_pub.dtedr[2] = 0xf0088238
&ddr_phy_0->dwc_ddrphy_pub.vtdr = 0xf008823c
&ddr_phy_0->dwc_ddrphy_pub.catr[0] = 0xf0088240
&ddr_phy_0->dwc_ddrphy_pub.catr[1] = 0xf0088244
&ddr_phy_0->dwc_ddrphy_pub.dqsdr[0] = 0xf0088250
&ddr_phy_0->dwc_ddrphy_pub.dqsdr[1] = 0xf0088254
&ddr_phy_0->dwc_ddrphy_pub.dqsdr[2] = 0xf0088258
&ddr_phy_0->dwc_ddrphy_pub.dcuar = 0xf0088300
&ddr_phy_0->dwc_ddrphy_pub.dcudr = 0xf0088304
&ddr_phy_0->dwc_ddrphy_pub.dcurr = 0xf0088308
&ddr_phy_0->dwc_ddrphy_pub.dculr = 0xf008830c
&ddr_phy_0->dwc_ddrphy_pub.dcugcr = 0xf0088310
&ddr_phy_0->dwc_ddrphy_pub.dcutpr = 0xf0088314
&ddr_phy_0->dwc_ddrphy_pub.dcusr[0] = 0xf0088318
&ddr_phy_0->dwc_ddrphy_pub.dcusr[1] = 0xf008831c
&ddr_phy_0->dwc_ddrphy_pub.bistrr = 0xf0088400
&ddr_phy_0->dwc_ddrphy_pub.bistwcr = 0xf0088404
&ddr_phy_0->dwc_ddrphy_pub.bistmskr[0] = 0xf0088408
&ddr_phy_0->dwc_ddrphy_pub.bistmskr[1] = 0xf008840c
&ddr_phy_0->dwc_ddrphy_pub.bistmskr[2] = 0xf0088410
&ddr_phy_0->dwc_ddrphy_pub.bistlsr = 0xf0088414
&ddr_phy_0->dwc_ddrphy_pub.bistar[0] = 0xf0088418
&ddr_phy_0->dwc_ddrphy_pub.bistar[1] = 0xf008841c
&ddr_phy_0->dwc_ddrphy_pub.bistar[2] = 0xf0088420
&ddr_phy_0->dwc_ddrphy_pub.bistar[3] = 0xf0088424
&ddr_phy_0->dwc_ddrphy_pub.bistar[4] = 0xf0088428
&ddr_phy_0->dwc_ddrphy_pub.bistudpr = 0xf008842c
&ddr_phy_0->dwc_ddrphy_pub.bistgsr = 0xf0088430
&ddr_phy_0->dwc_ddrphy_pub.bistwer[0] = 0xf0088434
&ddr_phy_0->dwc_ddrphy_pub.bistwer[1] = 0xf0088438
&ddr_phy_0->dwc_ddrphy_pub.bistber[0] = 0xf008843c
&ddr_phy_0->dwc_ddrphy_pub.bistber[1] = 0xf0088440
&ddr_phy_0->dwc_ddrphy_pub.bistber[2] = 0xf0088444
&ddr_phy_0->dwc_ddrphy_pub.bistber[3] = 0xf0088448
&ddr_phy_0->dwc_ddrphy_pub.bistber[4] = 0xf008844c
&ddr_phy_0->dwc_ddrphy_pub.bistwcsr = 0xf0088450
&ddr_phy_0->dwc_ddrphy_pub.bistfwr[0] = 0xf0088454
&ddr_phy_0->dwc_ddrphy_pub.bistfwr[1] = 0xf0088458
&ddr_phy_0->dwc_ddrphy_pub.bistfwr[2] = 0xf008845c
&ddr_phy_0->dwc_ddrphy_pub.bistber5 = 0xf0088460
&ddr_phy_0->dwc_ddrphy_pub.rankidr = 0xf00884dc
&ddr_phy_0->dwc_ddrphy_pub.riocr[0] = 0xf00884e0
&ddr_phy_0->dwc_ddrphy_pub.riocr[1] = 0xf00884e4
&ddr_phy_0->dwc_ddrphy_pub.riocr[2] = 0xf00884e8
&ddr_phy_0->dwc_ddrphy_pub.riocr[3] = 0xf00884ec
&ddr_phy_0->dwc_ddrphy_pub.riocr[4] = 0xf00884f0
&ddr_phy_0->dwc_ddrphy_pub.riocr[5] = 0xf00884f4
&ddr_phy_0->dwc_ddrphy_pub.aciocr[0] = 0xf0088500
&ddr_phy_0->dwc_ddrphy_pub.aciocr[1] = 0xf0088504
&ddr_phy_0->dwc_ddrphy_pub.aciocr[2] = 0xf0088508
&ddr_phy_0->dwc_ddrphy_pub.aciocr[3] = 0xf008850c
&ddr_phy_0->dwc_ddrphy_pub.aciocr[4] = 0xf0088510
&ddr_phy_0->dwc_ddrphy_pub.iovcr[0] = 0xf0088520
&ddr_phy_0->dwc_ddrphy_pub.iovcr[1] = 0xf0088524
&ddr_phy_0->dwc_ddrphy_pub.vtcr[0] = 0xf0088528
&ddr_phy_0->dwc_ddrphy_pub.vtcr[1] = 0xf008852c
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[0] = 0xf0088540
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[1] = 0xf0088544
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[2] = 0xf0088548
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[3] = 0xf008854c
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[4] = 0xf0088550
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[5] = 0xf0088554
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[6] = 0xf0088558
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[7] = 0xf008855c
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[8] = 0xf0088560
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[9] = 0xf0088564
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[10] = 0xf0088568
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[11] = 0xf008856c
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[12] = 0xf0088570
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[13] = 0xf0088574
&ddr_phy_0->dwc_ddrphy_pub.acbdlr[14] = 0xf0088578
&ddr_phy_0->dwc_ddrphy_pub.aclcdlr = 0xf0088580
&ddr_phy_0->dwc_ddrphy_pub.acmdlr[0] = 0xf00885a0
&ddr_phy_0->dwc_ddrphy_pub.acmdlr[1] = 0xf00885a4
&ddr_phy_0->dwc_ddrphy_pub.zqcr = 0xf0088680
&ddr_phy_0->dwc_ddrphy_pub.zq[0].pr = 0xf0088684
&ddr_phy_0->dwc_ddrphy_pub.zq[0].dr = 0xf0088688
&ddr_phy_0->dwc_ddrphy_pub.zq[0].sr = 0xf008868c
&ddr_phy_0->dwc_ddrphy_pub.zq[1].pr = 0xf0088694
&ddr_phy_0->dwc_ddrphy_pub.zq[1].dr = 0xf0088698
&ddr_phy_0->dwc_ddrphy_pub.zq[1].sr = 0xf008869c
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[0] = 0xf0088700
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[1] = 0xf0088704
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[2] = 0xf0088708
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[3] = 0xf008870c
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[4] = 0xf0088710
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[5] = 0xf0088714
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[6] = 0xf0088718
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[7] = 0xf008871c
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[8] = 0xf0088720
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gcr[9] = 0xf0088724
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr0_2[0] = 0xf0088740
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr0_2[1] = 0xf0088744
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr0_2[2] = 0xf0088748
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr3_5[0] = 0xf0088750
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr3_5[1] = 0xf0088754
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr3_5[2] = 0xf0088758
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr6_9[0] = 0xf0088760
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr6_9[1] = 0xf0088764
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr6_9[2] = 0xf0088768
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].bdlr6_9[3] = 0xf008876c
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].lcdlr[0] = 0xf0088780
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].lcdlr[1] = 0xf0088784
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].lcdlr[2] = 0xf0088788
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].lcdlr[3] = 0xf008878c
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].lcdlr[4] = 0xf0088790
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].lcdlr[5] = 0xf0088794
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].mdlr[0] = 0xf00887a0
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].mdlr[1] = 0xf00887a4
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gtr = 0xf00887c0
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].rsr[0] = 0xf00887d0
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].rsr[1] = 0xf00887d4
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].rsr[2] = 0xf00887d8
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].rsr[3] = 0xf00887dc
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gsr[0] = 0xf00887e0
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gsr[1] = 0xf00887e4
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gsr[2] = 0xf00887e8
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gsr[3] = 0xf00887ec
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gsr[4] = 0xf00887f0
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gsr[5] = 0xf00887f4
&ddr_phy_0->dwc_ddrphy_pub.datx8[0].gsr[6] = 0xf00887f8
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[0] = 0xf0088800
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[1] = 0xf0088804
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[2] = 0xf0088808
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[3] = 0xf008880c
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[4] = 0xf0088810
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[5] = 0xf0088814
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[6] = 0xf0088818
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[7] = 0xf008881c
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[8] = 0xf0088820
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gcr[9] = 0xf0088824
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr0_2[0] = 0xf0088840
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr0_2[1] = 0xf0088844
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr0_2[2] = 0xf0088848
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr3_5[0] = 0xf0088850
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr3_5[1] = 0xf0088854
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr3_5[2] = 0xf0088858
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr6_9[0] = 0xf0088860
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr6_9[1] = 0xf0088864
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr6_9[2] = 0xf0088868
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].bdlr6_9[3] = 0xf008886c
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].lcdlr[0] = 0xf0088880
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].lcdlr[1] = 0xf0088884
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].lcdlr[2] = 0xf0088888
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].lcdlr[3] = 0xf008888c
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].lcdlr[4] = 0xf0088890
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].lcdlr[5] = 0xf0088894
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].mdlr[0] = 0xf00888a0
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].mdlr[1] = 0xf00888a4
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gtr = 0xf00888c0
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].rsr[0] = 0xf00888d0
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].rsr[1] = 0xf00888d4
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].rsr[2] = 0xf00888d8
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].rsr[3] = 0xf00888dc
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gsr[0] = 0xf00888e0
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gsr[1] = 0xf00888e4
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gsr[2] = 0xf00888e8
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gsr[3] = 0xf00888ec
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gsr[4] = 0xf00888f0
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gsr[5] = 0xf00888f4
&ddr_phy_0->dwc_ddrphy_pub.datx8[1].gsr[6] = 0xf00888f8
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[0] = 0xf0088900
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[1] = 0xf0088904
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[2] = 0xf0088908
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[3] = 0xf008890c
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[4] = 0xf0088910
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[5] = 0xf0088914
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[6] = 0xf0088918
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[7] = 0xf008891c
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[8] = 0xf0088920
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gcr[9] = 0xf0088924
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr0_2[0] = 0xf0088940
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr0_2[1] = 0xf0088944
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr0_2[2] = 0xf0088948
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr3_5[0] = 0xf0088950
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr3_5[1] = 0xf0088954
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr3_5[2] = 0xf0088958
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr6_9[0] = 0xf0088960
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr6_9[1] = 0xf0088964
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr6_9[2] = 0xf0088968
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].bdlr6_9[3] = 0xf008896c
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].lcdlr[0] = 0xf0088980
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].lcdlr[1] = 0xf0088984
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].lcdlr[2] = 0xf0088988
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].lcdlr[3] = 0xf008898c
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].lcdlr[4] = 0xf0088990
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].lcdlr[5] = 0xf0088994
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].mdlr[0] = 0xf00889a0
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].mdlr[1] = 0xf00889a4
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gtr = 0xf00889c0
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].rsr[0] = 0xf00889d0
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].rsr[1] = 0xf00889d4
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].rsr[2] = 0xf00889d8
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].rsr[3] = 0xf00889dc
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gsr[0] = 0xf00889e0
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gsr[1] = 0xf00889e4
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gsr[2] = 0xf00889e8
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gsr[3] = 0xf00889ec
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gsr[4] = 0xf00889f0
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gsr[5] = 0xf00889f4
&ddr_phy_0->dwc_ddrphy_pub.datx8[2].gsr[6] = 0xf00889f8
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[0] = 0xf0088a00
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[1] = 0xf0088a04
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[2] = 0xf0088a08
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[3] = 0xf0088a0c
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[4] = 0xf0088a10
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[5] = 0xf0088a14
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[6] = 0xf0088a18
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[7] = 0xf0088a1c
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[8] = 0xf0088a20
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gcr[9] = 0xf0088a24
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr0_2[0] = 0xf0088a40
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr0_2[1] = 0xf0088a44
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr0_2[2] = 0xf0088a48
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr3_5[0] = 0xf0088a50
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr3_5[1] = 0xf0088a54
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr3_5[2] = 0xf0088a58
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr6_9[0] = 0xf0088a60
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr6_9[1] = 0xf0088a64
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr6_9[2] = 0xf0088a68
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].bdlr6_9[3] = 0xf0088a6c
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].lcdlr[0] = 0xf0088a80
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].lcdlr[1] = 0xf0088a84
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].lcdlr[2] = 0xf0088a88
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].lcdlr[3] = 0xf0088a8c
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].lcdlr[4] = 0xf0088a90
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].lcdlr[5] = 0xf0088a94
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].mdlr[0] = 0xf0088aa0
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].mdlr[1] = 0xf0088aa4
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gtr = 0xf0088ac0
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].rsr[0] = 0xf0088ad0
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].rsr[1] = 0xf0088ad4
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].rsr[2] = 0xf0088ad8
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].rsr[3] = 0xf0088adc
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gsr[0] = 0xf0088ae0
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gsr[1] = 0xf0088ae4
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gsr[2] = 0xf0088ae8
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gsr[3] = 0xf0088aec
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gsr[4] = 0xf0088af0
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gsr[5] = 0xf0088af4
&ddr_phy_0->dwc_ddrphy_pub.datx8[3].gsr[6] = 0xf0088af8
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[0] = 0xf0088b00
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[1] = 0xf0088b04
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[2] = 0xf0088b08
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[3] = 0xf0088b0c
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[4] = 0xf0088b10
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[5] = 0xf0088b14
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[6] = 0xf0088b18
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[7] = 0xf0088b1c
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[8] = 0xf0088b20
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gcr[9] = 0xf0088b24
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr0_2[0] = 0xf0088b40
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr0_2[1] = 0xf0088b44
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr0_2[2] = 0xf0088b48
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr3_5[0] = 0xf0088b50
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr3_5[1] = 0xf0088b54
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr3_5[2] = 0xf0088b58
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr6_9[0] = 0xf0088b60
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr6_9[1] = 0xf0088b64
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr6_9[2] = 0xf0088b68
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].bdlr6_9[3] = 0xf0088b6c
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].lcdlr[0] = 0xf0088b80
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].lcdlr[1] = 0xf0088b84
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].lcdlr[2] = 0xf0088b88
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].lcdlr[3] = 0xf0088b8c
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].lcdlr[4] = 0xf0088b90
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].lcdlr[5] = 0xf0088b94
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].mdlr[0] = 0xf0088ba0
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].mdlr[1] = 0xf0088ba4
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gtr = 0xf0088bc0
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].rsr[0] = 0xf0088bd0
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].rsr[1] = 0xf0088bd4
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].rsr[2] = 0xf0088bd8
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].rsr[3] = 0xf0088bdc
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gsr[0] = 0xf0088be0
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gsr[1] = 0xf0088be4
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gsr[2] = 0xf0088be8
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gsr[3] = 0xf0088bec
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gsr[4] = 0xf0088bf0
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gsr[5] = 0xf0088bf4
&ddr_phy_0->dwc_ddrphy_pub.datx8[4].gsr[6] = 0xf0088bf8
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[0] = 0xf0088c00
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[1] = 0xf0088c04
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[2] = 0xf0088c08
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[3] = 0xf0088c0c
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[4] = 0xf0088c10
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[5] = 0xf0088c14
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[6] = 0xf0088c18
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[7] = 0xf0088c1c
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[8] = 0xf0088c20
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gcr[9] = 0xf0088c24
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr0_2[0] = 0xf0088c40
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr0_2[1] = 0xf0088c44
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr0_2[2] = 0xf0088c48
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr3_5[0] = 0xf0088c50
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr3_5[1] = 0xf0088c54
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr3_5[2] = 0xf0088c58
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr6_9[0] = 0xf0088c60
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr6_9[1] = 0xf0088c64
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr6_9[2] = 0xf0088c68
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].bdlr6_9[3] = 0xf0088c6c
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].lcdlr[0] = 0xf0088c80
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].lcdlr[1] = 0xf0088c84
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].lcdlr[2] = 0xf0088c88
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].lcdlr[3] = 0xf0088c8c
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].lcdlr[4] = 0xf0088c90
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].lcdlr[5] = 0xf0088c94
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].mdlr[0] = 0xf0088ca0
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].mdlr[1] = 0xf0088ca4
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gtr = 0xf0088cc0
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].rsr[0] = 0xf0088cd0
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].rsr[1] = 0xf0088cd4
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].rsr[2] = 0xf0088cd8
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].rsr[3] = 0xf0088cdc
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gsr[0] = 0xf0088ce0
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gsr[1] = 0xf0088ce4
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gsr[2] = 0xf0088ce8
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gsr[3] = 0xf0088cec
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gsr[4] = 0xf0088cf0
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gsr[5] = 0xf0088cf4
&ddr_phy_0->dwc_ddrphy_pub.datx8[5].gsr[6] = 0xf0088cf8
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[0] = 0xf0088d00
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[1] = 0xf0088d04
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[2] = 0xf0088d08
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[3] = 0xf0088d0c
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[4] = 0xf0088d10
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[5] = 0xf0088d14
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[6] = 0xf0088d18
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[7] = 0xf0088d1c
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[8] = 0xf0088d20
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gcr[9] = 0xf0088d24
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr0_2[0] = 0xf0088d40
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr0_2[1] = 0xf0088d44
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr0_2[2] = 0xf0088d48
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr3_5[0] = 0xf0088d50
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr3_5[1] = 0xf0088d54
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr3_5[2] = 0xf0088d58
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr6_9[0] = 0xf0088d60
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr6_9[1] = 0xf0088d64
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr6_9[2] = 0xf0088d68
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].bdlr6_9[3] = 0xf0088d6c
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].lcdlr[0] = 0xf0088d80
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].lcdlr[1] = 0xf0088d84
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].lcdlr[2] = 0xf0088d88
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].lcdlr[3] = 0xf0088d8c
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].lcdlr[4] = 0xf0088d90
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].lcdlr[5] = 0xf0088d94
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].mdlr[0] = 0xf0088da0
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].mdlr[1] = 0xf0088da4
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gtr = 0xf0088dc0
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].rsr[0] = 0xf0088dd0
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].rsr[1] = 0xf0088dd4
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].rsr[2] = 0xf0088dd8
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].rsr[3] = 0xf0088ddc
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gsr[0] = 0xf0088de0
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gsr[1] = 0xf0088de4
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gsr[2] = 0xf0088de8
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gsr[3] = 0xf0088dec
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gsr[4] = 0xf0088df0
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gsr[5] = 0xf0088df4
&ddr_phy_0->dwc_ddrphy_pub.datx8[6].gsr[6] = 0xf0088df8
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[0] = 0xf0088e00
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[1] = 0xf0088e04
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[2] = 0xf0088e08
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[3] = 0xf0088e0c
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[4] = 0xf0088e10
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[5] = 0xf0088e14
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[6] = 0xf0088e18
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[7] = 0xf0088e1c
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[8] = 0xf0088e20
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gcr[9] = 0xf0088e24
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr0_2[0] = 0xf0088e40
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr0_2[1] = 0xf0088e44
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr0_2[2] = 0xf0088e48
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr3_5[0] = 0xf0088e50
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr3_5[1] = 0xf0088e54
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr3_5[2] = 0xf0088e58
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr6_9[0] = 0xf0088e60
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr6_9[1] = 0xf0088e64
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr6_9[2] = 0xf0088e68
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].bdlr6_9[3] = 0xf0088e6c
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].lcdlr[0] = 0xf0088e80
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].lcdlr[1] = 0xf0088e84
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].lcdlr[2] = 0xf0088e88
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].lcdlr[3] = 0xf0088e8c
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].lcdlr[4] = 0xf0088e90
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].lcdlr[5] = 0xf0088e94
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].mdlr[0] = 0xf0088ea0
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].mdlr[1] = 0xf0088ea4
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gtr = 0xf0088ec0
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].rsr[0] = 0xf0088ed0
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].rsr[1] = 0xf0088ed4
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].rsr[2] = 0xf0088ed8
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].rsr[3] = 0xf0088edc
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gsr[0] = 0xf0088ee0
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gsr[1] = 0xf0088ee4
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gsr[2] = 0xf0088ee8
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gsr[3] = 0xf0088eec
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gsr[4] = 0xf0088ef0
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gsr[5] = 0xf0088ef4
&ddr_phy_0->dwc_ddrphy_pub.datx8[7].gsr[6] = 0xf0088ef8
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[0] = 0xf0088f00
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[1] = 0xf0088f04
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[2] = 0xf0088f08
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[3] = 0xf0088f0c
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[4] = 0xf0088f10
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[5] = 0xf0088f14
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[6] = 0xf0088f18
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[7] = 0xf0088f1c
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[8] = 0xf0088f20
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gcr[9] = 0xf0088f24
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr0_2[0] = 0xf0088f40
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr0_2[1] = 0xf0088f44
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr0_2[2] = 0xf0088f48
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr3_5[0] = 0xf0088f50
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr3_5[1] = 0xf0088f54
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr3_5[2] = 0xf0088f58
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr6_9[0] = 0xf0088f60
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr6_9[1] = 0xf0088f64
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr6_9[2] = 0xf0088f68
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].bdlr6_9[3] = 0xf0088f6c
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].lcdlr[0] = 0xf0088f80
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].lcdlr[1] = 0xf0088f84
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].lcdlr[2] = 0xf0088f88
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].lcdlr[3] = 0xf0088f8c
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].lcdlr[4] = 0xf0088f90
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].lcdlr[5] = 0xf0088f94
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].mdlr[0] = 0xf0088fa0
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].mdlr[1] = 0xf0088fa4
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gtr = 0xf0088fc0
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].rsr[0] = 0xf0088fd0
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].rsr[1] = 0xf0088fd4
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].rsr[2] = 0xf0088fd8
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].rsr[3] = 0xf0088fdc
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gsr[0] = 0xf0088fe0
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gsr[1] = 0xf0088fe4
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gsr[2] = 0xf0088fe8
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gsr[3] = 0xf0088fec
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gsr[4] = 0xf0088ff0
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gsr[5] = 0xf0088ff4
&ddr_phy_0->dwc_ddrphy_pub.datx8[8].gsr[6] = 0xf0088ff8
&ddrc_0->global.ver = 0xf0090000
&ddrc_0->global.sec_ovrd = 0xf0090004
&ddrc_0->global.cntrl1 = 0xf0090008
&ddrc_0->global.crc_retry = 0xf009000c
&ddrc_0->global.lp = 0xf0090010
&ddrc_0->global.pmu = 0xf0090014
&ddrc_0->global.termination = 0xf0090018
&ddrc_0->global.urgent = 0xf0090020
&ddrc_0->global.arurgent_timeout = 0xf0090028
&ddrc_0->global.awurgent_timeout = 0xf009002c
&ddrc_0->global.rsv_config0 = 0xf0090090
&ddrc_0->global.rsv_config1 = 0xf0090094
&ddrc_0->global.rsv_config2 = 0xf0090098
&ddrc_0->global.rsv_config3 = 0xf009009c
&ddrc_0->mem.sd = 0xf0090100
&ddrc_0->channel.cntrl = 0xf0091800
&ddrc_0->channel.hold_reset = 0xf0091804
&ddrc_0->channel.status = 0xf0091808
&ddrc_0->channel.int_cause = 0xf0091810
&ddrc_0->channel.cause_mask = 0xf0091818
&ddrc_0->channel.address_map = 0xf0091820
&ddrc_0->channel.reorder_id_mask_0 = 0xf0091830
&ddrc_0->channel.reorder_id_value_0 = 0xf0091834
&ddrc_0->channel.reorder_id_ch_en_0 = 0xf0091838
&ddrc_0->channel.reorder_id_mask_1 = 0xf0091840
&ddrc_0->channel.reorder_id_value_1 = 0xf0091844
&ddrc_0->channel.reorder_id_ch_en_1 = 0xf0091848
&ddrc_0->channel.reorder_id_mask_2 = 0xf0091850
&ddrc_0->channel.reorder_id_value_2 = 0xf0091854
&ddrc_0->channel.reorder_id_ch_en_2 = 0xf0091858
&ddrc_0->channel.reorder_id_mask_3 = 0xf0091860
&ddrc_0->channel.reorder_id_value_3 = 0xf0091864
&ddrc_0->channel.reorder_id_ch_en_3 = 0xf0091868
&ddrc_0->channel.reorder_id_mask_4 = 0xf0091870
&ddrc_0->channel.reorder_id_value_4 = 0xf0091874
&ddrc_0->channel.reorder_id_ch_en_4 = 0xf0091878
&ddrc_0->channel.reorder_id_mask_5 = 0xf0091880
&ddrc_0->channel.reorder_id_value_5 = 0xf0091884
&ddrc_0->channel.reorder_id_ch_en_5 = 0xf0091888
&ddrc_0->channel.reorder_id_mask_6 = 0xf0091890
&ddrc_0->channel.reorder_id_value_6 = 0xf0091894
&ddrc_0->channel.reorder_id_ch_en_6 = 0xf0091898
&ddrc_0->channel.reorder_id_mask_7 = 0xf00918a0
&ddrc_0->channel.reorder_id_value_7 = 0xf00918a4
&ddrc_0->channel.reorder_id_ch_en_7 = 0xf00918a8
&ddrc_0->channel.addrmap_cs0 = 0xf00918c0
&ddrc_0->channel.addrmap_cs1 = 0xf00918c4
&ddrc_0->channel.addrmap_cid0 = 0xf00918c8
&ddrc_0->channel.addrmap_cid1 = 0xf00918cc
&ddrc_0->channel.addrmap_bg0 = 0xf00918d0
&ddrc_0->channel.addrmap_bg1 = 0xf00918d4
&ddrc_0->channel.addrmap_ba0 = 0xf00918d8
&ddrc_0->channel.addrmap_ba1 = 0xf00918dc
&ddrc_0->channel.mrr_control_status = 0xf0091900
&ddrc_0->channel.mrr_0 = 0xf0091904
&ddrc_0->channel.mrr_1 = 0xf0091908
&ddrc_0->channel.mrr_2 = 0xf009190c
&ddrc_0->channel.mrr_3 = 0xf0091910
&ddrc_0->channel.mrr_4 = 0xf0091914
&ddrc_0->channel.phy_smode_control = 0xf0091930
&ddrc_0->channel.phy_smode_status = 0xf0091934
&ddr_ctrl_1->umctl2_regs.mstr = 0xf00a0000
&ddr_ctrl_1->umctl2_regs.stat = 0xf00a0004
&ddr_ctrl_1->umctl2_regs.mstr1 = 0xf00a0008
&ddr_ctrl_1->umctl2_regs.mrctrl0 = 0xf00a0010
&ddr_ctrl_1->umctl2_regs.mrctrl1 = 0xf00a0014
&ddr_ctrl_1->umctl2_regs.mrstat = 0xf00a0018
&ddr_ctrl_1->umctl2_regs.mrctrl2 = 0xf00a001c
&ddr_ctrl_1->umctl2_regs.pwrctl = 0xf00a0030
&ddr_ctrl_1->umctl2_regs.pwrtmg = 0xf00a0034
&ddr_ctrl_1->umctl2_regs.hwlpctl = 0xf00a0038
&ddr_ctrl_1->umctl2_regs.rfshctl0 = 0xf00a0050
&ddr_ctrl_1->umctl2_regs.rfshctl1 = 0xf00a0054
&ddr_ctrl_1->umctl2_regs.rfshctl2 = 0xf00a0058
&ddr_ctrl_1->umctl2_regs.rfshctl4 = 0xf00a005c
&ddr_ctrl_1->umctl2_regs.rfshctl3 = 0xf00a0060
&ddr_ctrl_1->umctl2_regs.rfshtmg = 0xf00a0064
&ddr_ctrl_1->umctl2_regs.rfshtmg1 = 0xf00a0068
&ddr_ctrl_1->umctl2_regs.ecccfg0 = 0xf00a0070
&ddr_ctrl_1->umctl2_regs.ecccfg1 = 0xf00a0074
&ddr_ctrl_1->umctl2_regs.eccstat = 0xf00a0078
&ddr_ctrl_1->umctl2_regs.eccclr = 0xf00a007c
&ddr_ctrl_1->umctl2_regs.eccerrcnt = 0xf00a0080
&ddr_ctrl_1->umctl2_regs.ecccaddr0 = 0xf00a0084
&ddr_ctrl_1->umctl2_regs.ecccaddr1 = 0xf00a0088
&ddr_ctrl_1->umctl2_regs.ecccsyn0 = 0xf00a008c
&ddr_ctrl_1->umctl2_regs.ecccsyn1 = 0xf00a0090
&ddr_ctrl_1->umctl2_regs.ecccsyn2 = 0xf00a0094
&ddr_ctrl_1->umctl2_regs.eccbitmask0 = 0xf00a0098
&ddr_ctrl_1->umctl2_regs.eccbitmask1 = 0xf00a009c
&ddr_ctrl_1->umctl2_regs.eccbitmask2 = 0xf00a00a0
&ddr_ctrl_1->umctl2_regs.eccuaddr0 = 0xf00a00a4
&ddr_ctrl_1->umctl2_regs.eccuaddr1 = 0xf00a00a8
&ddr_ctrl_1->umctl2_regs.eccusyn0 = 0xf00a00ac
&ddr_ctrl_1->umctl2_regs.eccusyn1 = 0xf00a00b0
&ddr_ctrl_1->umctl2_regs.eccusyn2 = 0xf00a00b4
&ddr_ctrl_1->umctl2_regs.eccpoisonaddr0 = 0xf00a00b8
&ddr_ctrl_1->umctl2_regs.eccpoisonaddr1 = 0xf00a00bc
&ddr_ctrl_1->umctl2_regs.crcparctl0 = 0xf00a00c0
&ddr_ctrl_1->umctl2_regs.crcparctl1 = 0xf00a00c4
&ddr_ctrl_1->umctl2_regs.crcparctl2 = 0xf00a00c8
&ddr_ctrl_1->umctl2_regs.crcparstat = 0xf00a00cc
&ddr_ctrl_1->umctl2_regs.init0 = 0xf00a00d0
&ddr_ctrl_1->umctl2_regs.init1 = 0xf00a00d4
&ddr_ctrl_1->umctl2_regs.init3 = 0xf00a00dc
&ddr_ctrl_1->umctl2_regs.init4 = 0xf00a00e0
&ddr_ctrl_1->umctl2_regs.init5 = 0xf00a00e4
&ddr_ctrl_1->umctl2_regs.init6 = 0xf00a00e8
&ddr_ctrl_1->umctl2_regs.init7 = 0xf00a00ec
&ddr_ctrl_1->umctl2_regs.dimmctl = 0xf00a00f0
&ddr_ctrl_1->umctl2_regs.rankctl = 0xf00a00f4
&ddr_ctrl_1->umctl2_regs.dramtmg0 = 0xf00a0100
&ddr_ctrl_1->umctl2_regs.dramtmg1 = 0xf00a0104
&ddr_ctrl_1->umctl2_regs.dramtmg2 = 0xf00a0108
&ddr_ctrl_1->umctl2_regs.dramtmg3 = 0xf00a010c
&ddr_ctrl_1->umctl2_regs.dramtmg4 = 0xf00a0110
&ddr_ctrl_1->umctl2_regs.dramtmg5 = 0xf00a0114
&ddr_ctrl_1->umctl2_regs.dramtmg8 = 0xf00a0120
&ddr_ctrl_1->umctl2_regs.dramtmg9 = 0xf00a0124
&ddr_ctrl_1->umctl2_regs.dramtmg10 = 0xf00a0128
&ddr_ctrl_1->umctl2_regs.dramtmg11 = 0xf00a012c
&ddr_ctrl_1->umctl2_regs.dramtmg12 = 0xf00a0130
&ddr_ctrl_1->umctl2_regs.dramtmg15 = 0xf00a013c
&ddr_ctrl_1->umctl2_regs.dramtmg16 = 0xf00a0140
&ddr_ctrl_1->umctl2_regs.mramtmg0 = 0xf00a0170
&ddr_ctrl_1->umctl2_regs.mramtmg1 = 0xf00a0174
&ddr_ctrl_1->umctl2_regs.mramtmg4 = 0xf00a0178
&ddr_ctrl_1->umctl2_regs.mramtmg9 = 0xf00a017c
&ddr_ctrl_1->umctl2_regs.zqctl0 = 0xf00a0180
&ddr_ctrl_1->umctl2_regs.zqctl1 = 0xf00a0184
&ddr_ctrl_1->umctl2_regs.zqctl2 = 0xf00a0188
&ddr_ctrl_1->umctl2_regs.dfitmg0 = 0xf00a0190
&ddr_ctrl_1->umctl2_regs.dfitmg1 = 0xf00a0194
&ddr_ctrl_1->umctl2_regs.dfilpcfg0 = 0xf00a0198
&ddr_ctrl_1->umctl2_regs.dfilpcfg1 = 0xf00a019c
&ddr_ctrl_1->umctl2_regs.dfiupd0 = 0xf00a01a0
&ddr_ctrl_1->umctl2_regs.dfiupd1 = 0xf00a01a4
&ddr_ctrl_1->umctl2_regs.dfiupd2 = 0xf00a01a8
&ddr_ctrl_1->umctl2_regs.dfimisc = 0xf00a01b0
&ddr_ctrl_1->umctl2_regs.dfitmg3 = 0xf00a01b8
&ddr_ctrl_1->umctl2_regs.dfistat = 0xf00a01bc
&ddr_ctrl_1->umctl2_regs.dbictl = 0xf00a01c0
&ddr_ctrl_1->umctl2_regs.addrmap0 = 0xf00a0200
&ddr_ctrl_1->umctl2_regs.addrmap1 = 0xf00a0204
&ddr_ctrl_1->umctl2_regs.addrmap2 = 0xf00a0208
&ddr_ctrl_1->umctl2_regs.addrmap3 = 0xf00a020c
&ddr_ctrl_1->umctl2_regs.addrmap4 = 0xf00a0210
&ddr_ctrl_1->umctl2_regs.addrmap5 = 0xf00a0214
&ddr_ctrl_1->umctl2_regs.addrmap6 = 0xf00a0218
&ddr_ctrl_1->umctl2_regs.addrmap7 = 0xf00a021c
&ddr_ctrl_1->umctl2_regs.addrmap8 = 0xf00a0220
&ddr_ctrl_1->umctl2_regs.addrmap9 = 0xf00a0224
&ddr_ctrl_1->umctl2_regs.addrmap10 = 0xf00a0228
&ddr_ctrl_1->umctl2_regs.addrmap11 = 0xf00a022c
&ddr_ctrl_1->umctl2_regs.odtcfg = 0xf00a0240
&ddr_ctrl_1->umctl2_regs.odtmap = 0xf00a0244
&ddr_ctrl_1->umctl2_regs.sched = 0xf00a0250
&ddr_ctrl_1->umctl2_regs.sched1 = 0xf00a0254
&ddr_ctrl_1->umctl2_regs.perfhpr1 = 0xf00a025c
&ddr_ctrl_1->umctl2_regs.perflpr1 = 0xf00a0264
&ddr_ctrl_1->umctl2_regs.perfwr1 = 0xf00a026c
&ddr_ctrl_1->umctl2_regs.dqmap0 = 0xf00a0280
&ddr_ctrl_1->umctl2_regs.dqmap1 = 0xf00a0284
&ddr_ctrl_1->umctl2_regs.dqmap2 = 0xf00a0288
&ddr_ctrl_1->umctl2_regs.dqmap3 = 0xf00a028c
&ddr_ctrl_1->umctl2_regs.dqmap4 = 0xf00a0290
&ddr_ctrl_1->umctl2_regs.dqmap5 = 0xf00a0294
&ddr_ctrl_1->umctl2_regs.dbg0 = 0xf00a0300
&ddr_ctrl_1->umctl2_regs.dbg1 = 0xf00a0304
&ddr_ctrl_1->umctl2_regs.dbgcam = 0xf00a0308
&ddr_ctrl_1->umctl2_regs.dbgcmd = 0xf00a030c
&ddr_ctrl_1->umctl2_regs.dbgstat = 0xf00a0310
&ddr_ctrl_1->umctl2_regs.swctl = 0xf00a0320
&ddr_ctrl_1->umctl2_regs.swstat = 0xf00a0324
&ddr_ctrl_1->umctl2_regs.ocparcfg0 = 0xf00a0330
&ddr_ctrl_1->umctl2_regs.ocparcfg1 = 0xf00a0334
&ddr_ctrl_1->umctl2_regs.ocparcfg2 = 0xf00a0338
&ddr_ctrl_1->umctl2_regs.ocparcfg3 = 0xf00a033c
&ddr_ctrl_1->umctl2_regs.ocparstat0 = 0xf00a0340
&ddr_ctrl_1->umctl2_regs.ocparstat1 = 0xf00a0344
&ddr_ctrl_1->umctl2_regs.ocparwlog0 = 0xf00a0348
&ddr_ctrl_1->umctl2_regs.ocparwlog1 = 0xf00a034c
&ddr_ctrl_1->umctl2_regs.ocparwlog2 = 0xf00a0350
&ddr_ctrl_1->umctl2_regs.ocparawlog0 = 0xf00a0354
&ddr_ctrl_1->umctl2_regs.ocparawlog1 = 0xf00a0358
&ddr_ctrl_1->umctl2_regs.ocparrlog0 = 0xf00a035c
&ddr_ctrl_1->umctl2_regs.ocparrlog1 = 0xf00a0360
&ddr_ctrl_1->umctl2_regs.ocpararlog0 = 0xf00a0364
&ddr_ctrl_1->umctl2_regs.ocpararlog1 = 0xf00a0368
&ddr_ctrl_1->umctl2_regs.poisoncfg = 0xf00a036c
&ddr_ctrl_1->umctl2_regs.poisonstat = 0xf00a0370
&ddr_ctrl_1->umctl2_regs.adveccindex = 0xf00a0374
&ddr_ctrl_1->umctl2_regs.eccpoisonpat0 = 0xf00a037c
&ddr_ctrl_1->umctl2_regs.eccpoisonpat1 = 0xf00a0380
&ddr_ctrl_1->umctl2_regs.eccpoisonpat2 = 0xf00a0384
&ddr_ctrl_1->umctl2_mp.pstat = 0xf00a03fc
&ddr_ctrl_1->umctl2_mp.pccfg = 0xf00a0400
&ddr_ctrl_1->umctl2_mp.pcfgr_0 = 0xf00a0404
&ddr_ctrl_1->umctl2_mp.pcfgw_0 = 0xf00a0408
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch0_0 = 0xf00a0410
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech0_0 = 0xf00a0414
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch1_0 = 0xf00a0418
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech1_0 = 0xf00a041c
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch2_0 = 0xf00a0420
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech2_0 = 0xf00a0424
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch3_0 = 0xf00a0428
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech3_0 = 0xf00a042c
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch4_0 = 0xf00a0430
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech4_0 = 0xf00a0434
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch5_0 = 0xf00a0438
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech5_0 = 0xf00a043c
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch6_0 = 0xf00a0440
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech6_0 = 0xf00a0444
&ddr_ctrl_1->umctl2_mp.pcfgidmaskch7_0 = 0xf00a0448
&ddr_ctrl_1->umctl2_mp.pcfgidvaluech7_0 = 0xf00a044c
&ddr_ctrl_1->umctl2_mp.pctrl_0 = 0xf00a0490
&ddr_ctrl_1->umctl2_mp.pcfgqos0_0 = 0xf00a0494
&ddr_ctrl_1->umctl2_mp.pcfgqos1_0 = 0xf00a0498
&ddr_ctrl_1->umctl2_mp.pcfgwqos0_0 = 0xf00a049c
&ddr_ctrl_1->umctl2_mp.pcfgwqos1_0 = 0xf00a04a0
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap0_alt = 0xf00a23f8
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap1_alt = 0xf00a23fc
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap2_alt = 0xf00a2400
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap3_alt = 0xf00a2404
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap4_alt = 0xf00a2408
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap5_alt = 0xf00a240c
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap6_alt = 0xf00a2410
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap7_alt = 0xf00a2414
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap8_alt = 0xf00a2418
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap9_alt = 0xf00a241c
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap10_alt = 0xf00a2420
&ddr_ctrl_1->umctl2_regs_addrmap_alt.addrmap11_alt = 0xf00a2424
&ddr_phy_1->dwc_ddrphy_pub.ridr = 0xf00a8000
&ddr_phy_1->dwc_ddrphy_pub.pir = 0xf00a8004
&ddr_phy_1->dwc_ddrphy_pub.cgcr = 0xf00a8008
&ddr_phy_1->dwc_ddrphy_pub.cgcr1 = 0xf00a800c
&ddr_phy_1->dwc_ddrphy_pub.pgcr[0] = 0xf00a8010
&ddr_phy_1->dwc_ddrphy_pub.pgcr[1] = 0xf00a8014
&ddr_phy_1->dwc_ddrphy_pub.pgcr[2] = 0xf00a8018
&ddr_phy_1->dwc_ddrphy_pub.pgcr[3] = 0xf00a801c
&ddr_phy_1->dwc_ddrphy_pub.pgcr[4] = 0xf00a8020
&ddr_phy_1->dwc_ddrphy_pub.pgcr[5] = 0xf00a8024
&ddr_phy_1->dwc_ddrphy_pub.pgcr[6] = 0xf00a8028
&ddr_phy_1->dwc_ddrphy_pub.pgcr[7] = 0xf00a802c
&ddr_phy_1->dwc_ddrphy_pub.pgcr[8] = 0xf00a8030
&ddr_phy_1->dwc_ddrphy_pub.pgsr[0] = 0xf00a8034
&ddr_phy_1->dwc_ddrphy_pub.pgsr[1] = 0xf00a8038
&ddr_phy_1->dwc_ddrphy_pub.ptr[0] = 0xf00a8040
&ddr_phy_1->dwc_ddrphy_pub.ptr[1] = 0xf00a8044
&ddr_phy_1->dwc_ddrphy_pub.ptr[2] = 0xf00a8048
&ddr_phy_1->dwc_ddrphy_pub.ptr[3] = 0xf00a804c
&ddr_phy_1->dwc_ddrphy_pub.ptr[4] = 0xf00a8050
&ddr_phy_1->dwc_ddrphy_pub.ptr[5] = 0xf00a8054
&ddr_phy_1->dwc_ddrphy_pub.ptr[6] = 0xf00a8058
&ddr_phy_1->dwc_ddrphy_pub.pllcr_typ_b[0] = 0xf00a8068
&ddr_phy_1->dwc_ddrphy_pub.pllcr_typ_b[1] = 0xf00a806c
&ddr_phy_1->dwc_ddrphy_pub.pllcr_typ_b[2] = 0xf00a8070
&ddr_phy_1->dwc_ddrphy_pub.pllcr_typ_b[3] = 0xf00a8074
&ddr_phy_1->dwc_ddrphy_pub.pllcr_typ_b[4] = 0xf00a8078
&ddr_phy_1->dwc_ddrphy_pub.pllcr_typ_b[5] = 0xf00a807c
&ddr_phy_1->dwc_ddrphy_pub.pllcr_typ_a = 0xf00a8080
&ddr_phy_1->dwc_ddrphy_pub.dxccr = 0xf00a8088
&ddr_phy_1->dwc_ddrphy_pub.dsgcr = 0xf00a8090
&ddr_phy_1->dwc_ddrphy_pub.odtcr = 0xf00a8098
&ddr_phy_1->dwc_ddrphy_pub.aacr = 0xf00a80a0
&ddr_phy_1->dwc_ddrphy_pub.gpr[0] = 0xf00a80c0
&ddr_phy_1->dwc_ddrphy_pub.gpr[1] = 0xf00a80c4
&ddr_phy_1->dwc_ddrphy_pub.dcr = 0xf00a8100
&ddr_phy_1->dwc_ddrphy_pub.dtpr[0] = 0xf00a8110
&ddr_phy_1->dwc_ddrphy_pub.dtpr[1] = 0xf00a8114
&ddr_phy_1->dwc_ddrphy_pub.dtpr[2] = 0xf00a8118
&ddr_phy_1->dwc_ddrphy_pub.dtpr[3] = 0xf00a811c
&ddr_phy_1->dwc_ddrphy_pub.dtpr[4] = 0xf00a8120
&ddr_phy_1->dwc_ddrphy_pub.dtpr[5] = 0xf00a8124
&ddr_phy_1->dwc_ddrphy_pub.dtpr[6] = 0xf00a8128
&ddr_phy_1->dwc_ddrphy_pub.rdimmgcr[0] = 0xf00a8140
&ddr_phy_1->dwc_ddrphy_pub.rdimmgcr[1] = 0xf00a8144
&ddr_phy_1->dwc_ddrphy_pub.rdimmgcr[2] = 0xf00a8148
&ddr_phy_1->dwc_ddrphy_pub.rdimmcr[0] = 0xf00a8150
&ddr_phy_1->dwc_ddrphy_pub.rdimmcr[1] = 0xf00a8154
&ddr_phy_1->dwc_ddrphy_pub.rdimmcr[2] = 0xf00a8158
&ddr_phy_1->dwc_ddrphy_pub.rdimmcr[3] = 0xf00a815c
&ddr_phy_1->dwc_ddrphy_pub.rdimmcr[4] = 0xf00a8160
&ddr_phy_1->dwc_ddrphy_pub.schcr[0] = 0xf00a8168
&ddr_phy_1->dwc_ddrphy_pub.schcr[1] = 0xf00a816c
&ddr_phy_1->dwc_ddrphy_pub.mr[0] = 0xf00a8180
&ddr_phy_1->dwc_ddrphy_pub.mr[1] = 0xf00a8184
&ddr_phy_1->dwc_ddrphy_pub.mr[2] = 0xf00a8188
&ddr_phy_1->dwc_ddrphy_pub.mr[3] = 0xf00a818c
&ddr_phy_1->dwc_ddrphy_pub.mr[4] = 0xf00a8190
&ddr_phy_1->dwc_ddrphy_pub.mr[5] = 0xf00a8194
&ddr_phy_1->dwc_ddrphy_pub.mr[6] = 0xf00a8198
&ddr_phy_1->dwc_ddrphy_pub.mr[7] = 0xf00a819c
&ddr_phy_1->dwc_ddrphy_pub.mr11 = 0xf00a81ac
&ddr_phy_1->dwc_ddrphy_pub.dtcr[0] = 0xf00a8200
&ddr_phy_1->dwc_ddrphy_pub.dtcr[1] = 0xf00a8204
&ddr_phy_1->dwc_ddrphy_pub.dtar[0] = 0xf00a8208
&ddr_phy_1->dwc_ddrphy_pub.dtar[1] = 0xf00a820c
&ddr_phy_1->dwc_ddrphy_pub.dtar[2] = 0xf00a8210
&ddr_phy_1->dwc_ddrphy_pub.dtdr[0] = 0xf00a8218
&ddr_phy_1->dwc_ddrphy_pub.dtdr[1] = 0xf00a821c
&ddr_phy_1->dwc_ddrphy_pub.uddr[0] = 0xf00a8220
&ddr_phy_1->dwc_ddrphy_pub.uddr[1] = 0xf00a8224
&ddr_phy_1->dwc_ddrphy_pub.dtedr[0] = 0xf00a8230
&ddr_phy_1->dwc_ddrphy_pub.dtedr[1] = 0xf00a8234
&ddr_phy_1->dwc_ddrphy_pub.dtedr[2] = 0xf00a8238
&ddr_phy_1->dwc_ddrphy_pub.vtdr = 0xf00a823c
&ddr_phy_1->dwc_ddrphy_pub.catr[0] = 0xf00a8240
&ddr_phy_1->dwc_ddrphy_pub.catr[1] = 0xf00a8244
&ddr_phy_1->dwc_ddrphy_pub.dqsdr[0] = 0xf00a8250
&ddr_phy_1->dwc_ddrphy_pub.dqsdr[1] = 0xf00a8254
&ddr_phy_1->dwc_ddrphy_pub.dqsdr[2] = 0xf00a8258
&ddr_phy_1->dwc_ddrphy_pub.dcuar = 0xf00a8300
&ddr_phy_1->dwc_ddrphy_pub.dcudr = 0xf00a8304
&ddr_phy_1->dwc_ddrphy_pub.dcurr = 0xf00a8308
&ddr_phy_1->dwc_ddrphy_pub.dculr = 0xf00a830c
&ddr_phy_1->dwc_ddrphy_pub.dcugcr = 0xf00a8310
&ddr_phy_1->dwc_ddrphy_pub.dcutpr = 0xf00a8314
&ddr_phy_1->dwc_ddrphy_pub.dcusr[0] = 0xf00a8318
&ddr_phy_1->dwc_ddrphy_pub.dcusr[1] = 0xf00a831c
&ddr_phy_1->dwc_ddrphy_pub.bistrr = 0xf00a8400
&ddr_phy_1->dwc_ddrphy_pub.bistwcr = 0xf00a8404
&ddr_phy_1->dwc_ddrphy_pub.bistmskr[0] = 0xf00a8408
&ddr_phy_1->dwc_ddrphy_pub.bistmskr[1] = 0xf00a840c
&ddr_phy_1->dwc_ddrphy_pub.bistmskr[2] = 0xf00a8410
&ddr_phy_1->dwc_ddrphy_pub.bistlsr = 0xf00a8414
&ddr_phy_1->dwc_ddrphy_pub.bistar[0] = 0xf00a8418
&ddr_phy_1->dwc_ddrphy_pub.bistar[1] = 0xf00a841c
&ddr_phy_1->dwc_ddrphy_pub.bistar[2] = 0xf00a8420
&ddr_phy_1->dwc_ddrphy_pub.bistar[3] = 0xf00a8424
&ddr_phy_1->dwc_ddrphy_pub.bistar[4] = 0xf00a8428
&ddr_phy_1->dwc_ddrphy_pub.bistudpr = 0xf00a842c
&ddr_phy_1->dwc_ddrphy_pub.bistgsr = 0xf00a8430
&ddr_phy_1->dwc_ddrphy_pub.bistwer[0] = 0xf00a8434
&ddr_phy_1->dwc_ddrphy_pub.bistwer[1] = 0xf00a8438
&ddr_phy_1->dwc_ddrphy_pub.bistber[0] = 0xf00a843c
&ddr_phy_1->dwc_ddrphy_pub.bistber[1] = 0xf00a8440
&ddr_phy_1->dwc_ddrphy_pub.bistber[2] = 0xf00a8444
&ddr_phy_1->dwc_ddrphy_pub.bistber[3] = 0xf00a8448
&ddr_phy_1->dwc_ddrphy_pub.bistber[4] = 0xf00a844c
&ddr_phy_1->dwc_ddrphy_pub.bistwcsr = 0xf00a8450
&ddr_phy_1->dwc_ddrphy_pub.bistfwr[0] = 0xf00a8454
&ddr_phy_1->dwc_ddrphy_pub.bistfwr[1] = 0xf00a8458
&ddr_phy_1->dwc_ddrphy_pub.bistfwr[2] = 0xf00a845c
&ddr_phy_1->dwc_ddrphy_pub.bistber5 = 0xf00a8460
&ddr_phy_1->dwc_ddrphy_pub.rankidr = 0xf00a84dc
&ddr_phy_1->dwc_ddrphy_pub.riocr[0] = 0xf00a84e0
&ddr_phy_1->dwc_ddrphy_pub.riocr[1] = 0xf00a84e4
&ddr_phy_1->dwc_ddrphy_pub.riocr[2] = 0xf00a84e8
&ddr_phy_1->dwc_ddrphy_pub.riocr[3] = 0xf00a84ec
&ddr_phy_1->dwc_ddrphy_pub.riocr[4] = 0xf00a84f0
&ddr_phy_1->dwc_ddrphy_pub.riocr[5] = 0xf00a84f4
&ddr_phy_1->dwc_ddrphy_pub.aciocr[0] = 0xf00a8500
&ddr_phy_1->dwc_ddrphy_pub.aciocr[1] = 0xf00a8504
&ddr_phy_1->dwc_ddrphy_pub.aciocr[2] = 0xf00a8508
&ddr_phy_1->dwc_ddrphy_pub.aciocr[3] = 0xf00a850c
&ddr_phy_1->dwc_ddrphy_pub.aciocr[4] = 0xf00a8510
&ddr_phy_1->dwc_ddrphy_pub.iovcr[0] = 0xf00a8520
&ddr_phy_1->dwc_ddrphy_pub.iovcr[1] = 0xf00a8524
&ddr_phy_1->dwc_ddrphy_pub.vtcr[0] = 0xf00a8528
&ddr_phy_1->dwc_ddrphy_pub.vtcr[1] = 0xf00a852c
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[0] = 0xf00a8540
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[1] = 0xf00a8544
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[2] = 0xf00a8548
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[3] = 0xf00a854c
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[4] = 0xf00a8550
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[5] = 0xf00a8554
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[6] = 0xf00a8558
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[7] = 0xf00a855c
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[8] = 0xf00a8560
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[9] = 0xf00a8564
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[10] = 0xf00a8568
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[11] = 0xf00a856c
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[12] = 0xf00a8570
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[13] = 0xf00a8574
&ddr_phy_1->dwc_ddrphy_pub.acbdlr[14] = 0xf00a8578
&ddr_phy_1->dwc_ddrphy_pub.aclcdlr = 0xf00a8580
&ddr_phy_1->dwc_ddrphy_pub.acmdlr[0] = 0xf00a85a0
&ddr_phy_1->dwc_ddrphy_pub.acmdlr[1] = 0xf00a85a4
&ddr_phy_1->dwc_ddrphy_pub.zqcr = 0xf00a8680
&ddr_phy_1->dwc_ddrphy_pub.zq[0].pr = 0xf00a8684
&ddr_phy_1->dwc_ddrphy_pub.zq[0].dr = 0xf00a8688
&ddr_phy_1->dwc_ddrphy_pub.zq[0].sr = 0xf00a868c
&ddr_phy_1->dwc_ddrphy_pub.zq[1].pr = 0xf00a8694
&ddr_phy_1->dwc_ddrphy_pub.zq[1].dr = 0xf00a8698
&ddr_phy_1->dwc_ddrphy_pub.zq[1].sr = 0xf00a869c
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[0] = 0xf00a8700
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[1] = 0xf00a8704
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[2] = 0xf00a8708
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[3] = 0xf00a870c
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[4] = 0xf00a8710
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[5] = 0xf00a8714
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[6] = 0xf00a8718
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[7] = 0xf00a871c
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[8] = 0xf00a8720
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gcr[9] = 0xf00a8724
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr0_2[0] = 0xf00a8740
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr0_2[1] = 0xf00a8744
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr0_2[2] = 0xf00a8748
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr3_5[0] = 0xf00a8750
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr3_5[1] = 0xf00a8754
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr3_5[2] = 0xf00a8758
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr6_9[0] = 0xf00a8760
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr6_9[1] = 0xf00a8764
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr6_9[2] = 0xf00a8768
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].bdlr6_9[3] = 0xf00a876c
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].lcdlr[0] = 0xf00a8780
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].lcdlr[1] = 0xf00a8784
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].lcdlr[2] = 0xf00a8788
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].lcdlr[3] = 0xf00a878c
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].lcdlr[4] = 0xf00a8790
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].lcdlr[5] = 0xf00a8794
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].mdlr[0] = 0xf00a87a0
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].mdlr[1] = 0xf00a87a4
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gtr = 0xf00a87c0
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].rsr[0] = 0xf00a87d0
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].rsr[1] = 0xf00a87d4
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].rsr[2] = 0xf00a87d8
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].rsr[3] = 0xf00a87dc
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gsr[0] = 0xf00a87e0
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gsr[1] = 0xf00a87e4
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gsr[2] = 0xf00a87e8
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gsr[3] = 0xf00a87ec
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gsr[4] = 0xf00a87f0
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gsr[5] = 0xf00a87f4
&ddr_phy_1->dwc_ddrphy_pub.datx8[0].gsr[6] = 0xf00a87f8
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[0] = 0xf00a8800
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[1] = 0xf00a8804
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[2] = 0xf00a8808
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[3] = 0xf00a880c
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[4] = 0xf00a8810
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[5] = 0xf00a8814
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[6] = 0xf00a8818
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[7] = 0xf00a881c
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[8] = 0xf00a8820
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gcr[9] = 0xf00a8824
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr0_2[0] = 0xf00a8840
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr0_2[1] = 0xf00a8844
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr0_2[2] = 0xf00a8848
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr3_5[0] = 0xf00a8850
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr3_5[1] = 0xf00a8854
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr3_5[2] = 0xf00a8858
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr6_9[0] = 0xf00a8860
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr6_9[1] = 0xf00a8864
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr6_9[2] = 0xf00a8868
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].bdlr6_9[3] = 0xf00a886c
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].lcdlr[0] = 0xf00a8880
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].lcdlr[1] = 0xf00a8884
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].lcdlr[2] = 0xf00a8888
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].lcdlr[3] = 0xf00a888c
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].lcdlr[4] = 0xf00a8890
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].lcdlr[5] = 0xf00a8894
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].mdlr[0] = 0xf00a88a0
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].mdlr[1] = 0xf00a88a4
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gtr = 0xf00a88c0
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].rsr[0] = 0xf00a88d0
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].rsr[1] = 0xf00a88d4
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].rsr[2] = 0xf00a88d8
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].rsr[3] = 0xf00a88dc
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gsr[0] = 0xf00a88e0
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gsr[1] = 0xf00a88e4
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gsr[2] = 0xf00a88e8
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gsr[3] = 0xf00a88ec
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gsr[4] = 0xf00a88f0
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gsr[5] = 0xf00a88f4
&ddr_phy_1->dwc_ddrphy_pub.datx8[1].gsr[6] = 0xf00a88f8
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[0] = 0xf00a8900
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[1] = 0xf00a8904
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[2] = 0xf00a8908
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[3] = 0xf00a890c
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[4] = 0xf00a8910
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[5] = 0xf00a8914
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[6] = 0xf00a8918
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[7] = 0xf00a891c
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[8] = 0xf00a8920
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gcr[9] = 0xf00a8924
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr0_2[0] = 0xf00a8940
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr0_2[1] = 0xf00a8944
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr0_2[2] = 0xf00a8948
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr3_5[0] = 0xf00a8950
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr3_5[1] = 0xf00a8954
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr3_5[2] = 0xf00a8958
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr6_9[0] = 0xf00a8960
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr6_9[1] = 0xf00a8964
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr6_9[2] = 0xf00a8968
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].bdlr6_9[3] = 0xf00a896c
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].lcdlr[0] = 0xf00a8980
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].lcdlr[1] = 0xf00a8984
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].lcdlr[2] = 0xf00a8988
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].lcdlr[3] = 0xf00a898c
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].lcdlr[4] = 0xf00a8990
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].lcdlr[5] = 0xf00a8994
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].mdlr[0] = 0xf00a89a0
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].mdlr[1] = 0xf00a89a4
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gtr = 0xf00a89c0
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].rsr[0] = 0xf00a89d0
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].rsr[1] = 0xf00a89d4
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].rsr[2] = 0xf00a89d8
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].rsr[3] = 0xf00a89dc
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gsr[0] = 0xf00a89e0
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gsr[1] = 0xf00a89e4
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gsr[2] = 0xf00a89e8
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gsr[3] = 0xf00a89ec
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gsr[4] = 0xf00a89f0
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gsr[5] = 0xf00a89f4
&ddr_phy_1->dwc_ddrphy_pub.datx8[2].gsr[6] = 0xf00a89f8
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[0] = 0xf00a8a00
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[1] = 0xf00a8a04
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[2] = 0xf00a8a08
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[3] = 0xf00a8a0c
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[4] = 0xf00a8a10
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[5] = 0xf00a8a14
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[6] = 0xf00a8a18
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[7] = 0xf00a8a1c
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[8] = 0xf00a8a20
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gcr[9] = 0xf00a8a24
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr0_2[0] = 0xf00a8a40
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr0_2[1] = 0xf00a8a44
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr0_2[2] = 0xf00a8a48
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr3_5[0] = 0xf00a8a50
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr3_5[1] = 0xf00a8a54
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr3_5[2] = 0xf00a8a58
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr6_9[0] = 0xf00a8a60
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr6_9[1] = 0xf00a8a64
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr6_9[2] = 0xf00a8a68
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].bdlr6_9[3] = 0xf00a8a6c
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].lcdlr[0] = 0xf00a8a80
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].lcdlr[1] = 0xf00a8a84
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].lcdlr[2] = 0xf00a8a88
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].lcdlr[3] = 0xf00a8a8c
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].lcdlr[4] = 0xf00a8a90
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].lcdlr[5] = 0xf00a8a94
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].mdlr[0] = 0xf00a8aa0
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].mdlr[1] = 0xf00a8aa4
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gtr = 0xf00a8ac0
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].rsr[0] = 0xf00a8ad0
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].rsr[1] = 0xf00a8ad4
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].rsr[2] = 0xf00a8ad8
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].rsr[3] = 0xf00a8adc
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gsr[0] = 0xf00a8ae0
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gsr[1] = 0xf00a8ae4
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gsr[2] = 0xf00a8ae8
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gsr[3] = 0xf00a8aec
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gsr[4] = 0xf00a8af0
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gsr[5] = 0xf00a8af4
&ddr_phy_1->dwc_ddrphy_pub.datx8[3].gsr[6] = 0xf00a8af8
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[0] = 0xf00a8b00
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[1] = 0xf00a8b04
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[2] = 0xf00a8b08
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[3] = 0xf00a8b0c
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[4] = 0xf00a8b10
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[5] = 0xf00a8b14
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[6] = 0xf00a8b18
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[7] = 0xf00a8b1c
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[8] = 0xf00a8b20
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gcr[9] = 0xf00a8b24
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr0_2[0] = 0xf00a8b40
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr0_2[1] = 0xf00a8b44
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr0_2[2] = 0xf00a8b48
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr3_5[0] = 0xf00a8b50
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr3_5[1] = 0xf00a8b54
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr3_5[2] = 0xf00a8b58
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr6_9[0] = 0xf00a8b60
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr6_9[1] = 0xf00a8b64
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr6_9[2] = 0xf00a8b68
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].bdlr6_9[3] = 0xf00a8b6c
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].lcdlr[0] = 0xf00a8b80
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].lcdlr[1] = 0xf00a8b84
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].lcdlr[2] = 0xf00a8b88
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].lcdlr[3] = 0xf00a8b8c
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].lcdlr[4] = 0xf00a8b90
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].lcdlr[5] = 0xf00a8b94
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].mdlr[0] = 0xf00a8ba0
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].mdlr[1] = 0xf00a8ba4
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gtr = 0xf00a8bc0
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].rsr[0] = 0xf00a8bd0
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].rsr[1] = 0xf00a8bd4
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].rsr[2] = 0xf00a8bd8
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].rsr[3] = 0xf00a8bdc
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gsr[0] = 0xf00a8be0
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gsr[1] = 0xf00a8be4
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gsr[2] = 0xf00a8be8
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gsr[3] = 0xf00a8bec
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gsr[4] = 0xf00a8bf0
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gsr[5] = 0xf00a8bf4
&ddr_phy_1->dwc_ddrphy_pub.datx8[4].gsr[6] = 0xf00a8bf8
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[0] = 0xf00a8c00
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[1] = 0xf00a8c04
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[2] = 0xf00a8c08
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[3] = 0xf00a8c0c
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[4] = 0xf00a8c10
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[5] = 0xf00a8c14
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[6] = 0xf00a8c18
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[7] = 0xf00a8c1c
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[8] = 0xf00a8c20
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gcr[9] = 0xf00a8c24
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr0_2[0] = 0xf00a8c40
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr0_2[1] = 0xf00a8c44
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr0_2[2] = 0xf00a8c48
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr3_5[0] = 0xf00a8c50
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr3_5[1] = 0xf00a8c54
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr3_5[2] = 0xf00a8c58
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr6_9[0] = 0xf00a8c60
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr6_9[1] = 0xf00a8c64
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr6_9[2] = 0xf00a8c68
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].bdlr6_9[3] = 0xf00a8c6c
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].lcdlr[0] = 0xf00a8c80
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].lcdlr[1] = 0xf00a8c84
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].lcdlr[2] = 0xf00a8c88
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].lcdlr[3] = 0xf00a8c8c
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].lcdlr[4] = 0xf00a8c90
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].lcdlr[5] = 0xf00a8c94
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].mdlr[0] = 0xf00a8ca0
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].mdlr[1] = 0xf00a8ca4
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gtr = 0xf00a8cc0
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].rsr[0] = 0xf00a8cd0
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].rsr[1] = 0xf00a8cd4
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].rsr[2] = 0xf00a8cd8
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].rsr[3] = 0xf00a8cdc
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gsr[0] = 0xf00a8ce0
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gsr[1] = 0xf00a8ce4
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gsr[2] = 0xf00a8ce8
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gsr[3] = 0xf00a8cec
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gsr[4] = 0xf00a8cf0
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gsr[5] = 0xf00a8cf4
&ddr_phy_1->dwc_ddrphy_pub.datx8[5].gsr[6] = 0xf00a8cf8
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[0] = 0xf00a8d00
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[1] = 0xf00a8d04
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[2] = 0xf00a8d08
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[3] = 0xf00a8d0c
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[4] = 0xf00a8d10
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[5] = 0xf00a8d14
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[6] = 0xf00a8d18
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[7] = 0xf00a8d1c
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[8] = 0xf00a8d20
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gcr[9] = 0xf00a8d24
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr0_2[0] = 0xf00a8d40
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr0_2[1] = 0xf00a8d44
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr0_2[2] = 0xf00a8d48
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr3_5[0] = 0xf00a8d50
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr3_5[1] = 0xf00a8d54
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr3_5[2] = 0xf00a8d58
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr6_9[0] = 0xf00a8d60
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr6_9[1] = 0xf00a8d64
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr6_9[2] = 0xf00a8d68
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].bdlr6_9[3] = 0xf00a8d6c
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].lcdlr[0] = 0xf00a8d80
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].lcdlr[1] = 0xf00a8d84
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].lcdlr[2] = 0xf00a8d88
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].lcdlr[3] = 0xf00a8d8c
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].lcdlr[4] = 0xf00a8d90
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].lcdlr[5] = 0xf00a8d94
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].mdlr[0] = 0xf00a8da0
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].mdlr[1] = 0xf00a8da4
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gtr = 0xf00a8dc0
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].rsr[0] = 0xf00a8dd0
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].rsr[1] = 0xf00a8dd4
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].rsr[2] = 0xf00a8dd8
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].rsr[3] = 0xf00a8ddc
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gsr[0] = 0xf00a8de0
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gsr[1] = 0xf00a8de4
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gsr[2] = 0xf00a8de8
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gsr[3] = 0xf00a8dec
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gsr[4] = 0xf00a8df0
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gsr[5] = 0xf00a8df4
&ddr_phy_1->dwc_ddrphy_pub.datx8[6].gsr[6] = 0xf00a8df8
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[0] = 0xf00a8e00
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[1] = 0xf00a8e04
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[2] = 0xf00a8e08
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[3] = 0xf00a8e0c
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[4] = 0xf00a8e10
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[5] = 0xf00a8e14
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[6] = 0xf00a8e18
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[7] = 0xf00a8e1c
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[8] = 0xf00a8e20
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gcr[9] = 0xf00a8e24
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr0_2[0] = 0xf00a8e40
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr0_2[1] = 0xf00a8e44
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr0_2[2] = 0xf00a8e48
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr3_5[0] = 0xf00a8e50
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr3_5[1] = 0xf00a8e54
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr3_5[2] = 0xf00a8e58
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr6_9[0] = 0xf00a8e60
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr6_9[1] = 0xf00a8e64
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr6_9[2] = 0xf00a8e68
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].bdlr6_9[3] = 0xf00a8e6c
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].lcdlr[0] = 0xf00a8e80
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].lcdlr[1] = 0xf00a8e84
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].lcdlr[2] = 0xf00a8e88
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].lcdlr[3] = 0xf00a8e8c
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].lcdlr[4] = 0xf00a8e90
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].lcdlr[5] = 0xf00a8e94
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].mdlr[0] = 0xf00a8ea0
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].mdlr[1] = 0xf00a8ea4
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gtr = 0xf00a8ec0
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].rsr[0] = 0xf00a8ed0
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].rsr[1] = 0xf00a8ed4
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].rsr[2] = 0xf00a8ed8
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].rsr[3] = 0xf00a8edc
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gsr[0] = 0xf00a8ee0
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gsr[1] = 0xf00a8ee4
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gsr[2] = 0xf00a8ee8
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gsr[3] = 0xf00a8eec
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gsr[4] = 0xf00a8ef0
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gsr[5] = 0xf00a8ef4
&ddr_phy_1->dwc_ddrphy_pub.datx8[7].gsr[6] = 0xf00a8ef8
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[0] = 0xf00a8f00
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[1] = 0xf00a8f04
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[2] = 0xf00a8f08
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[3] = 0xf00a8f0c
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[4] = 0xf00a8f10
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[5] = 0xf00a8f14
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[6] = 0xf00a8f18
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[7] = 0xf00a8f1c
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[8] = 0xf00a8f20
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gcr[9] = 0xf00a8f24
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr0_2[0] = 0xf00a8f40
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr0_2[1] = 0xf00a8f44
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr0_2[2] = 0xf00a8f48
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr3_5[0] = 0xf00a8f50
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr3_5[1] = 0xf00a8f54
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr3_5[2] = 0xf00a8f58
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr6_9[0] = 0xf00a8f60
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr6_9[1] = 0xf00a8f64
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr6_9[2] = 0xf00a8f68
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].bdlr6_9[3] = 0xf00a8f6c
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].lcdlr[0] = 0xf00a8f80
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].lcdlr[1] = 0xf00a8f84
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].lcdlr[2] = 0xf00a8f88
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].lcdlr[3] = 0xf00a8f8c
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].lcdlr[4] = 0xf00a8f90
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].lcdlr[5] = 0xf00a8f94
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].mdlr[0] = 0xf00a8fa0
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].mdlr[1] = 0xf00a8fa4
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gtr = 0xf00a8fc0
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].rsr[0] = 0xf00a8fd0
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].rsr[1] = 0xf00a8fd4
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].rsr[2] = 0xf00a8fd8
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].rsr[3] = 0xf00a8fdc
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gsr[0] = 0xf00a8fe0
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gsr[1] = 0xf00a8fe4
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gsr[2] = 0xf00a8fe8
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gsr[3] = 0xf00a8fec
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gsr[4] = 0xf00a8ff0
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gsr[5] = 0xf00a8ff4
&ddr_phy_1->dwc_ddrphy_pub.datx8[8].gsr[6] = 0xf00a8ff8
&ddrc_1->global.ver = 0xf00b0000
&ddrc_1->global.sec_ovrd = 0xf00b0004
&ddrc_1->global.cntrl1 = 0xf00b0008
&ddrc_1->global.crc_retry = 0xf00b000c
&ddrc_1->global.lp = 0xf00b0010
&ddrc_1->global.pmu = 0xf00b0014
&ddrc_1->global.termination = 0xf00b0018
&ddrc_1->global.urgent = 0xf00b0020
&ddrc_1->global.arurgent_timeout = 0xf00b0028
&ddrc_1->global.awurgent_timeout = 0xf00b002c
&ddrc_1->global.rsv_config0 = 0xf00b0090
&ddrc_1->global.rsv_config1 = 0xf00b0094
&ddrc_1->global.rsv_config2 = 0xf00b0098
&ddrc_1->global.rsv_config3 = 0xf00b009c
&ddrc_1->mem.sd = 0xf00b0100
&ddrc_1->channel.cntrl = 0xf00b1800
&ddrc_1->channel.hold_reset = 0xf00b1804
&ddrc_1->channel.status = 0xf00b1808
&ddrc_1->channel.int_cause = 0xf00b1810
&ddrc_1->channel.cause_mask = 0xf00b1818
&ddrc_1->channel.address_map = 0xf00b1820
&ddrc_1->channel.reorder_id_mask_0 = 0xf00b1830
&ddrc_1->channel.reorder_id_value_0 = 0xf00b1834
&ddrc_1->channel.reorder_id_ch_en_0 = 0xf00b1838
&ddrc_1->channel.reorder_id_mask_1 = 0xf00b1840
&ddrc_1->channel.reorder_id_value_1 = 0xf00b1844
&ddrc_1->channel.reorder_id_ch_en_1 = 0xf00b1848
&ddrc_1->channel.reorder_id_mask_2 = 0xf00b1850
&ddrc_1->channel.reorder_id_value_2 = 0xf00b1854
&ddrc_1->channel.reorder_id_ch_en_2 = 0xf00b1858
&ddrc_1->channel.reorder_id_mask_3 = 0xf00b1860
&ddrc_1->channel.reorder_id_value_3 = 0xf00b1864
&ddrc_1->channel.reorder_id_ch_en_3 = 0xf00b1868
&ddrc_1->channel.reorder_id_mask_4 = 0xf00b1870
&ddrc_1->channel.reorder_id_value_4 = 0xf00b1874
&ddrc_1->channel.reorder_id_ch_en_4 = 0xf00b1878
&ddrc_1->channel.reorder_id_mask_5 = 0xf00b1880
&ddrc_1->channel.reorder_id_value_5 = 0xf00b1884
&ddrc_1->channel.reorder_id_ch_en_5 = 0xf00b1888
&ddrc_1->channel.reorder_id_mask_6 = 0xf00b1890
&ddrc_1->channel.reorder_id_value_6 = 0xf00b1894
&ddrc_1->channel.reorder_id_ch_en_6 = 0xf00b1898
&ddrc_1->channel.reorder_id_mask_7 = 0xf00b18a0
&ddrc_1->channel.reorder_id_value_7 = 0xf00b18a4
&ddrc_1->channel.reorder_id_ch_en_7 = 0xf00b18a8
&ddrc_1->channel.addrmap_cs0 = 0xf00b18c0
&ddrc_1->channel.addrmap_cs1 = 0xf00b18c4
&ddrc_1->channel.addrmap_cid0 = 0xf00b18c8
&ddrc_1->channel.addrmap_cid1 = 0xf00b18cc
&ddrc_1->channel.addrmap_bg0 = 0xf00b18d0
&ddrc_1->channel.addrmap_bg1 = 0xf00b18d4
&ddrc_1->channel.addrmap_ba0 = 0xf00b18d8
&ddrc_1->channel.addrmap_ba1 = 0xf00b18dc
&ddrc_1->channel.mrr_control_status = 0xf00b1900
&ddrc_1->channel.mrr_0 = 0xf00b1904
&ddrc_1->channel.mrr_1 = 0xf00b1908
&ddrc_1->channel.mrr_2 = 0xf00b190c
&ddrc_1->channel.mrr_3 = 0xf00b1910
&ddrc_1->channel.mrr_4 = 0xf00b1914
&ddrc_1->channel.phy_smode_control = 0xf00b1930
&ddrc_1->channel.phy_smode_status = 0xf00b1934
&nb_anpa_0->global.ver = 0xf0400000
&nb_anpa_0->global.cluster_sec_ovrd = 0xf0400004
&nb_anpa_0->global.cluster_config = 0xf0400008
&nb_anpa_0->global.clusterid = 0xf040000c
&nb_anpa_0->global.cpus_init_control = 0xf0400010
&nb_anpa_0->global.cpus_init_status = 0xf0400014
&nb_anpa_0->global.cpus_hold_reset = 0xf0400020
&nb_anpa_0->global.cpus_software_reset = 0xf0400024
&nb_anpa_0->global.wd_timer0_reset = 0xf0400030
&nb_anpa_0->global.wd_timer1_reset = 0xf0400034
&nb_anpa_0->global.wd_timer2_reset = 0xf0400038
&nb_anpa_0->global.wd_timer3_reset = 0xf040003c
&nb_anpa_0->global.wd_timer4_reset = 0xf0400040
&nb_anpa_0->global.wd_timer5_reset = 0xf0400044
&nb_anpa_0->global.wd_timer6_reset = 0xf0400048
&nb_anpa_0->global.wd_timer7_reset = 0xf040004c
&nb_anpa_0->global.cpus_power_ctrl = 0xf0400060
&nb_anpa_0->global.core_max_pd_timer = 0xf0400064
&nb_anpa_0->global.core_max_pu_timer = 0xf0400068
&nb_anpa_0->global.ram_pu_pause = 0xf040006c
&nb_anpa_0->global.ext_power_ctrl_timeout = 0xf0400070
&nb_anpa_0->global.axi_parity = 0xf0400080
&nb_anpa_0->global.general = 0xf0400100
&nb_anpa_0->global.general_1 = 0xf0400104
&nb_anpa_0->global.rsv0 = 0xf0400108
&nb_anpa_0->global.rsv1 = 0xf040010c
&nb_anpa_0->global.rsv2 = 0xf0400110
&nb_anpa_0->global.rsv3 = 0xf0400114
&nb_anpa_0->rams_control[0].rf_0 = 0xf0400500
&nb_anpa_0->rams_control[0].rf_1 = 0xf0400504
&nb_anpa_0->rams_control[0].rf_2 = 0xf0400508
&nb_anpa_0->rams_control[0].rf_misc = 0xf040050c
&nb_anpa_0->rams_control[1].rf_0 = 0xf0400510
&nb_anpa_0->rams_control[1].rf_1 = 0xf0400514
&nb_anpa_0->rams_control[1].rf_2 = 0xf0400518
&nb_anpa_0->rams_control[1].rf_misc = 0xf040051c
&nb_anpa_0->rams_control[2].rf_0 = 0xf0400520
&nb_anpa_0->rams_control[2].rf_1 = 0xf0400524
&nb_anpa_0->rams_control[2].rf_2 = 0xf0400528
&nb_anpa_0->rams_control[2].rf_misc = 0xf040052c
&nb_anpa_0->rams_control[3].rf_0 = 0xf0400530
&nb_anpa_0->rams_control[3].rf_1 = 0xf0400534
&nb_anpa_0->rams_control[3].rf_2 = 0xf0400538
&nb_anpa_0->rams_control[3].rf_misc = 0xf040053c
&nb_anpa_0->rams_control[4].rf_0 = 0xf0400540
&nb_anpa_0->rams_control[4].rf_1 = 0xf0400544
&nb_anpa_0->rams_control[4].rf_2 = 0xf0400548
&nb_anpa_0->rams_control[4].rf_misc = 0xf040054c
&nb_anpa_0->cluster_debug.outputs = 0xf0400804
&nb_anpa_0->cluster_debug.latch_pc_req = 0xf0400810
&nb_anpa_0->cluster_debug.latch_pc_low = 0xf0400818
&nb_anpa_0->cluster_debug.latch_pc_high = 0xf040081c
&nb_anpa_0->cluster_debug.track_dump_ctrl = 0xf0400820
&nb_anpa_0->cluster_debug.track_dump_rdata_0 = 0xf0400824
&nb_anpa_0->cluster_debug.track_dump_rdata_1 = 0xf0400828
&nb_anpa_0->cluster_debug.pmu = 0xf0400840
&nb_anpa_0->cluster_debug.pmu_sec = 0xf0400844
&nb_anpa_0->cluster_debug.pmu_pd = 0xf0400848
&nb_anpa_0->coresight.pd = 0xf0401000
&nb_anpa_0->coresight.ctm = 0xf0401004
&nb_anpa_0->coresight.targetid = 0xf0401010
&nb_anpa_0->coresight.cti_0 = 0xf0401018
&nb_anpa_0->coresight.cti_1 = 0xf040101c
&nb_anpa_0->per_core[0].sec_ovrd = 0xf0410000
&nb_anpa_0->per_core[0].config = 0xf0410004
&nb_anpa_0->per_core[0].aarch64 = 0xf0410008
&nb_anpa_0->per_core[0].debug_sec = 0xf041000c
&nb_anpa_0->per_core[0].power_ctrl = 0xf0410020
&nb_anpa_0->per_core[0].power_status = 0xf0410024
&nb_anpa_0->per_core[0].resume_addr_l = 0xf0410030
&nb_anpa_0->per_core[0].resume_addr_h = 0xf0410034
&nb_anpa_0->per_core[0].warm_rst_ctl = 0xf0410040
&nb_anpa_0->per_core[0].rvbar_low = 0xf0410048
&nb_anpa_0->per_core[0].rvbar_high = 0xf041004c
&nb_anpa_0->per_core[0].outputs_status = 0xf0410060
&nb_anpa_0->per_core[0].msg_in = 0xf0410090
&nb_anpa_0->per_core[0].msg_out = 0xf0410094
&nb_anpa_0->per_core[0].rsrv0 = 0xf0410100
&nb_anpa_0->per_core[0].rsrv1 = 0xf0410104
&nb_anpa_0->per_core[1].sec_ovrd = 0xf0420000
&nb_anpa_0->per_core[1].config = 0xf0420004
&nb_anpa_0->per_core[1].aarch64 = 0xf0420008
&nb_anpa_0->per_core[1].debug_sec = 0xf042000c
&nb_anpa_0->per_core[1].power_ctrl = 0xf0420020
&nb_anpa_0->per_core[1].power_status = 0xf0420024
&nb_anpa_0->per_core[1].resume_addr_l = 0xf0420030
&nb_anpa_0->per_core[1].resume_addr_h = 0xf0420034
&nb_anpa_0->per_core[1].warm_rst_ctl = 0xf0420040
&nb_anpa_0->per_core[1].rvbar_low = 0xf0420048
&nb_anpa_0->per_core[1].rvbar_high = 0xf042004c
&nb_anpa_0->per_core[1].outputs_status = 0xf0420060
&nb_anpa_0->per_core[1].msg_in = 0xf0420090
&nb_anpa_0->per_core[1].msg_out = 0xf0420094
&nb_anpa_0->per_core[1].rsrv0 = 0xf0420100
&nb_anpa_0->per_core[1].rsrv1 = 0xf0420104
&nb_anpa_0->per_core[2].sec_ovrd = 0xf0430000
&nb_anpa_0->per_core[2].config = 0xf0430004
&nb_anpa_0->per_core[2].aarch64 = 0xf0430008
&nb_anpa_0->per_core[2].debug_sec = 0xf043000c
&nb_anpa_0->per_core[2].power_ctrl = 0xf0430020
&nb_anpa_0->per_core[2].power_status = 0xf0430024
&nb_anpa_0->per_core[2].resume_addr_l = 0xf0430030
&nb_anpa_0->per_core[2].resume_addr_h = 0xf0430034
&nb_anpa_0->per_core[2].warm_rst_ctl = 0xf0430040
&nb_anpa_0->per_core[2].rvbar_low = 0xf0430048
&nb_anpa_0->per_core[2].rvbar_high = 0xf043004c
&nb_anpa_0->per_core[2].outputs_status = 0xf0430060
&nb_anpa_0->per_core[2].msg_in = 0xf0430090
&nb_anpa_0->per_core[2].msg_out = 0xf0430094
&nb_anpa_0->per_core[2].rsrv0 = 0xf0430100
&nb_anpa_0->per_core[2].rsrv1 = 0xf0430104
&nb_anpa_0->per_core[3].sec_ovrd = 0xf0440000
&nb_anpa_0->per_core[3].config = 0xf0440004
&nb_anpa_0->per_core[3].aarch64 = 0xf0440008
&nb_anpa_0->per_core[3].debug_sec = 0xf044000c
&nb_anpa_0->per_core[3].power_ctrl = 0xf0440020
&nb_anpa_0->per_core[3].power_status = 0xf0440024
&nb_anpa_0->per_core[3].resume_addr_l = 0xf0440030
&nb_anpa_0->per_core[3].resume_addr_h = 0xf0440034
&nb_anpa_0->per_core[3].warm_rst_ctl = 0xf0440040
&nb_anpa_0->per_core[3].rvbar_low = 0xf0440048
&nb_anpa_0->per_core[3].rvbar_high = 0xf044004c
&nb_anpa_0->per_core[3].outputs_status = 0xf0440060
&nb_anpa_0->per_core[3].msg_in = 0xf0440090
&nb_anpa_0->per_core[3].msg_out = 0xf0440094
&nb_anpa_0->per_core[3].rsrv0 = 0xf0440100
&nb_anpa_0->per_core[3].rsrv1 = 0xf0440104
&nb_anpa_1->global.ver = 0xf0480000
&nb_anpa_1->global.cluster_sec_ovrd = 0xf0480004
&nb_anpa_1->global.cluster_config = 0xf0480008
&nb_anpa_1->global.clusterid = 0xf048000c
&nb_anpa_1->global.cpus_init_control = 0xf0480010
&nb_anpa_1->global.cpus_init_status = 0xf0480014
&nb_anpa_1->global.cpus_hold_reset = 0xf0480020
&nb_anpa_1->global.cpus_software_reset = 0xf0480024
&nb_anpa_1->global.wd_timer0_reset = 0xf0480030
&nb_anpa_1->global.wd_timer1_reset = 0xf0480034
&nb_anpa_1->global.wd_timer2_reset = 0xf0480038
&nb_anpa_1->global.wd_timer3_reset = 0xf048003c
&nb_anpa_1->global.wd_timer4_reset = 0xf0480040
&nb_anpa_1->global.wd_timer5_reset = 0xf0480044
&nb_anpa_1->global.wd_timer6_reset = 0xf0480048
&nb_anpa_1->global.wd_timer7_reset = 0xf048004c
&nb_anpa_1->global.cpus_power_ctrl = 0xf0480060
&nb_anpa_1->global.core_max_pd_timer = 0xf0480064
&nb_anpa_1->global.core_max_pu_timer = 0xf0480068
&nb_anpa_1->global.ram_pu_pause = 0xf048006c
&nb_anpa_1->global.ext_power_ctrl_timeout = 0xf0480070
&nb_anpa_1->global.axi_parity = 0xf0480080
&nb_anpa_1->global.general = 0xf0480100
&nb_anpa_1->global.general_1 = 0xf0480104
&nb_anpa_1->global.rsv0 = 0xf0480108
&nb_anpa_1->global.rsv1 = 0xf048010c
&nb_anpa_1->global.rsv2 = 0xf0480110
&nb_anpa_1->global.rsv3 = 0xf0480114
&nb_anpa_1->rams_control[0].rf_0 = 0xf0480500
&nb_anpa_1->rams_control[0].rf_1 = 0xf0480504
&nb_anpa_1->rams_control[0].rf_2 = 0xf0480508
&nb_anpa_1->rams_control[0].rf_misc = 0xf048050c
&nb_anpa_1->rams_control[1].rf_0 = 0xf0480510
&nb_anpa_1->rams_control[1].rf_1 = 0xf0480514
&nb_anpa_1->rams_control[1].rf_2 = 0xf0480518
&nb_anpa_1->rams_control[1].rf_misc = 0xf048051c
&nb_anpa_1->rams_control[2].rf_0 = 0xf0480520
&nb_anpa_1->rams_control[2].rf_1 = 0xf0480524
&nb_anpa_1->rams_control[2].rf_2 = 0xf0480528
&nb_anpa_1->rams_control[2].rf_misc = 0xf048052c
&nb_anpa_1->rams_control[3].rf_0 = 0xf0480530
&nb_anpa_1->rams_control[3].rf_1 = 0xf0480534
&nb_anpa_1->rams_control[3].rf_2 = 0xf0480538
&nb_anpa_1->rams_control[3].rf_misc = 0xf048053c
&nb_anpa_1->rams_control[4].rf_0 = 0xf0480540
&nb_anpa_1->rams_control[4].rf_1 = 0xf0480544
&nb_anpa_1->rams_control[4].rf_2 = 0xf0480548
&nb_anpa_1->rams_control[4].rf_misc = 0xf048054c
&nb_anpa_1->cluster_debug.outputs = 0xf0480804
&nb_anpa_1->cluster_debug.latch_pc_req = 0xf0480810
&nb_anpa_1->cluster_debug.latch_pc_low = 0xf0480818
&nb_anpa_1->cluster_debug.latch_pc_high = 0xf048081c
&nb_anpa_1->cluster_debug.track_dump_ctrl = 0xf0480820
&nb_anpa_1->cluster_debug.track_dump_rdata_0 = 0xf0480824
&nb_anpa_1->cluster_debug.track_dump_rdata_1 = 0xf0480828
&nb_anpa_1->cluster_debug.pmu = 0xf0480840
&nb_anpa_1->cluster_debug.pmu_sec = 0xf0480844
&nb_anpa_1->cluster_debug.pmu_pd = 0xf0480848
&nb_anpa_1->coresight.pd = 0xf0481000
&nb_anpa_1->coresight.ctm = 0xf0481004
&nb_anpa_1->coresight.targetid = 0xf0481010
&nb_anpa_1->coresight.cti_0 = 0xf0481018
&nb_anpa_1->coresight.cti_1 = 0xf048101c
&nb_anpa_1->per_core[0].sec_ovrd = 0xf0490000
&nb_anpa_1->per_core[0].config = 0xf0490004
&nb_anpa_1->per_core[0].aarch64 = 0xf0490008
&nb_anpa_1->per_core[0].debug_sec = 0xf049000c
&nb_anpa_1->per_core[0].power_ctrl = 0xf0490020
&nb_anpa_1->per_core[0].power_status = 0xf0490024
&nb_anpa_1->per_core[0].resume_addr_l = 0xf0490030
&nb_anpa_1->per_core[0].resume_addr_h = 0xf0490034
&nb_anpa_1->per_core[0].warm_rst_ctl = 0xf0490040
&nb_anpa_1->per_core[0].rvbar_low = 0xf0490048
&nb_anpa_1->per_core[0].rvbar_high = 0xf049004c
&nb_anpa_1->per_core[0].outputs_status = 0xf0490060
&nb_anpa_1->per_core[0].msg_in = 0xf0490090
&nb_anpa_1->per_core[0].msg_out = 0xf0490094
&nb_anpa_1->per_core[0].rsrv0 = 0xf0490100
&nb_anpa_1->per_core[0].rsrv1 = 0xf0490104
&nb_anpa_1->per_core[1].sec_ovrd = 0xf04a0000
&nb_anpa_1->per_core[1].config = 0xf04a0004
&nb_anpa_1->per_core[1].aarch64 = 0xf04a0008
&nb_anpa_1->per_core[1].debug_sec = 0xf04a000c
&nb_anpa_1->per_core[1].power_ctrl = 0xf04a0020
&nb_anpa_1->per_core[1].power_status = 0xf04a0024
&nb_anpa_1->per_core[1].resume_addr_l = 0xf04a0030
&nb_anpa_1->per_core[1].resume_addr_h = 0xf04a0034
&nb_anpa_1->per_core[1].warm_rst_ctl = 0xf04a0040
&nb_anpa_1->per_core[1].rvbar_low = 0xf04a0048
&nb_anpa_1->per_core[1].rvbar_high = 0xf04a004c
&nb_anpa_1->per_core[1].outputs_status = 0xf04a0060
&nb_anpa_1->per_core[1].msg_in = 0xf04a0090
&nb_anpa_1->per_core[1].msg_out = 0xf04a0094
&nb_anpa_1->per_core[1].rsrv0 = 0xf04a0100
&nb_anpa_1->per_core[1].rsrv1 = 0xf04a0104
&nb_anpa_1->per_core[2].sec_ovrd = 0xf04b0000
&nb_anpa_1->per_core[2].config = 0xf04b0004
&nb_anpa_1->per_core[2].aarch64 = 0xf04b0008
&nb_anpa_1->per_core[2].debug_sec = 0xf04b000c
&nb_anpa_1->per_core[2].power_ctrl = 0xf04b0020
&nb_anpa_1->per_core[2].power_status = 0xf04b0024
&nb_anpa_1->per_core[2].resume_addr_l = 0xf04b0030
&nb_anpa_1->per_core[2].resume_addr_h = 0xf04b0034
&nb_anpa_1->per_core[2].warm_rst_ctl = 0xf04b0040
&nb_anpa_1->per_core[2].rvbar_low = 0xf04b0048
&nb_anpa_1->per_core[2].rvbar_high = 0xf04b004c
&nb_anpa_1->per_core[2].outputs_status = 0xf04b0060
&nb_anpa_1->per_core[2].msg_in = 0xf04b0090
&nb_anpa_1->per_core[2].msg_out = 0xf04b0094
&nb_anpa_1->per_core[2].rsrv0 = 0xf04b0100
&nb_anpa_1->per_core[2].rsrv1 = 0xf04b0104
&nb_anpa_1->per_core[3].sec_ovrd = 0xf04c0000
&nb_anpa_1->per_core[3].config = 0xf04c0004
&nb_anpa_1->per_core[3].aarch64 = 0xf04c0008
&nb_anpa_1->per_core[3].debug_sec = 0xf04c000c
&nb_anpa_1->per_core[3].power_ctrl = 0xf04c0020
&nb_anpa_1->per_core[3].power_status = 0xf04c0024
&nb_anpa_1->per_core[3].resume_addr_l = 0xf04c0030
&nb_anpa_1->per_core[3].resume_addr_h = 0xf04c0034
&nb_anpa_1->per_core[3].warm_rst_ctl = 0xf04c0040
&nb_anpa_1->per_core[3].rvbar_low = 0xf04c0048
&nb_anpa_1->per_core[3].rvbar_high = 0xf04c004c
&nb_anpa_1->per_core[3].outputs_status = 0xf04c0060
&nb_anpa_1->per_core[3].msg_in = 0xf04c0090
&nb_anpa_1->per_core[3].msg_out = 0xf04c0094
&nb_anpa_1->per_core[3].rsrv0 = 0xf04c0100
&nb_anpa_1->per_core[3].rsrv1 = 0xf04c0104
&nb_anpa_2->global.ver = 0xf0500000
&nb_anpa_2->global.cluster_sec_ovrd = 0xf0500004
&nb_anpa_2->global.cluster_config = 0xf0500008
&nb_anpa_2->global.clusterid = 0xf050000c
&nb_anpa_2->global.cpus_init_control = 0xf0500010
&nb_anpa_2->global.cpus_init_status = 0xf0500014
&nb_anpa_2->global.cpus_hold_reset = 0xf0500020
&nb_anpa_2->global.cpus_software_reset = 0xf0500024
&nb_anpa_2->global.wd_timer0_reset = 0xf0500030
&nb_anpa_2->global.wd_timer1_reset = 0xf0500034
&nb_anpa_2->global.wd_timer2_reset = 0xf0500038
&nb_anpa_2->global.wd_timer3_reset = 0xf050003c
&nb_anpa_2->global.wd_timer4_reset = 0xf0500040
&nb_anpa_2->global.wd_timer5_reset = 0xf0500044
&nb_anpa_2->global.wd_timer6_reset = 0xf0500048
&nb_anpa_2->global.wd_timer7_reset = 0xf050004c
&nb_anpa_2->global.cpus_power_ctrl = 0xf0500060
&nb_anpa_2->global.core_max_pd_timer = 0xf0500064
&nb_anpa_2->global.core_max_pu_timer = 0xf0500068
&nb_anpa_2->global.ram_pu_pause = 0xf050006c
&nb_anpa_2->global.ext_power_ctrl_timeout = 0xf0500070
&nb_anpa_2->global.axi_parity = 0xf0500080
&nb_anpa_2->global.general = 0xf0500100
&nb_anpa_2->global.general_1 = 0xf0500104
&nb_anpa_2->global.rsv0 = 0xf0500108
&nb_anpa_2->global.rsv1 = 0xf050010c
&nb_anpa_2->global.rsv2 = 0xf0500110
&nb_anpa_2->global.rsv3 = 0xf0500114
&nb_anpa_2->rams_control[0].rf_0 = 0xf0500500
&nb_anpa_2->rams_control[0].rf_1 = 0xf0500504
&nb_anpa_2->rams_control[0].rf_2 = 0xf0500508
&nb_anpa_2->rams_control[0].rf_misc = 0xf050050c
&nb_anpa_2->rams_control[1].rf_0 = 0xf0500510
&nb_anpa_2->rams_control[1].rf_1 = 0xf0500514
&nb_anpa_2->rams_control[1].rf_2 = 0xf0500518
&nb_anpa_2->rams_control[1].rf_misc = 0xf050051c
&nb_anpa_2->rams_control[2].rf_0 = 0xf0500520
&nb_anpa_2->rams_control[2].rf_1 = 0xf0500524
&nb_anpa_2->rams_control[2].rf_2 = 0xf0500528
&nb_anpa_2->rams_control[2].rf_misc = 0xf050052c
&nb_anpa_2->rams_control[3].rf_0 = 0xf0500530
&nb_anpa_2->rams_control[3].rf_1 = 0xf0500534
&nb_anpa_2->rams_control[3].rf_2 = 0xf0500538
&nb_anpa_2->rams_control[3].rf_misc = 0xf050053c
&nb_anpa_2->rams_control[4].rf_0 = 0xf0500540
&nb_anpa_2->rams_control[4].rf_1 = 0xf0500544
&nb_anpa_2->rams_control[4].rf_2 = 0xf0500548
&nb_anpa_2->rams_control[4].rf_misc = 0xf050054c
&nb_anpa_2->cluster_debug.outputs = 0xf0500804
&nb_anpa_2->cluster_debug.latch_pc_req = 0xf0500810
&nb_anpa_2->cluster_debug.latch_pc_low = 0xf0500818
&nb_anpa_2->cluster_debug.latch_pc_high = 0xf050081c
&nb_anpa_2->cluster_debug.track_dump_ctrl = 0xf0500820
&nb_anpa_2->cluster_debug.track_dump_rdata_0 = 0xf0500824
&nb_anpa_2->cluster_debug.track_dump_rdata_1 = 0xf0500828
&nb_anpa_2->cluster_debug.pmu = 0xf0500840
&nb_anpa_2->cluster_debug.pmu_sec = 0xf0500844
&nb_anpa_2->cluster_debug.pmu_pd = 0xf0500848
&nb_anpa_2->coresight.pd = 0xf0501000
&nb_anpa_2->coresight.ctm = 0xf0501004
&nb_anpa_2->coresight.targetid = 0xf0501010
&nb_anpa_2->coresight.cti_0 = 0xf0501018
&nb_anpa_2->coresight.cti_1 = 0xf050101c
&nb_anpa_2->per_core[0].sec_ovrd = 0xf0510000
&nb_anpa_2->per_core[0].config = 0xf0510004
&nb_anpa_2->per_core[0].aarch64 = 0xf0510008
&nb_anpa_2->per_core[0].debug_sec = 0xf051000c
&nb_anpa_2->per_core[0].power_ctrl = 0xf0510020
&nb_anpa_2->per_core[0].power_status = 0xf0510024
&nb_anpa_2->per_core[0].resume_addr_l = 0xf0510030
&nb_anpa_2->per_core[0].resume_addr_h = 0xf0510034
&nb_anpa_2->per_core[0].warm_rst_ctl = 0xf0510040
&nb_anpa_2->per_core[0].rvbar_low = 0xf0510048
&nb_anpa_2->per_core[0].rvbar_high = 0xf051004c
&nb_anpa_2->per_core[0].outputs_status = 0xf0510060
&nb_anpa_2->per_core[0].msg_in = 0xf0510090
&nb_anpa_2->per_core[0].msg_out = 0xf0510094
&nb_anpa_2->per_core[0].rsrv0 = 0xf0510100
&nb_anpa_2->per_core[0].rsrv1 = 0xf0510104
&nb_anpa_2->per_core[1].sec_ovrd = 0xf0520000
&nb_anpa_2->per_core[1].config = 0xf0520004
&nb_anpa_2->per_core[1].aarch64 = 0xf0520008
&nb_anpa_2->per_core[1].debug_sec = 0xf052000c
&nb_anpa_2->per_core[1].power_ctrl = 0xf0520020
&nb_anpa_2->per_core[1].power_status = 0xf0520024
&nb_anpa_2->per_core[1].resume_addr_l = 0xf0520030
&nb_anpa_2->per_core[1].resume_addr_h = 0xf0520034
&nb_anpa_2->per_core[1].warm_rst_ctl = 0xf0520040
&nb_anpa_2->per_core[1].rvbar_low = 0xf0520048
&nb_anpa_2->per_core[1].rvbar_high = 0xf052004c
&nb_anpa_2->per_core[1].outputs_status = 0xf0520060
&nb_anpa_2->per_core[1].msg_in = 0xf0520090
&nb_anpa_2->per_core[1].msg_out = 0xf0520094
&nb_anpa_2->per_core[1].rsrv0 = 0xf0520100
&nb_anpa_2->per_core[1].rsrv1 = 0xf0520104
&nb_anpa_2->per_core[2].sec_ovrd = 0xf0530000
&nb_anpa_2->per_core[2].config = 0xf0530004
&nb_anpa_2->per_core[2].aarch64 = 0xf0530008
&nb_anpa_2->per_core[2].debug_sec = 0xf053000c
&nb_anpa_2->per_core[2].power_ctrl = 0xf0530020
&nb_anpa_2->per_core[2].power_status = 0xf0530024
&nb_anpa_2->per_core[2].resume_addr_l = 0xf0530030
&nb_anpa_2->per_core[2].resume_addr_h = 0xf0530034
&nb_anpa_2->per_core[2].warm_rst_ctl = 0xf0530040
&nb_anpa_2->per_core[2].rvbar_low = 0xf0530048
&nb_anpa_2->per_core[2].rvbar_high = 0xf053004c
&nb_anpa_2->per_core[2].outputs_status = 0xf0530060
&nb_anpa_2->per_core[2].msg_in = 0xf0530090
&nb_anpa_2->per_core[2].msg_out = 0xf0530094
&nb_anpa_2->per_core[2].rsrv0 = 0xf0530100
&nb_anpa_2->per_core[2].rsrv1 = 0xf0530104
&nb_anpa_2->per_core[3].sec_ovrd = 0xf0540000
&nb_anpa_2->per_core[3].config = 0xf0540004
&nb_anpa_2->per_core[3].aarch64 = 0xf0540008
&nb_anpa_2->per_core[3].debug_sec = 0xf054000c
&nb_anpa_2->per_core[3].power_ctrl = 0xf0540020
&nb_anpa_2->per_core[3].power_status = 0xf0540024
&nb_anpa_2->per_core[3].resume_addr_l = 0xf0540030
&nb_anpa_2->per_core[3].resume_addr_h = 0xf0540034
&nb_anpa_2->per_core[3].warm_rst_ctl = 0xf0540040
&nb_anpa_2->per_core[3].rvbar_low = 0xf0540048
&nb_anpa_2->per_core[3].rvbar_high = 0xf054004c
&nb_anpa_2->per_core[3].outputs_status = 0xf0540060
&nb_anpa_2->per_core[3].msg_in = 0xf0540090
&nb_anpa_2->per_core[3].msg_out = 0xf0540094
&nb_anpa_2->per_core[3].rsrv0 = 0xf0540100
&nb_anpa_2->per_core[3].rsrv1 = 0xf0540104
&nb_anpa_3->global.ver = 0xf0580000
&nb_anpa_3->global.cluster_sec_ovrd = 0xf0580004
&nb_anpa_3->global.cluster_config = 0xf0580008
&nb_anpa_3->global.clusterid = 0xf058000c
&nb_anpa_3->global.cpus_init_control = 0xf0580010
&nb_anpa_3->global.cpus_init_status = 0xf0580014
&nb_anpa_3->global.cpus_hold_reset = 0xf0580020
&nb_anpa_3->global.cpus_software_reset = 0xf0580024
&nb_anpa_3->global.wd_timer0_reset = 0xf0580030
&nb_anpa_3->global.wd_timer1_reset = 0xf0580034
&nb_anpa_3->global.wd_timer2_reset = 0xf0580038
&nb_anpa_3->global.wd_timer3_reset = 0xf058003c
&nb_anpa_3->global.wd_timer4_reset = 0xf0580040
&nb_anpa_3->global.wd_timer5_reset = 0xf0580044
&nb_anpa_3->global.wd_timer6_reset = 0xf0580048
&nb_anpa_3->global.wd_timer7_reset = 0xf058004c
&nb_anpa_3->global.cpus_power_ctrl = 0xf0580060
&nb_anpa_3->global.core_max_pd_timer = 0xf0580064
&nb_anpa_3->global.core_max_pu_timer = 0xf0580068
&nb_anpa_3->global.ram_pu_pause = 0xf058006c
&nb_anpa_3->global.ext_power_ctrl_timeout = 0xf0580070
&nb_anpa_3->global.axi_parity = 0xf0580080
&nb_anpa_3->global.general = 0xf0580100
&nb_anpa_3->global.general_1 = 0xf0580104
&nb_anpa_3->global.rsv0 = 0xf0580108
&nb_anpa_3->global.rsv1 = 0xf058010c
&nb_anpa_3->global.rsv2 = 0xf0580110
&nb_anpa_3->global.rsv3 = 0xf0580114
&nb_anpa_3->rams_control[0].rf_0 = 0xf0580500
&nb_anpa_3->rams_control[0].rf_1 = 0xf0580504
&nb_anpa_3->rams_control[0].rf_2 = 0xf0580508
&nb_anpa_3->rams_control[0].rf_misc = 0xf058050c
&nb_anpa_3->rams_control[1].rf_0 = 0xf0580510
&nb_anpa_3->rams_control[1].rf_1 = 0xf0580514
&nb_anpa_3->rams_control[1].rf_2 = 0xf0580518
&nb_anpa_3->rams_control[1].rf_misc = 0xf058051c
&nb_anpa_3->rams_control[2].rf_0 = 0xf0580520
&nb_anpa_3->rams_control[2].rf_1 = 0xf0580524
&nb_anpa_3->rams_control[2].rf_2 = 0xf0580528
&nb_anpa_3->rams_control[2].rf_misc = 0xf058052c
&nb_anpa_3->rams_control[3].rf_0 = 0xf0580530
&nb_anpa_3->rams_control[3].rf_1 = 0xf0580534
&nb_anpa_3->rams_control[3].rf_2 = 0xf0580538
&nb_anpa_3->rams_control[3].rf_misc = 0xf058053c
&nb_anpa_3->rams_control[4].rf_0 = 0xf0580540
&nb_anpa_3->rams_control[4].rf_1 = 0xf0580544
&nb_anpa_3->rams_control[4].rf_2 = 0xf0580548
&nb_anpa_3->rams_control[4].rf_misc = 0xf058054c
&nb_anpa_3->cluster_debug.outputs = 0xf0580804
&nb_anpa_3->cluster_debug.latch_pc_req = 0xf0580810
&nb_anpa_3->cluster_debug.latch_pc_low = 0xf0580818
&nb_anpa_3->cluster_debug.latch_pc_high = 0xf058081c
&nb_anpa_3->cluster_debug.track_dump_ctrl = 0xf0580820
&nb_anpa_3->cluster_debug.track_dump_rdata_0 = 0xf0580824
&nb_anpa_3->cluster_debug.track_dump_rdata_1 = 0xf0580828
&nb_anpa_3->cluster_debug.pmu = 0xf0580840
&nb_anpa_3->cluster_debug.pmu_sec = 0xf0580844
&nb_anpa_3->cluster_debug.pmu_pd = 0xf0580848
&nb_anpa_3->coresight.pd = 0xf0581000
&nb_anpa_3->coresight.ctm = 0xf0581004
&nb_anpa_3->coresight.targetid = 0xf0581010
&nb_anpa_3->coresight.cti_0 = 0xf0581018
&nb_anpa_3->coresight.cti_1 = 0xf058101c
&nb_anpa_3->per_core[0].sec_ovrd = 0xf0590000
&nb_anpa_3->per_core[0].config = 0xf0590004
&nb_anpa_3->per_core[0].aarch64 = 0xf0590008
&nb_anpa_3->per_core[0].debug_sec = 0xf059000c
&nb_anpa_3->per_core[0].power_ctrl = 0xf0590020
&nb_anpa_3->per_core[0].power_status = 0xf0590024
&nb_anpa_3->per_core[0].resume_addr_l = 0xf0590030
&nb_anpa_3->per_core[0].resume_addr_h = 0xf0590034
&nb_anpa_3->per_core[0].warm_rst_ctl = 0xf0590040
&nb_anpa_3->per_core[0].rvbar_low = 0xf0590048
&nb_anpa_3->per_core[0].rvbar_high = 0xf059004c
&nb_anpa_3->per_core[0].outputs_status = 0xf0590060
&nb_anpa_3->per_core[0].msg_in = 0xf0590090
&nb_anpa_3->per_core[0].msg_out = 0xf0590094
&nb_anpa_3->per_core[0].rsrv0 = 0xf0590100
&nb_anpa_3->per_core[0].rsrv1 = 0xf0590104
&nb_anpa_3->per_core[1].sec_ovrd = 0xf05a0000
&nb_anpa_3->per_core[1].config = 0xf05a0004
&nb_anpa_3->per_core[1].aarch64 = 0xf05a0008
&nb_anpa_3->per_core[1].debug_sec = 0xf05a000c
&nb_anpa_3->per_core[1].power_ctrl = 0xf05a0020
&nb_anpa_3->per_core[1].power_status = 0xf05a0024
&nb_anpa_3->per_core[1].resume_addr_l = 0xf05a0030
&nb_anpa_3->per_core[1].resume_addr_h = 0xf05a0034
&nb_anpa_3->per_core[1].warm_rst_ctl = 0xf05a0040
&nb_anpa_3->per_core[1].rvbar_low = 0xf05a0048
&nb_anpa_3->per_core[1].rvbar_high = 0xf05a004c
&nb_anpa_3->per_core[1].outputs_status = 0xf05a0060
&nb_anpa_3->per_core[1].msg_in = 0xf05a0090
&nb_anpa_3->per_core[1].msg_out = 0xf05a0094
&nb_anpa_3->per_core[1].rsrv0 = 0xf05a0100
&nb_anpa_3->per_core[1].rsrv1 = 0xf05a0104
&nb_anpa_3->per_core[2].sec_ovrd = 0xf05b0000
&nb_anpa_3->per_core[2].config = 0xf05b0004
&nb_anpa_3->per_core[2].aarch64 = 0xf05b0008
&nb_anpa_3->per_core[2].debug_sec = 0xf05b000c
&nb_anpa_3->per_core[2].power_ctrl = 0xf05b0020
&nb_anpa_3->per_core[2].power_status = 0xf05b0024
&nb_anpa_3->per_core[2].resume_addr_l = 0xf05b0030
&nb_anpa_3->per_core[2].resume_addr_h = 0xf05b0034
&nb_anpa_3->per_core[2].warm_rst_ctl = 0xf05b0040
&nb_anpa_3->per_core[2].rvbar_low = 0xf05b0048
&nb_anpa_3->per_core[2].rvbar_high = 0xf05b004c
&nb_anpa_3->per_core[2].outputs_status = 0xf05b0060
&nb_anpa_3->per_core[2].msg_in = 0xf05b0090
&nb_anpa_3->per_core[2].msg_out = 0xf05b0094
&nb_anpa_3->per_core[2].rsrv0 = 0xf05b0100
&nb_anpa_3->per_core[2].rsrv1 = 0xf05b0104
&nb_anpa_3->per_core[3].sec_ovrd = 0xf05c0000
&nb_anpa_3->per_core[3].config = 0xf05c0004
&nb_anpa_3->per_core[3].aarch64 = 0xf05c0008
&nb_anpa_3->per_core[3].debug_sec = 0xf05c000c
&nb_anpa_3->per_core[3].power_ctrl = 0xf05c0020
&nb_anpa_3->per_core[3].power_status = 0xf05c0024
&nb_anpa_3->per_core[3].resume_addr_l = 0xf05c0030
&nb_anpa_3->per_core[3].resume_addr_h = 0xf05c0034
&nb_anpa_3->per_core[3].warm_rst_ctl = 0xf05c0040
&nb_anpa_3->per_core[3].rvbar_low = 0xf05c0048
&nb_anpa_3->per_core[3].rvbar_high = 0xf05c004c
&nb_anpa_3->per_core[3].outputs_status = 0xf05c0060
&nb_anpa_3->per_core[3].msg_in = 0xf05c0090
&nb_anpa_3->per_core[3].msg_out = 0xf05c0094
&nb_anpa_3->per_core[3].rsrv0 = 0xf05c0100
&nb_anpa_3->per_core[3].rsrv1 = 0xf05c0104
&eth0_adapter->pci_e_gen.device_id_vendor_id = 0xfc000000
&eth0_adapter->pci_e_gen.pci_command_and_status = 0xfc000004
&eth0_adapter->pci_e_gen.revision_and_class = 0xfc000008
&eth0_adapter->pci_e_gen.pci_register_c = 0xfc00000c
&eth0_adapter->pci_e_gen.pf_bar_0 = 0xfc000010
&eth0_adapter->pci_e_gen.pf_bar_0_high = 0xfc000014
&eth0_adapter->pci_e_gen.pf_bar_2 = 0xfc000018
&eth0_adapter->pci_e_gen.pf_bar_2_high = 0xfc00001c
&eth0_adapter->pci_e_gen.pf_bar_4 = 0xfc000020
&eth0_adapter->pci_e_gen.pf_bar_4_high = 0xfc000024
&eth0_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc000028
&eth0_adapter->pci_e_gen.subsystem_id = 0xfc00002c
&eth0_adapter->pci_e_gen.cap_pointer = 0xfc000034
&eth0_adapter->pci_e_gen.interrupt_line_pin = 0xfc00003c
&eth0_adapter->pci_e_cap.pci_e_cap = 0xfc000040
&eth0_adapter->pci_e_cap.pci_e_device_cap = 0xfc000044
&eth0_adapter->pci_e_cap.pci_e_control_and_status = 0xfc000048
&eth0_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc000090
&eth0_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc000094
&eth0_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc000098
&eth0_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc000110
&eth0_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc000114
&eth0_adapter->sub_master_cfg_ctrl[0].remap = 0xfc000118
&eth0_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc00011c
&eth0_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc000120
&eth0_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc000130
&eth0_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc000134
&eth0_adapter->sub_master_cfg_ctrl[1].remap = 0xfc000138
&eth0_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc00013c
&eth0_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc000140
&eth0_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc000150
&eth0_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc000154
&eth0_adapter->sub_master_cfg_ctrl[2].remap = 0xfc000158
&eth0_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc00015c
&eth0_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc000160
&eth0_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc000170
&eth0_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc000174
&eth0_adapter->sub_master_cfg_ctrl[3].remap = 0xfc000178
&eth0_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc00017c
&eth0_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc000180
&eth0_adapter->gen_ctrl_reg_0.data = 0xfc0001e0
&eth0_adapter->gen_ctrl_reg_1.data = 0xfc0001e4
&eth0_adapter->gen_ctrl_reg_2.data = 0xfc0001e8
&eth0_adapter->gen_ctrl_reg_3.data = 0xfc0001ec
&eth0_adapter->generic_status_registers.generic_status = 0xfc0001f0
&eth0_adapter->metal_fix_registers.metal_fix = 0xfc000200
&eth0_adapter->gen_ctrl_reg_4.data = 0xfc000204
&eth0_adapter->gen_ctrl_reg_5.data = 0xfc000208
&eth0_adapter->gen_ctrl_reg_6.data = 0xfc00020c
&eth0_adapter->gen_ctrl_reg_7.data = 0xfc000210
&eth0_adapter->gen_ctrl_reg_8.data = 0xfc000214
&eth0_adapter->gen_ctrl_reg_9.data = 0xfc000218
&eth0_adapter->gen_ctrl_reg_10.data = 0xfc00021c
&eth0_adapter->gen_ctrl_reg_11.data = 0xfc000220
&eth0_adapter->gen_ctrl_reg_12.data = 0xfc000224
&eth0_adapter->gen_ctrl_reg_13.data = 0xfc000228
&eth0_adapter->gen_ctrl_reg_14.data = 0xfc00022c
&eth0_adapter->gen_ctrl_reg_15.data = 0xfc000230
&eth0_adapter->gen_ctrl_reg_16.data = 0xfc000234
&eth0_adapter->gen_ctrl_reg_17.data = 0xfc000238
&eth0_adapter->gen_ctrl_reg_18.data = 0xfc00023c
&eth0_adapter->gen_ctrl_reg_19.data = 0xfc000240
&eth0_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc000300
&eth0_adapter->sriov_cap.sriov_caps = 0xfc000304
&eth0_adapter->sriov_cap.sriov_status_and_control = 0xfc000308
&eth0_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc00030c
&eth0_adapter->sriov_cap.sriov_register_10 = 0xfc000310
&eth0_adapter->sriov_cap.sriov_register_14 = 0xfc000314
&eth0_adapter->sriov_cap.sriov_vf_device_id = 0xfc000318
&eth0_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc00031c
&eth0_adapter->sriov_cap.sriov_system_page_size = 0xfc000320
&eth0_adapter->sriov_cap.vf_bar_0 = 0xfc000324
&eth0_adapter->sriov_cap.vf_bar_0_high = 0xfc000328
&eth0_adapter->sriov_cap.vf_bar_2 = 0xfc00032c
&eth0_adapter->sriov_cap.vf_bar_2_high = 0xfc000330
&eth0_adapter->sriov_cap.vf_bar_4 = 0xfc000334
&eth0_adapter->sriov_cap.vf_bar_4_high = 0xfc000338
&eth0_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc001000
&eth0_adapter->vf_regs[0].command_and_status_vf = 0xfc001004
&eth0_adapter->vf_regs[0].revision_and_class_vf = 0xfc001008
&eth0_adapter->vf_regs[0].pci_register_c_vf = 0xfc00100c
&eth0_adapter->vf_regs[0].cap_pointer_vf = 0xfc001034
&eth0_adapter->vf_regs[0].pci_e_cap_vf = 0xfc001040
&eth0_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc001044
&eth0_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc001048
&eth0_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc001090
&eth0_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc001094
&eth0_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc001098
&eth0_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc002000
&eth0_adapter->vf_regs[1].command_and_status_vf = 0xfc002004
&eth0_adapter->vf_regs[1].revision_and_class_vf = 0xfc002008
&eth0_adapter->vf_regs[1].pci_register_c_vf = 0xfc00200c
&eth0_adapter->vf_regs[1].cap_pointer_vf = 0xfc002034
&eth0_adapter->vf_regs[1].pci_e_cap_vf = 0xfc002040
&eth0_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc002044
&eth0_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc002048
&eth0_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc002090
&eth0_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc002094
&eth0_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc002098
&eth0_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc003000
&eth0_adapter->vf_regs[2].command_and_status_vf = 0xfc003004
&eth0_adapter->vf_regs[2].revision_and_class_vf = 0xfc003008
&eth0_adapter->vf_regs[2].pci_register_c_vf = 0xfc00300c
&eth0_adapter->vf_regs[2].cap_pointer_vf = 0xfc003034
&eth0_adapter->vf_regs[2].pci_e_cap_vf = 0xfc003040
&eth0_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc003044
&eth0_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc003048
&eth0_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc003090
&eth0_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc003094
&eth0_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc003098
&eth0_ec->gen.version = 0xfc010080
&eth0_ec->gen.en = 0xfc010084
&eth0_ec->gen.fifo_en = 0xfc010088
&eth0_ec->gen.l2 = 0xfc01008c
&eth0_ec->gen.cfg_i = 0xfc010090
&eth0_ec->gen.cfg_i_ext = 0xfc010094
&eth0_ec->gen.en_ext = 0xfc010098
&eth0_ec->gen.mem_init = 0xfc01009c
&eth0_ec->gen.sw_reset = 0xfc0100a0
&eth0_ec->gen.scratch_pad_1 = 0xfc0100a4
&eth0_ec->gen.scratch_pad_2 = 0xfc0100a8
&eth0_ec->gen.scratch_pad_3 = 0xfc0100ac
&eth0_ec->gen.scratch_pad_4 = 0xfc0100b0
&eth0_ec->gen.scratch_pad_5 = 0xfc0100b4
&eth0_ec->mac.gen = 0xfc0100c0
&eth0_ec->mac.min_pkt = 0xfc0100c4
&eth0_ec->mac.max_pkt = 0xfc0100c8
&eth0_ec->rxf.cfg_1 = 0xfc010100
&eth0_ec->rxf.cfg_2 = 0xfc010104
&eth0_ec->rxf.rd_fifo = 0xfc010108
&eth0_ec->rxf.wr_fifo = 0xfc01010c
&eth0_ec->rxf.lb_fifo = 0xfc010110
&eth0_ec->rxf.cfg_lb = 0xfc010114
&eth0_ec->rxf.out_drop = 0xfc010118
&eth0_ec->rxf.data = 0xfc01011c
&eth0_ec->rxf.info = 0xfc010120
&eth0_ec->epe[0].parse_cfg = 0xfc010180
&eth0_ec->epe[0].act_table_addr = 0xfc010184
&eth0_ec->epe[0].act_table_data_1 = 0xfc010188
&eth0_ec->epe[0].act_table_data_2 = 0xfc01018c
&eth0_ec->epe[0].act_table_data_3 = 0xfc010190
&eth0_ec->epe[0].act_table_data_4 = 0xfc010194
&eth0_ec->epe[0].act_table_data_5 = 0xfc010198
&eth0_ec->epe[0].act_table_data_6 = 0xfc01019c
&eth0_ec->epe[0].res_def = 0xfc0101a0
&eth0_ec->epe[0].res_in = 0xfc0101a4
&eth0_ec->epe[1].parse_cfg = 0xfc0101c0
&eth0_ec->epe[1].act_table_addr = 0xfc0101c4
&eth0_ec->epe[1].act_table_data_1 = 0xfc0101c8
&eth0_ec->epe[1].act_table_data_2 = 0xfc0101cc
&eth0_ec->epe[1].act_table_data_3 = 0xfc0101d0
&eth0_ec->epe[1].act_table_data_4 = 0xfc0101d4
&eth0_ec->epe[1].act_table_data_5 = 0xfc0101d8
&eth0_ec->epe[1].act_table_data_6 = 0xfc0101dc
&eth0_ec->epe[1].res_def = 0xfc0101e0
&eth0_ec->epe[1].res_in = 0xfc0101e4
&eth0_ec->epe_res.p1 = 0xfc010200
&eth0_ec->epe_res.p2 = 0xfc010204
&eth0_ec->epe_res.p3 = 0xfc010208
&eth0_ec->epe_res.p4 = 0xfc01020c
&eth0_ec->epe_res.p5 = 0xfc010210
&eth0_ec->epe_res.p6 = 0xfc010214
&eth0_ec->epe_res.p7 = 0xfc010218
&eth0_ec->epe_res.p8 = 0xfc01021c
&eth0_ec->epe_res.p9 = 0xfc010220
&eth0_ec->epe_res.p10 = 0xfc010224
&eth0_ec->epe_res.p11 = 0xfc010228
&eth0_ec->epe_res.p12 = 0xfc01022c
&eth0_ec->epe_res.p13 = 0xfc010230
&eth0_ec->epe_res.p14 = 0xfc010234
&eth0_ec->epe_res.p15 = 0xfc010238
&eth0_ec->epe_res.p16 = 0xfc01023c
&eth0_ec->epe_res.p17 = 0xfc010240
&eth0_ec->epe_res.p18 = 0xfc010244
&eth0_ec->epe_res.p19 = 0xfc010248
&eth0_ec->epe_res.p20 = 0xfc01024c
&eth0_ec->epe_res.p21 = 0xfc010250
&eth0_ec->epe_res.p22 = 0xfc010254
&eth0_ec->epe_h[0].hdr_len = 0xfc010280
&eth0_ec->epe_h[1].hdr_len = 0xfc010284
&eth0_ec->epe_h[2].hdr_len = 0xfc010288
&eth0_ec->epe_h[3].hdr_len = 0xfc01028c
&eth0_ec->epe_h[4].hdr_len = 0xfc010290
&eth0_ec->epe_h[5].hdr_len = 0xfc010294
&eth0_ec->epe_h[6].hdr_len = 0xfc010298
&eth0_ec->epe_h[7].hdr_len = 0xfc01029c
&eth0_ec->epe_h[8].hdr_len = 0xfc0102a0
&eth0_ec->epe_h[9].hdr_len = 0xfc0102a4
&eth0_ec->epe_h[10].hdr_len = 0xfc0102a8
&eth0_ec->epe_h[11].hdr_len = 0xfc0102ac
&eth0_ec->epe_h[12].hdr_len = 0xfc0102b0
&eth0_ec->epe_h[13].hdr_len = 0xfc0102b4
&eth0_ec->epe_h[14].hdr_len = 0xfc0102b8
&eth0_ec->epe_h[15].hdr_len = 0xfc0102bc
&eth0_ec->epe_h[16].hdr_len = 0xfc0102c0
&eth0_ec->epe_h[17].hdr_len = 0xfc0102c4
&eth0_ec->epe_h[18].hdr_len = 0xfc0102c8
&eth0_ec->epe_h[19].hdr_len = 0xfc0102cc
&eth0_ec->epe_h[20].hdr_len = 0xfc0102d0
&eth0_ec->epe_h[21].hdr_len = 0xfc0102d4
&eth0_ec->epe_h[22].hdr_len = 0xfc0102d8
&eth0_ec->epe_h[23].hdr_len = 0xfc0102dc
&eth0_ec->epe_h[24].hdr_len = 0xfc0102e0
&eth0_ec->epe_h[25].hdr_len = 0xfc0102e4
&eth0_ec->epe_h[26].hdr_len = 0xfc0102e8
&eth0_ec->epe_h[27].hdr_len = 0xfc0102ec
&eth0_ec->epe_h[28].hdr_len = 0xfc0102f0
&eth0_ec->epe_h[29].hdr_len = 0xfc0102f4
&eth0_ec->epe_h[30].hdr_len = 0xfc0102f8
&eth0_ec->epe_h[31].hdr_len = 0xfc0102fc
&eth0_ec->epe_p[0].comp_data = 0xfc010300
&eth0_ec->epe_p[0].comp_mask = 0xfc010304
&eth0_ec->epe_p[0].comp_ctrl = 0xfc010308
&eth0_ec->epe_p[1].comp_data = 0xfc01031c
&eth0_ec->epe_p[1].comp_mask = 0xfc010320
&eth0_ec->epe_p[1].comp_ctrl = 0xfc010324
&eth0_ec->epe_p[2].comp_data = 0xfc010338
&eth0_ec->epe_p[2].comp_mask = 0xfc01033c
&eth0_ec->epe_p[2].comp_ctrl = 0xfc010340
&eth0_ec->epe_p[3].comp_data = 0xfc010354
&eth0_ec->epe_p[3].comp_mask = 0xfc010358
&eth0_ec->epe_p[3].comp_ctrl = 0xfc01035c
&eth0_ec->epe_p[4].comp_data = 0xfc010370
&eth0_ec->epe_p[4].comp_mask = 0xfc010374
&eth0_ec->epe_p[4].comp_ctrl = 0xfc010378
&eth0_ec->epe_p[5].comp_data = 0xfc01038c
&eth0_ec->epe_p[5].comp_mask = 0xfc010390
&eth0_ec->epe_p[5].comp_ctrl = 0xfc010394
&eth0_ec->epe_p[6].comp_data = 0xfc0103a8
&eth0_ec->epe_p[6].comp_mask = 0xfc0103ac
&eth0_ec->epe_p[6].comp_ctrl = 0xfc0103b0
&eth0_ec->epe_p[7].comp_data = 0xfc0103c4
&eth0_ec->epe_p[7].comp_mask = 0xfc0103c8
&eth0_ec->epe_p[7].comp_ctrl = 0xfc0103cc
&eth0_ec->epe_p[8].comp_data = 0xfc0103e0
&eth0_ec->epe_p[8].comp_mask = 0xfc0103e4
&eth0_ec->epe_p[8].comp_ctrl = 0xfc0103e8
&eth0_ec->epe_p[9].comp_data = 0xfc0103fc
&eth0_ec->epe_p[9].comp_mask = 0xfc010400
&eth0_ec->epe_p[9].comp_ctrl = 0xfc010404
&eth0_ec->epe_p[10].comp_data = 0xfc010418
&eth0_ec->epe_p[10].comp_mask = 0xfc01041c
&eth0_ec->epe_p[10].comp_ctrl = 0xfc010420
&eth0_ec->epe_p[11].comp_data = 0xfc010434
&eth0_ec->epe_p[11].comp_mask = 0xfc010438
&eth0_ec->epe_p[11].comp_ctrl = 0xfc01043c
&eth0_ec->epe_p[12].comp_data = 0xfc010450
&eth0_ec->epe_p[12].comp_mask = 0xfc010454
&eth0_ec->epe_p[12].comp_ctrl = 0xfc010458
&eth0_ec->epe_p[13].comp_data = 0xfc01046c
&eth0_ec->epe_p[13].comp_mask = 0xfc010470
&eth0_ec->epe_p[13].comp_ctrl = 0xfc010474
&eth0_ec->epe_p[14].comp_data = 0xfc010488
&eth0_ec->epe_p[14].comp_mask = 0xfc01048c
&eth0_ec->epe_p[14].comp_ctrl = 0xfc010490
&eth0_ec->epe_p[15].comp_data = 0xfc0104a4
&eth0_ec->epe_p[15].comp_mask = 0xfc0104a8
&eth0_ec->epe_p[15].comp_ctrl = 0xfc0104ac
&eth0_ec->epe_p[16].comp_data = 0xfc0104c0
&eth0_ec->epe_p[16].comp_mask = 0xfc0104c4
&eth0_ec->epe_p[16].comp_ctrl = 0xfc0104c8
&eth0_ec->epe_p[17].comp_data = 0xfc0104dc
&eth0_ec->epe_p[17].comp_mask = 0xfc0104e0
&eth0_ec->epe_p[17].comp_ctrl = 0xfc0104e4
&eth0_ec->epe_p[18].comp_data = 0xfc0104f8
&eth0_ec->epe_p[18].comp_mask = 0xfc0104fc
&eth0_ec->epe_p[18].comp_ctrl = 0xfc010500
&eth0_ec->epe_p[19].comp_data = 0xfc010514
&eth0_ec->epe_p[19].comp_mask = 0xfc010518
&eth0_ec->epe_p[19].comp_ctrl = 0xfc01051c
&eth0_ec->epe_p[20].comp_data = 0xfc010530
&eth0_ec->epe_p[20].comp_mask = 0xfc010534
&eth0_ec->epe_p[20].comp_ctrl = 0xfc010538
&eth0_ec->epe_p[21].comp_data = 0xfc01054c
&eth0_ec->epe_p[21].comp_mask = 0xfc010550
&eth0_ec->epe_p[21].comp_ctrl = 0xfc010554
&eth0_ec->epe_p[22].comp_data = 0xfc010568
&eth0_ec->epe_p[22].comp_mask = 0xfc01056c
&eth0_ec->epe_p[22].comp_ctrl = 0xfc010570
&eth0_ec->epe_p[23].comp_data = 0xfc010584
&eth0_ec->epe_p[23].comp_mask = 0xfc010588
&eth0_ec->epe_p[23].comp_ctrl = 0xfc01058c
&eth0_ec->epe_p[24].comp_data = 0xfc0105a0
&eth0_ec->epe_p[24].comp_mask = 0xfc0105a4
&eth0_ec->epe_p[24].comp_ctrl = 0xfc0105a8
&eth0_ec->epe_p[25].comp_data = 0xfc0105bc
&eth0_ec->epe_p[25].comp_mask = 0xfc0105c0
&eth0_ec->epe_p[25].comp_ctrl = 0xfc0105c4
&eth0_ec->epe_p[26].comp_data = 0xfc0105d8
&eth0_ec->epe_p[26].comp_mask = 0xfc0105dc
&eth0_ec->epe_p[26].comp_ctrl = 0xfc0105e0
&eth0_ec->epe_p[27].comp_data = 0xfc0105f4
&eth0_ec->epe_p[27].comp_mask = 0xfc0105f8
&eth0_ec->epe_p[27].comp_ctrl = 0xfc0105fc
&eth0_ec->epe_p[28].comp_data = 0xfc010610
&eth0_ec->epe_p[28].comp_mask = 0xfc010614
&eth0_ec->epe_p[28].comp_ctrl = 0xfc010618
&eth0_ec->epe_p[29].comp_data = 0xfc01062c
&eth0_ec->epe_p[29].comp_mask = 0xfc010630
&eth0_ec->epe_p[29].comp_ctrl = 0xfc010634
&eth0_ec->epe_p[30].comp_data = 0xfc010648
&eth0_ec->epe_p[30].comp_mask = 0xfc01064c
&eth0_ec->epe_p[30].comp_ctrl = 0xfc010650
&eth0_ec->epe_p[31].comp_data = 0xfc010664
&eth0_ec->epe_p[31].comp_mask = 0xfc010668
&eth0_ec->epe_p[31].comp_ctrl = 0xfc01066c
&eth0_ec->epe_a[0].prot_act = 0xfc010680
&eth0_ec->epe_a[1].prot_act = 0xfc010684
&eth0_ec->epe_a[2].prot_act = 0xfc010688
&eth0_ec->epe_a[3].prot_act = 0xfc01068c
&eth0_ec->epe_a[4].prot_act = 0xfc010690
&eth0_ec->epe_a[5].prot_act = 0xfc010694
&eth0_ec->epe_a[6].prot_act = 0xfc010698
&eth0_ec->epe_a[7].prot_act = 0xfc01069c
&eth0_ec->epe_a[8].prot_act = 0xfc0106a0
&eth0_ec->epe_a[9].prot_act = 0xfc0106a4
&eth0_ec->epe_a[10].prot_act = 0xfc0106a8
&eth0_ec->epe_a[11].prot_act = 0xfc0106ac
&eth0_ec->epe_a[12].prot_act = 0xfc0106b0
&eth0_ec->epe_a[13].prot_act = 0xfc0106b4
&eth0_ec->epe_a[14].prot_act = 0xfc0106b8
&eth0_ec->epe_a[15].prot_act = 0xfc0106bc
&eth0_ec->epe_a[16].prot_act = 0xfc0106c0
&eth0_ec->epe_a[17].prot_act = 0xfc0106c4
&eth0_ec->epe_a[18].prot_act = 0xfc0106c8
&eth0_ec->epe_a[19].prot_act = 0xfc0106cc
&eth0_ec->epe_a[20].prot_act = 0xfc0106d0
&eth0_ec->epe_a[21].prot_act = 0xfc0106d4
&eth0_ec->epe_a[22].prot_act = 0xfc0106d8
&eth0_ec->epe_a[23].prot_act = 0xfc0106dc
&eth0_ec->epe_a[24].prot_act = 0xfc0106e0
&eth0_ec->epe_a[25].prot_act = 0xfc0106e4
&eth0_ec->epe_a[26].prot_act = 0xfc0106e8
&eth0_ec->epe_a[27].prot_act = 0xfc0106ec
&eth0_ec->epe_a[28].prot_act = 0xfc0106f0
&eth0_ec->epe_a[29].prot_act = 0xfc0106f4
&eth0_ec->epe_a[30].prot_act = 0xfc0106f8
&eth0_ec->epe_a[31].prot_act = 0xfc0106fc
&eth0_ec->rfw.thash_cfg_1 = 0xfc010700
&eth0_ec->rfw.thash_cfg_2 = 0xfc010704
&eth0_ec->rfw.mhash_cfg_1 = 0xfc010708
&eth0_ec->rfw.mhash_cfg_2 = 0xfc01070c
&eth0_ec->rfw.hdr_split = 0xfc010710
&eth0_ec->rfw.meta_err = 0xfc010714
&eth0_ec->rfw.meta = 0xfc010718
&eth0_ec->rfw.filter = 0xfc01071c
&eth0_ec->rfw.thash_table_addr = 0xfc010720
&eth0_ec->rfw.thash_table_data = 0xfc010724
&eth0_ec->rfw.mhash_table_addr = 0xfc010728
&eth0_ec->rfw.mhash_table_data = 0xfc01072c
&eth0_ec->rfw.vid_table_addr = 0xfc010730
&eth0_ec->rfw.vid_table_data = 0xfc010734
&eth0_ec->rfw.pbits_table_addr = 0xfc010738
&eth0_ec->rfw.pbits_table_data = 0xfc01073c
&eth0_ec->rfw.dscp_table_addr = 0xfc010740
&eth0_ec->rfw.dscp_table_data = 0xfc010744
&eth0_ec->rfw.tc_table_addr = 0xfc010748
&eth0_ec->rfw.tc_table_data = 0xfc01074c
&eth0_ec->rfw.ctrl_table_addr = 0xfc010750
&eth0_ec->rfw.ctrl_table_data = 0xfc010754
&eth0_ec->rfw.out_cfg = 0xfc010758
&eth0_ec->rfw.fsm_table_addr = 0xfc01075c
&eth0_ec->rfw.fsm_table_data = 0xfc010760
&eth0_ec->rfw.ctrl_sel = 0xfc010764
&eth0_ec->rfw.default_vlan = 0xfc010768
&eth0_ec->rfw.default_hash = 0xfc01076c
&eth0_ec->rfw.default_or = 0xfc010770
&eth0_ec->rfw.drop_latch = 0xfc010774
&eth0_ec->rfw.checksum = 0xfc010778
&eth0_ec->rfw.lro_cfg_1 = 0xfc01077c
&eth0_ec->rfw.lro_check_ipv4 = 0xfc010780
&eth0_ec->rfw.lro_ipv4 = 0xfc010784
&eth0_ec->rfw.lro_check_ipv6 = 0xfc010788
&eth0_ec->rfw.lro_ipv6 = 0xfc01078c
&eth0_ec->rfw.lro_check_tcp = 0xfc010790
&eth0_ec->rfw.lro_tcp = 0xfc010794
&eth0_ec->rfw.lro_check_udp = 0xfc010798
&eth0_ec->rfw.lro_check_l2 = 0xfc01079c
&eth0_ec->rfw.lro_check_gen = 0xfc0107a0
&eth0_ec->rfw.lro_store = 0xfc0107a4
&eth0_ec->rfw.vid_table_def = 0xfc0107a8
&eth0_ec->rfw.ctrl_table_def = 0xfc0107ac
&eth0_ec->rfw.cfg_a_0 = 0xfc0107b0
&eth0_ec->rfw.thash_cfg_3 = 0xfc0107b4
&eth0_ec->rfw.thash_mask_outer_ipv6 = 0xfc0107b8
&eth0_ec->rfw.thash_mask_outer = 0xfc0107bc
&eth0_ec->rfw.thash_mask_inner_ipv6 = 0xfc0107c0
&eth0_ec->rfw.thash_mask_inner = 0xfc0107c4
&eth0_ec->rfw.rx_checksum = 0xfc0107c8
&eth0_ec->rfw.l3_tlen_err = 0xfc0107cc
&eth0_ec->rfw.l3_tlen_err_table_1 = 0xfc0107d0
&eth0_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc0107d4
&eth0_ec->rfw_udma[0].def_cfg = 0xfc0107f0
&eth0_ec->rfw_udma[1].def_cfg = 0xfc0107f4
&eth0_ec->rfw_udma[2].def_cfg = 0xfc0107f8
&eth0_ec->rfw_udma[3].def_cfg = 0xfc0107fc
&eth0_ec->rfw_hash[0].key = 0xfc010800
&eth0_ec->rfw_hash[1].key = 0xfc010804
&eth0_ec->rfw_hash[2].key = 0xfc010808
&eth0_ec->rfw_hash[3].key = 0xfc01080c
&eth0_ec->rfw_hash[4].key = 0xfc010810
&eth0_ec->rfw_hash[5].key = 0xfc010814
&eth0_ec->rfw_hash[6].key = 0xfc010818
&eth0_ec->rfw_hash[7].key = 0xfc01081c
&eth0_ec->rfw_hash[8].key = 0xfc010820
&eth0_ec->rfw_hash[9].key = 0xfc010824
&eth0_ec->rfw_priority[0].queue = 0xfc010828
&eth0_ec->rfw_priority[1].queue = 0xfc01082c
&eth0_ec->rfw_priority[2].queue = 0xfc010830
&eth0_ec->rfw_priority[3].queue = 0xfc010834
&eth0_ec->rfw_priority[4].queue = 0xfc010838
&eth0_ec->rfw_priority[5].queue = 0xfc01083c
&eth0_ec->rfw_priority[6].queue = 0xfc010840
&eth0_ec->rfw_priority[7].queue = 0xfc010844
&eth0_ec->rfw_default[0].opt_1 = 0xfc010848
&eth0_ec->rfw_default[1].opt_1 = 0xfc01084c
&eth0_ec->rfw_default[2].opt_1 = 0xfc010850
&eth0_ec->rfw_default[3].opt_1 = 0xfc010854
&eth0_ec->rfw_default[4].opt_1 = 0xfc010858
&eth0_ec->rfw_default[5].opt_1 = 0xfc01085c
&eth0_ec->rfw_default[6].opt_1 = 0xfc010860
&eth0_ec->rfw_default[7].opt_1 = 0xfc010864
&eth0_ec->fwd_mac[0].data_l = 0xfc010868
&eth0_ec->fwd_mac[0].data_h = 0xfc01086c
&eth0_ec->fwd_mac[0].mask_l = 0xfc010870
&eth0_ec->fwd_mac[0].mask_h = 0xfc010874
&eth0_ec->fwd_mac[0].ctrl = 0xfc010878
&eth0_ec->fwd_mac[1].data_l = 0xfc01087c
&eth0_ec->fwd_mac[1].data_h = 0xfc010880
&eth0_ec->fwd_mac[1].mask_l = 0xfc010884
&eth0_ec->fwd_mac[1].mask_h = 0xfc010888
&eth0_ec->fwd_mac[1].ctrl = 0xfc01088c
&eth0_ec->fwd_mac[2].data_l = 0xfc010890
&eth0_ec->fwd_mac[2].data_h = 0xfc010894
&eth0_ec->fwd_mac[2].mask_l = 0xfc010898
&eth0_ec->fwd_mac[2].mask_h = 0xfc01089c
&eth0_ec->fwd_mac[2].ctrl = 0xfc0108a0
&eth0_ec->fwd_mac[3].data_l = 0xfc0108a4
&eth0_ec->fwd_mac[3].data_h = 0xfc0108a8
&eth0_ec->fwd_mac[3].mask_l = 0xfc0108ac
&eth0_ec->fwd_mac[3].mask_h = 0xfc0108b0
&eth0_ec->fwd_mac[3].ctrl = 0xfc0108b4
&eth0_ec->fwd_mac[4].data_l = 0xfc0108b8
&eth0_ec->fwd_mac[4].data_h = 0xfc0108bc
&eth0_ec->fwd_mac[4].mask_l = 0xfc0108c0
&eth0_ec->fwd_mac[4].mask_h = 0xfc0108c4
&eth0_ec->fwd_mac[4].ctrl = 0xfc0108c8
&eth0_ec->fwd_mac[5].data_l = 0xfc0108cc
&eth0_ec->fwd_mac[5].data_h = 0xfc0108d0
&eth0_ec->fwd_mac[5].mask_l = 0xfc0108d4
&eth0_ec->fwd_mac[5].mask_h = 0xfc0108d8
&eth0_ec->fwd_mac[5].ctrl = 0xfc0108dc
&eth0_ec->fwd_mac[6].data_l = 0xfc0108e0
&eth0_ec->fwd_mac[6].data_h = 0xfc0108e4
&eth0_ec->fwd_mac[6].mask_l = 0xfc0108e8
&eth0_ec->fwd_mac[6].mask_h = 0xfc0108ec
&eth0_ec->fwd_mac[6].ctrl = 0xfc0108f0
&eth0_ec->fwd_mac[7].data_l = 0xfc0108f4
&eth0_ec->fwd_mac[7].data_h = 0xfc0108f8
&eth0_ec->fwd_mac[7].mask_l = 0xfc0108fc
&eth0_ec->fwd_mac[7].mask_h = 0xfc010900
&eth0_ec->fwd_mac[7].ctrl = 0xfc010904
&eth0_ec->fwd_mac[8].data_l = 0xfc010908
&eth0_ec->fwd_mac[8].data_h = 0xfc01090c
&eth0_ec->fwd_mac[8].mask_l = 0xfc010910
&eth0_ec->fwd_mac[8].mask_h = 0xfc010914
&eth0_ec->fwd_mac[8].ctrl = 0xfc010918
&eth0_ec->fwd_mac[9].data_l = 0xfc01091c
&eth0_ec->fwd_mac[9].data_h = 0xfc010920
&eth0_ec->fwd_mac[9].mask_l = 0xfc010924
&eth0_ec->fwd_mac[9].mask_h = 0xfc010928
&eth0_ec->fwd_mac[9].ctrl = 0xfc01092c
&eth0_ec->fwd_mac[10].data_l = 0xfc010930
&eth0_ec->fwd_mac[10].data_h = 0xfc010934
&eth0_ec->fwd_mac[10].mask_l = 0xfc010938
&eth0_ec->fwd_mac[10].mask_h = 0xfc01093c
&eth0_ec->fwd_mac[10].ctrl = 0xfc010940
&eth0_ec->fwd_mac[11].data_l = 0xfc010944
&eth0_ec->fwd_mac[11].data_h = 0xfc010948
&eth0_ec->fwd_mac[11].mask_l = 0xfc01094c
&eth0_ec->fwd_mac[11].mask_h = 0xfc010950
&eth0_ec->fwd_mac[11].ctrl = 0xfc010954
&eth0_ec->fwd_mac[12].data_l = 0xfc010958
&eth0_ec->fwd_mac[12].data_h = 0xfc01095c
&eth0_ec->fwd_mac[12].mask_l = 0xfc010960
&eth0_ec->fwd_mac[12].mask_h = 0xfc010964
&eth0_ec->fwd_mac[12].ctrl = 0xfc010968
&eth0_ec->fwd_mac[13].data_l = 0xfc01096c
&eth0_ec->fwd_mac[13].data_h = 0xfc010970
&eth0_ec->fwd_mac[13].mask_l = 0xfc010974
&eth0_ec->fwd_mac[13].mask_h = 0xfc010978
&eth0_ec->fwd_mac[13].ctrl = 0xfc01097c
&eth0_ec->fwd_mac[14].data_l = 0xfc010980
&eth0_ec->fwd_mac[14].data_h = 0xfc010984
&eth0_ec->fwd_mac[14].mask_l = 0xfc010988
&eth0_ec->fwd_mac[14].mask_h = 0xfc01098c
&eth0_ec->fwd_mac[14].ctrl = 0xfc010990
&eth0_ec->fwd_mac[15].data_l = 0xfc010994
&eth0_ec->fwd_mac[15].data_h = 0xfc010998
&eth0_ec->fwd_mac[15].mask_l = 0xfc01099c
&eth0_ec->fwd_mac[15].mask_h = 0xfc0109a0
&eth0_ec->fwd_mac[15].ctrl = 0xfc0109a4
&eth0_ec->fwd_mac[16].data_l = 0xfc0109a8
&eth0_ec->fwd_mac[16].data_h = 0xfc0109ac
&eth0_ec->fwd_mac[16].mask_l = 0xfc0109b0
&eth0_ec->fwd_mac[16].mask_h = 0xfc0109b4
&eth0_ec->fwd_mac[16].ctrl = 0xfc0109b8
&eth0_ec->fwd_mac[17].data_l = 0xfc0109bc
&eth0_ec->fwd_mac[17].data_h = 0xfc0109c0
&eth0_ec->fwd_mac[17].mask_l = 0xfc0109c4
&eth0_ec->fwd_mac[17].mask_h = 0xfc0109c8
&eth0_ec->fwd_mac[17].ctrl = 0xfc0109cc
&eth0_ec->fwd_mac[18].data_l = 0xfc0109d0
&eth0_ec->fwd_mac[18].data_h = 0xfc0109d4
&eth0_ec->fwd_mac[18].mask_l = 0xfc0109d8
&eth0_ec->fwd_mac[18].mask_h = 0xfc0109dc
&eth0_ec->fwd_mac[18].ctrl = 0xfc0109e0
&eth0_ec->fwd_mac[19].data_l = 0xfc0109e4
&eth0_ec->fwd_mac[19].data_h = 0xfc0109e8
&eth0_ec->fwd_mac[19].mask_l = 0xfc0109ec
&eth0_ec->fwd_mac[19].mask_h = 0xfc0109f0
&eth0_ec->fwd_mac[19].ctrl = 0xfc0109f4
&eth0_ec->fwd_mac[20].data_l = 0xfc0109f8
&eth0_ec->fwd_mac[20].data_h = 0xfc0109fc
&eth0_ec->fwd_mac[20].mask_l = 0xfc010a00
&eth0_ec->fwd_mac[20].mask_h = 0xfc010a04
&eth0_ec->fwd_mac[20].ctrl = 0xfc010a08
&eth0_ec->fwd_mac[21].data_l = 0xfc010a0c
&eth0_ec->fwd_mac[21].data_h = 0xfc010a10
&eth0_ec->fwd_mac[21].mask_l = 0xfc010a14
&eth0_ec->fwd_mac[21].mask_h = 0xfc010a18
&eth0_ec->fwd_mac[21].ctrl = 0xfc010a1c
&eth0_ec->fwd_mac[22].data_l = 0xfc010a20
&eth0_ec->fwd_mac[22].data_h = 0xfc010a24
&eth0_ec->fwd_mac[22].mask_l = 0xfc010a28
&eth0_ec->fwd_mac[22].mask_h = 0xfc010a2c
&eth0_ec->fwd_mac[22].ctrl = 0xfc010a30
&eth0_ec->fwd_mac[23].data_l = 0xfc010a34
&eth0_ec->fwd_mac[23].data_h = 0xfc010a38
&eth0_ec->fwd_mac[23].mask_l = 0xfc010a3c
&eth0_ec->fwd_mac[23].mask_h = 0xfc010a40
&eth0_ec->fwd_mac[23].ctrl = 0xfc010a44
&eth0_ec->fwd_mac[24].data_l = 0xfc010a48
&eth0_ec->fwd_mac[24].data_h = 0xfc010a4c
&eth0_ec->fwd_mac[24].mask_l = 0xfc010a50
&eth0_ec->fwd_mac[24].mask_h = 0xfc010a54
&eth0_ec->fwd_mac[24].ctrl = 0xfc010a58
&eth0_ec->fwd_mac[25].data_l = 0xfc010a5c
&eth0_ec->fwd_mac[25].data_h = 0xfc010a60
&eth0_ec->fwd_mac[25].mask_l = 0xfc010a64
&eth0_ec->fwd_mac[25].mask_h = 0xfc010a68
&eth0_ec->fwd_mac[25].ctrl = 0xfc010a6c
&eth0_ec->fwd_mac[26].data_l = 0xfc010a70
&eth0_ec->fwd_mac[26].data_h = 0xfc010a74
&eth0_ec->fwd_mac[26].mask_l = 0xfc010a78
&eth0_ec->fwd_mac[26].mask_h = 0xfc010a7c
&eth0_ec->fwd_mac[26].ctrl = 0xfc010a80
&eth0_ec->fwd_mac[27].data_l = 0xfc010a84
&eth0_ec->fwd_mac[27].data_h = 0xfc010a88
&eth0_ec->fwd_mac[27].mask_l = 0xfc010a8c
&eth0_ec->fwd_mac[27].mask_h = 0xfc010a90
&eth0_ec->fwd_mac[27].ctrl = 0xfc010a94
&eth0_ec->fwd_mac[28].data_l = 0xfc010a98
&eth0_ec->fwd_mac[28].data_h = 0xfc010a9c
&eth0_ec->fwd_mac[28].mask_l = 0xfc010aa0
&eth0_ec->fwd_mac[28].mask_h = 0xfc010aa4
&eth0_ec->fwd_mac[28].ctrl = 0xfc010aa8
&eth0_ec->fwd_mac[29].data_l = 0xfc010aac
&eth0_ec->fwd_mac[29].data_h = 0xfc010ab0
&eth0_ec->fwd_mac[29].mask_l = 0xfc010ab4
&eth0_ec->fwd_mac[29].mask_h = 0xfc010ab8
&eth0_ec->fwd_mac[29].ctrl = 0xfc010abc
&eth0_ec->fwd_mac[30].data_l = 0xfc010ac0
&eth0_ec->fwd_mac[30].data_h = 0xfc010ac4
&eth0_ec->fwd_mac[30].mask_l = 0xfc010ac8
&eth0_ec->fwd_mac[30].mask_h = 0xfc010acc
&eth0_ec->fwd_mac[30].ctrl = 0xfc010ad0
&eth0_ec->fwd_mac[31].data_l = 0xfc010ad4
&eth0_ec->fwd_mac[31].data_h = 0xfc010ad8
&eth0_ec->fwd_mac[31].mask_l = 0xfc010adc
&eth0_ec->fwd_mac[31].mask_h = 0xfc010ae0
&eth0_ec->fwd_mac[31].ctrl = 0xfc010ae4
&eth0_ec->msw.uc = 0xfc010ae8
&eth0_ec->msw.mc = 0xfc010aec
&eth0_ec->msw.bc = 0xfc010af0
&eth0_ec->tso.in_cfg = 0xfc010b00
&eth0_ec->tso.cache_table_addr = 0xfc010b04
&eth0_ec->tso.cache_table_data_1 = 0xfc010b08
&eth0_ec->tso.cache_table_data_2 = 0xfc010b0c
&eth0_ec->tso.cache_table_data_3 = 0xfc010b10
&eth0_ec->tso.cache_table_data_4 = 0xfc010b14
&eth0_ec->tso.ctrl_first = 0xfc010b18
&eth0_ec->tso.ctrl_middle = 0xfc010b1c
&eth0_ec->tso.ctrl_last = 0xfc010b20
&eth0_ec->tso.cfg_add_0 = 0xfc010b24
&eth0_ec->tso.cfg_tunnel = 0xfc010b28
&eth0_ec->tso.arb_config = 0xfc010b2c
&eth0_ec->tso.arb_cred_level = 0xfc010b30
&eth0_ec->tso.arb_cred_grant = 0xfc010b34
&eth0_ec->tso.arb_sop_cost = 0xfc010b38
&eth0_ec->tso.arb_eop_cost = 0xfc010b3c
&eth0_ec->tso.arb_data_cost = 0xfc010b40
&eth0_ec->tso_sel[0].mss = 0xfc010b60
&eth0_ec->tso_sel[1].mss = 0xfc010b64
&eth0_ec->tso_sel[2].mss = 0xfc010b68
&eth0_ec->tso_sel[3].mss = 0xfc010b6c
&eth0_ec->tso_sel[4].mss = 0xfc010b70
&eth0_ec->tso_sel[5].mss = 0xfc010b74
&eth0_ec->tso_sel[6].mss = 0xfc010b78
&eth0_ec->tso_sel[7].mss = 0xfc010b7c
&eth0_ec->tpe.parse = 0xfc010b80
&eth0_ec->tpm_udma[0].vlan_data = 0xfc010bc0
&eth0_ec->tpm_udma[0].mac_sa_1 = 0xfc010bc4
&eth0_ec->tpm_udma[0].mac_sa_2 = 0xfc010bc8
&eth0_ec->tpm_udma[1].vlan_data = 0xfc010bcc
&eth0_ec->tpm_udma[1].mac_sa_1 = 0xfc010bd0
&eth0_ec->tpm_udma[1].mac_sa_2 = 0xfc010bd4
&eth0_ec->tpm_udma[2].vlan_data = 0xfc010bd8
&eth0_ec->tpm_udma[2].mac_sa_1 = 0xfc010bdc
&eth0_ec->tpm_udma[2].mac_sa_2 = 0xfc010be0
&eth0_ec->tpm_udma[3].vlan_data = 0xfc010be4
&eth0_ec->tpm_udma[3].mac_sa_1 = 0xfc010be8
&eth0_ec->tpm_udma[3].mac_sa_2 = 0xfc010bec
&eth0_ec->tpm_sel[0].etype = 0xfc010bf0
&eth0_ec->tpm_sel[1].etype = 0xfc010bf4
&eth0_ec->tpm_sel[2].etype = 0xfc010bf8
&eth0_ec->tpm_sel[3].etype = 0xfc010bfc
&eth0_ec->tfw.tx_wr_fifo = 0xfc010c00
&eth0_ec->tfw.tx_vid_table_addr = 0xfc010c04
&eth0_ec->tfw.tx_vid_table_data = 0xfc010c08
&eth0_ec->tfw.tx_rd_fifo = 0xfc010c0c
&eth0_ec->tfw.tx_checksum = 0xfc010c10
&eth0_ec->tfw.tx_gen = 0xfc010c14
&eth0_ec->tfw.tx_spf = 0xfc010c18
&eth0_ec->tfw.data_fifo = 0xfc010c1c
&eth0_ec->tfw.ctrl_fifo = 0xfc010c20
&eth0_ec->tfw.hdr_fifo = 0xfc010c24
&eth0_ec->tfw.out = 0xfc010c28
&eth0_ec->tfw_udma[0].uc_udma = 0xfc010c60
&eth0_ec->tfw_udma[0].mc_udma = 0xfc010c64
&eth0_ec->tfw_udma[0].bc_udma = 0xfc010c68
&eth0_ec->tfw_udma[0].spf_cmd = 0xfc010c6c
&eth0_ec->tfw_udma[0].fwd_dec = 0xfc010c70
&eth0_ec->tfw_udma[1].uc_udma = 0xfc010c78
&eth0_ec->tfw_udma[1].mc_udma = 0xfc010c7c
&eth0_ec->tfw_udma[1].bc_udma = 0xfc010c80
&eth0_ec->tfw_udma[1].spf_cmd = 0xfc010c84
&eth0_ec->tfw_udma[1].fwd_dec = 0xfc010c88
&eth0_ec->tfw_udma[2].uc_udma = 0xfc010c90
&eth0_ec->tfw_udma[2].mc_udma = 0xfc010c94
&eth0_ec->tfw_udma[2].bc_udma = 0xfc010c98
&eth0_ec->tfw_udma[2].spf_cmd = 0xfc010c9c
&eth0_ec->tfw_udma[2].fwd_dec = 0xfc010ca0
&eth0_ec->tfw_udma[3].uc_udma = 0xfc010ca8
&eth0_ec->tfw_udma[3].mc_udma = 0xfc010cac
&eth0_ec->tfw_udma[3].bc_udma = 0xfc010cb0
&eth0_ec->tfw_udma[3].spf_cmd = 0xfc010cb4
&eth0_ec->tfw_udma[3].fwd_dec = 0xfc010cb8
&eth0_ec->tmi.tx_cfg = 0xfc010cc0
&eth0_ec->efc.ec_pause = 0xfc010cd0
&eth0_ec->efc.ec_xoff = 0xfc010cd4
&eth0_ec->efc.xon = 0xfc010cd8
&eth0_ec->efc.gpio = 0xfc010cdc
&eth0_ec->efc.rx_fifo_af = 0xfc010ce0
&eth0_ec->efc.rx_fifo_hyst = 0xfc010ce4
&eth0_ec->efc.stat = 0xfc010ce8
&eth0_ec->efc.xoff_timer_1g = 0xfc010cec
&eth0_ec->efc.ec_pfc = 0xfc010cf0
&eth0_ec->fc_udma[0].q_pause_0 = 0xfc010d00
&eth0_ec->fc_udma[0].q_pause_1 = 0xfc010d04
&eth0_ec->fc_udma[0].q_pause_2 = 0xfc010d08
&eth0_ec->fc_udma[0].q_pause_3 = 0xfc010d0c
&eth0_ec->fc_udma[0].q_pause_4 = 0xfc010d10
&eth0_ec->fc_udma[0].q_pause_5 = 0xfc010d14
&eth0_ec->fc_udma[0].q_pause_6 = 0xfc010d18
&eth0_ec->fc_udma[0].q_pause_7 = 0xfc010d1c
&eth0_ec->fc_udma[0].q_gpio_0 = 0xfc010d20
&eth0_ec->fc_udma[0].q_gpio_1 = 0xfc010d24
&eth0_ec->fc_udma[0].q_gpio_2 = 0xfc010d28
&eth0_ec->fc_udma[0].q_gpio_3 = 0xfc010d2c
&eth0_ec->fc_udma[0].q_gpio_4 = 0xfc010d30
&eth0_ec->fc_udma[0].q_gpio_5 = 0xfc010d34
&eth0_ec->fc_udma[0].q_gpio_6 = 0xfc010d38
&eth0_ec->fc_udma[0].q_gpio_7 = 0xfc010d3c
&eth0_ec->fc_udma[0].s_pause = 0xfc010d40
&eth0_ec->fc_udma[0].q_xoff_0 = 0xfc010d44
&eth0_ec->fc_udma[0].q_xoff_1 = 0xfc010d48
&eth0_ec->fc_udma[0].q_xoff_2 = 0xfc010d4c
&eth0_ec->fc_udma[0].q_xoff_3 = 0xfc010d50
&eth0_ec->fc_udma[0].q_xoff_4 = 0xfc010d54
&eth0_ec->fc_udma[0].q_xoff_5 = 0xfc010d58
&eth0_ec->fc_udma[0].q_xoff_6 = 0xfc010d5c
&eth0_ec->fc_udma[0].q_xoff_7 = 0xfc010d60
&eth0_ec->fc_udma[1].q_pause_0 = 0xfc010d80
&eth0_ec->fc_udma[1].q_pause_1 = 0xfc010d84
&eth0_ec->fc_udma[1].q_pause_2 = 0xfc010d88
&eth0_ec->fc_udma[1].q_pause_3 = 0xfc010d8c
&eth0_ec->fc_udma[1].q_pause_4 = 0xfc010d90
&eth0_ec->fc_udma[1].q_pause_5 = 0xfc010d94
&eth0_ec->fc_udma[1].q_pause_6 = 0xfc010d98
&eth0_ec->fc_udma[1].q_pause_7 = 0xfc010d9c
&eth0_ec->fc_udma[1].q_gpio_0 = 0xfc010da0
&eth0_ec->fc_udma[1].q_gpio_1 = 0xfc010da4
&eth0_ec->fc_udma[1].q_gpio_2 = 0xfc010da8
&eth0_ec->fc_udma[1].q_gpio_3 = 0xfc010dac
&eth0_ec->fc_udma[1].q_gpio_4 = 0xfc010db0
&eth0_ec->fc_udma[1].q_gpio_5 = 0xfc010db4
&eth0_ec->fc_udma[1].q_gpio_6 = 0xfc010db8
&eth0_ec->fc_udma[1].q_gpio_7 = 0xfc010dbc
&eth0_ec->fc_udma[1].s_pause = 0xfc010dc0
&eth0_ec->fc_udma[1].q_xoff_0 = 0xfc010dc4
&eth0_ec->fc_udma[1].q_xoff_1 = 0xfc010dc8
&eth0_ec->fc_udma[1].q_xoff_2 = 0xfc010dcc
&eth0_ec->fc_udma[1].q_xoff_3 = 0xfc010dd0
&eth0_ec->fc_udma[1].q_xoff_4 = 0xfc010dd4
&eth0_ec->fc_udma[1].q_xoff_5 = 0xfc010dd8
&eth0_ec->fc_udma[1].q_xoff_6 = 0xfc010ddc
&eth0_ec->fc_udma[1].q_xoff_7 = 0xfc010de0
&eth0_ec->fc_udma[2].q_pause_0 = 0xfc010e00
&eth0_ec->fc_udma[2].q_pause_1 = 0xfc010e04
&eth0_ec->fc_udma[2].q_pause_2 = 0xfc010e08
&eth0_ec->fc_udma[2].q_pause_3 = 0xfc010e0c
&eth0_ec->fc_udma[2].q_pause_4 = 0xfc010e10
&eth0_ec->fc_udma[2].q_pause_5 = 0xfc010e14
&eth0_ec->fc_udma[2].q_pause_6 = 0xfc010e18
&eth0_ec->fc_udma[2].q_pause_7 = 0xfc010e1c
&eth0_ec->fc_udma[2].q_gpio_0 = 0xfc010e20
&eth0_ec->fc_udma[2].q_gpio_1 = 0xfc010e24
&eth0_ec->fc_udma[2].q_gpio_2 = 0xfc010e28
&eth0_ec->fc_udma[2].q_gpio_3 = 0xfc010e2c
&eth0_ec->fc_udma[2].q_gpio_4 = 0xfc010e30
&eth0_ec->fc_udma[2].q_gpio_5 = 0xfc010e34
&eth0_ec->fc_udma[2].q_gpio_6 = 0xfc010e38
&eth0_ec->fc_udma[2].q_gpio_7 = 0xfc010e3c
&eth0_ec->fc_udma[2].s_pause = 0xfc010e40
&eth0_ec->fc_udma[2].q_xoff_0 = 0xfc010e44
&eth0_ec->fc_udma[2].q_xoff_1 = 0xfc010e48
&eth0_ec->fc_udma[2].q_xoff_2 = 0xfc010e4c
&eth0_ec->fc_udma[2].q_xoff_3 = 0xfc010e50
&eth0_ec->fc_udma[2].q_xoff_4 = 0xfc010e54
&eth0_ec->fc_udma[2].q_xoff_5 = 0xfc010e58
&eth0_ec->fc_udma[2].q_xoff_6 = 0xfc010e5c
&eth0_ec->fc_udma[2].q_xoff_7 = 0xfc010e60
&eth0_ec->fc_udma[3].q_pause_0 = 0xfc010e80
&eth0_ec->fc_udma[3].q_pause_1 = 0xfc010e84
&eth0_ec->fc_udma[3].q_pause_2 = 0xfc010e88
&eth0_ec->fc_udma[3].q_pause_3 = 0xfc010e8c
&eth0_ec->fc_udma[3].q_pause_4 = 0xfc010e90
&eth0_ec->fc_udma[3].q_pause_5 = 0xfc010e94
&eth0_ec->fc_udma[3].q_pause_6 = 0xfc010e98
&eth0_ec->fc_udma[3].q_pause_7 = 0xfc010e9c
&eth0_ec->fc_udma[3].q_gpio_0 = 0xfc010ea0
&eth0_ec->fc_udma[3].q_gpio_1 = 0xfc010ea4
&eth0_ec->fc_udma[3].q_gpio_2 = 0xfc010ea8
&eth0_ec->fc_udma[3].q_gpio_3 = 0xfc010eac
&eth0_ec->fc_udma[3].q_gpio_4 = 0xfc010eb0
&eth0_ec->fc_udma[3].q_gpio_5 = 0xfc010eb4
&eth0_ec->fc_udma[3].q_gpio_6 = 0xfc010eb8
&eth0_ec->fc_udma[3].q_gpio_7 = 0xfc010ebc
&eth0_ec->fc_udma[3].s_pause = 0xfc010ec0
&eth0_ec->fc_udma[3].q_xoff_0 = 0xfc010ec4
&eth0_ec->fc_udma[3].q_xoff_1 = 0xfc010ec8
&eth0_ec->fc_udma[3].q_xoff_2 = 0xfc010ecc
&eth0_ec->fc_udma[3].q_xoff_3 = 0xfc010ed0
&eth0_ec->fc_udma[3].q_xoff_4 = 0xfc010ed4
&eth0_ec->fc_udma[3].q_xoff_5 = 0xfc010ed8
&eth0_ec->fc_udma[3].q_xoff_6 = 0xfc010edc
&eth0_ec->fc_udma[3].q_xoff_7 = 0xfc010ee0
&eth0_ec->tpg_rpa_res.not_used = 0xfc010f00
&eth0_ec->eee.cfg_e = 0xfc011000
&eth0_ec->eee.pre_cnt = 0xfc011004
&eth0_ec->eee.post_cnt = 0xfc011008
&eth0_ec->eee.stop_cnt = 0xfc01100c
&eth0_ec->eee.stat_eee = 0xfc011010
&eth0_ec->stat.faf_in_rx_pkt = 0xfc011100
&eth0_ec->stat.faf_in_rx_short = 0xfc011104
&eth0_ec->stat.faf_in_rx_long = 0xfc011108
&eth0_ec->stat.faf_out_rx_pkt = 0xfc01110c
&eth0_ec->stat.faf_out_rx_short = 0xfc011110
&eth0_ec->stat.faf_out_rx_long = 0xfc011114
&eth0_ec->stat.faf_out_drop = 0xfc011118
&eth0_ec->stat.rxf_in_rx_pkt = 0xfc01111c
&eth0_ec->stat.rxf_in_fifo_err = 0xfc011120
&eth0_ec->stat.lbf_in_rx_pkt = 0xfc011124
&eth0_ec->stat.lbf_in_fifo_err = 0xfc011128
&eth0_ec->stat.rxf_out_rx_1_pkt = 0xfc01112c
&eth0_ec->stat.rxf_out_rx_2_pkt = 0xfc011130
&eth0_ec->stat.rxf_out_drop_1_pkt = 0xfc011134
&eth0_ec->stat.rxf_out_drop_2_pkt = 0xfc011138
&eth0_ec->stat.rpe_1_in_rx_pkt = 0xfc01113c
&eth0_ec->stat.rpe_1_out_rx_pkt = 0xfc011140
&eth0_ec->stat.rpe_2_in_rx_pkt = 0xfc011144
&eth0_ec->stat.rpe_2_out_rx_pkt = 0xfc011148
&eth0_ec->stat.rpe_3_in_rx_pkt = 0xfc01114c
&eth0_ec->stat.rpe_3_out_rx_pkt = 0xfc011150
&eth0_ec->stat.tpe_in_tx_pkt = 0xfc011154
&eth0_ec->stat.tpe_out_tx_pkt = 0xfc011158
&eth0_ec->stat.tpm_tx_pkt = 0xfc01115c
&eth0_ec->stat.tfw_in_tx_pkt = 0xfc011160
&eth0_ec->stat.tfw_out_tx_pkt = 0xfc011164
&eth0_ec->stat.rfw_in_rx_pkt = 0xfc011168
&eth0_ec->stat.rfw_in_vlan_drop = 0xfc01116c
&eth0_ec->stat.rfw_in_parse_drop = 0xfc011170
&eth0_ec->stat.rfw_in_mc = 0xfc011174
&eth0_ec->stat.rfw_in_bc = 0xfc011178
&eth0_ec->stat.rfw_in_vlan_exist = 0xfc01117c
&eth0_ec->stat.rfw_in_vlan_nexist = 0xfc011180
&eth0_ec->stat.rfw_in_mac_drop = 0xfc011184
&eth0_ec->stat.rfw_in_mac_ndet_drop = 0xfc011188
&eth0_ec->stat.rfw_in_ctrl_drop = 0xfc01118c
&eth0_ec->stat.rfw_in_prot_i_drop = 0xfc011190
&eth0_ec->stat.eee_in = 0xfc011194
&eth0_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc011300
&eth0_ec->stat_udma[0].rfw_out_drop = 0xfc011304
&eth0_ec->stat_udma[0].msw_in_rx_pkt = 0xfc011308
&eth0_ec->stat_udma[0].msw_drop_q_full = 0xfc01130c
&eth0_ec->stat_udma[0].msw_drop_sop = 0xfc011310
&eth0_ec->stat_udma[0].msw_drop_eop = 0xfc011314
&eth0_ec->stat_udma[0].msw_wr_eop = 0xfc011318
&eth0_ec->stat_udma[0].msw_out_rx_pkt = 0xfc01131c
&eth0_ec->stat_udma[0].tso_no_tso_pkt = 0xfc011320
&eth0_ec->stat_udma[0].tso_tso_pkt = 0xfc011324
&eth0_ec->stat_udma[0].tso_seg_pkt = 0xfc011328
&eth0_ec->stat_udma[0].tso_pad_pkt = 0xfc01132c
&eth0_ec->stat_udma[0].tpm_tx_spoof = 0xfc011330
&eth0_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc011334
&eth0_ec->stat_udma[0].tmi_out_to_mac = 0xfc011338
&eth0_ec->stat_udma[0].tmi_out_to_rx = 0xfc01133c
&eth0_ec->stat_udma[0].tx_q0_bytes = 0xfc011340
&eth0_ec->stat_udma[0].tx_q1_bytes = 0xfc011344
&eth0_ec->stat_udma[0].tx_q2_bytes = 0xfc011348
&eth0_ec->stat_udma[0].tx_q3_bytes = 0xfc01134c
&eth0_ec->stat_udma[0].tx_q0_pkts = 0xfc011350
&eth0_ec->stat_udma[0].tx_q1_pkts = 0xfc011354
&eth0_ec->stat_udma[0].tx_q2_pkts = 0xfc011358
&eth0_ec->stat_udma[0].tx_q3_pkts = 0xfc01135c
&eth0_ec->stat_udma[0].tx_q4_bytes = 0xfc011360
&eth0_ec->stat_udma[0].tx_q5_bytes = 0xfc011364
&eth0_ec->stat_udma[0].tx_q6_bytes = 0xfc011368
&eth0_ec->stat_udma[0].tx_q7_bytes = 0xfc01136c
&eth0_ec->stat_udma[0].tx_q8_bytes = 0xfc011370
&eth0_ec->stat_udma[0].tx_q9_bytes = 0xfc011374
&eth0_ec->stat_udma[0].tx_q10_bytes = 0xfc011378
&eth0_ec->stat_udma[0].tx_q11_bytes = 0xfc01137c
&eth0_ec->stat_udma[0].tx_q12_bytes = 0xfc011380
&eth0_ec->stat_udma[0].tx_q13_bytes = 0xfc011384
&eth0_ec->stat_udma[0].tx_q14_bytes = 0xfc011388
&eth0_ec->stat_udma[0].tx_q15_bytes = 0xfc01138c
&eth0_ec->stat_udma[0].tx_q4_pkts = 0xfc011390
&eth0_ec->stat_udma[0].tx_q5_pkts = 0xfc011394
&eth0_ec->stat_udma[0].tx_q6_pkts = 0xfc011398
&eth0_ec->stat_udma[0].tx_q7_pkts = 0xfc01139c
&eth0_ec->stat_udma[0].tx_q8_pkts = 0xfc0113a0
&eth0_ec->stat_udma[0].tx_q9_pkts = 0xfc0113a4
&eth0_ec->stat_udma[0].tx_q10_pkts = 0xfc0113a8
&eth0_ec->stat_udma[0].tx_q11_pkts = 0xfc0113ac
&eth0_ec->stat_udma[0].tx_q12_pkts = 0xfc0113b0
&eth0_ec->stat_udma[0].tx_q13_pkts = 0xfc0113b4
&eth0_ec->stat_udma[0].tx_q14_pkts = 0xfc0113b8
&eth0_ec->stat_udma[0].tx_q15_pkts = 0xfc0113bc
&eth0_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc011400
&eth0_ec->stat_udma[1].rfw_out_drop = 0xfc011404
&eth0_ec->stat_udma[1].msw_in_rx_pkt = 0xfc011408
&eth0_ec->stat_udma[1].msw_drop_q_full = 0xfc01140c
&eth0_ec->stat_udma[1].msw_drop_sop = 0xfc011410
&eth0_ec->stat_udma[1].msw_drop_eop = 0xfc011414
&eth0_ec->stat_udma[1].msw_wr_eop = 0xfc011418
&eth0_ec->stat_udma[1].msw_out_rx_pkt = 0xfc01141c
&eth0_ec->stat_udma[1].tso_no_tso_pkt = 0xfc011420
&eth0_ec->stat_udma[1].tso_tso_pkt = 0xfc011424
&eth0_ec->stat_udma[1].tso_seg_pkt = 0xfc011428
&eth0_ec->stat_udma[1].tso_pad_pkt = 0xfc01142c
&eth0_ec->stat_udma[1].tpm_tx_spoof = 0xfc011430
&eth0_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc011434
&eth0_ec->stat_udma[1].tmi_out_to_mac = 0xfc011438
&eth0_ec->stat_udma[1].tmi_out_to_rx = 0xfc01143c
&eth0_ec->stat_udma[1].tx_q0_bytes = 0xfc011440
&eth0_ec->stat_udma[1].tx_q1_bytes = 0xfc011444
&eth0_ec->stat_udma[1].tx_q2_bytes = 0xfc011448
&eth0_ec->stat_udma[1].tx_q3_bytes = 0xfc01144c
&eth0_ec->stat_udma[1].tx_q0_pkts = 0xfc011450
&eth0_ec->stat_udma[1].tx_q1_pkts = 0xfc011454
&eth0_ec->stat_udma[1].tx_q2_pkts = 0xfc011458
&eth0_ec->stat_udma[1].tx_q3_pkts = 0xfc01145c
&eth0_ec->stat_udma[1].tx_q4_bytes = 0xfc011460
&eth0_ec->stat_udma[1].tx_q5_bytes = 0xfc011464
&eth0_ec->stat_udma[1].tx_q6_bytes = 0xfc011468
&eth0_ec->stat_udma[1].tx_q7_bytes = 0xfc01146c
&eth0_ec->stat_udma[1].tx_q8_bytes = 0xfc011470
&eth0_ec->stat_udma[1].tx_q9_bytes = 0xfc011474
&eth0_ec->stat_udma[1].tx_q10_bytes = 0xfc011478
&eth0_ec->stat_udma[1].tx_q11_bytes = 0xfc01147c
&eth0_ec->stat_udma[1].tx_q12_bytes = 0xfc011480
&eth0_ec->stat_udma[1].tx_q13_bytes = 0xfc011484
&eth0_ec->stat_udma[1].tx_q14_bytes = 0xfc011488
&eth0_ec->stat_udma[1].tx_q15_bytes = 0xfc01148c
&eth0_ec->stat_udma[1].tx_q4_pkts = 0xfc011490
&eth0_ec->stat_udma[1].tx_q5_pkts = 0xfc011494
&eth0_ec->stat_udma[1].tx_q6_pkts = 0xfc011498
&eth0_ec->stat_udma[1].tx_q7_pkts = 0xfc01149c
&eth0_ec->stat_udma[1].tx_q8_pkts = 0xfc0114a0
&eth0_ec->stat_udma[1].tx_q9_pkts = 0xfc0114a4
&eth0_ec->stat_udma[1].tx_q10_pkts = 0xfc0114a8
&eth0_ec->stat_udma[1].tx_q11_pkts = 0xfc0114ac
&eth0_ec->stat_udma[1].tx_q12_pkts = 0xfc0114b0
&eth0_ec->stat_udma[1].tx_q13_pkts = 0xfc0114b4
&eth0_ec->stat_udma[1].tx_q14_pkts = 0xfc0114b8
&eth0_ec->stat_udma[1].tx_q15_pkts = 0xfc0114bc
&eth0_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc011500
&eth0_ec->stat_udma[2].rfw_out_drop = 0xfc011504
&eth0_ec->stat_udma[2].msw_in_rx_pkt = 0xfc011508
&eth0_ec->stat_udma[2].msw_drop_q_full = 0xfc01150c
&eth0_ec->stat_udma[2].msw_drop_sop = 0xfc011510
&eth0_ec->stat_udma[2].msw_drop_eop = 0xfc011514
&eth0_ec->stat_udma[2].msw_wr_eop = 0xfc011518
&eth0_ec->stat_udma[2].msw_out_rx_pkt = 0xfc01151c
&eth0_ec->stat_udma[2].tso_no_tso_pkt = 0xfc011520
&eth0_ec->stat_udma[2].tso_tso_pkt = 0xfc011524
&eth0_ec->stat_udma[2].tso_seg_pkt = 0xfc011528
&eth0_ec->stat_udma[2].tso_pad_pkt = 0xfc01152c
&eth0_ec->stat_udma[2].tpm_tx_spoof = 0xfc011530
&eth0_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc011534
&eth0_ec->stat_udma[2].tmi_out_to_mac = 0xfc011538
&eth0_ec->stat_udma[2].tmi_out_to_rx = 0xfc01153c
&eth0_ec->stat_udma[2].tx_q0_bytes = 0xfc011540
&eth0_ec->stat_udma[2].tx_q1_bytes = 0xfc011544
&eth0_ec->stat_udma[2].tx_q2_bytes = 0xfc011548
&eth0_ec->stat_udma[2].tx_q3_bytes = 0xfc01154c
&eth0_ec->stat_udma[2].tx_q0_pkts = 0xfc011550
&eth0_ec->stat_udma[2].tx_q1_pkts = 0xfc011554
&eth0_ec->stat_udma[2].tx_q2_pkts = 0xfc011558
&eth0_ec->stat_udma[2].tx_q3_pkts = 0xfc01155c
&eth0_ec->stat_udma[2].tx_q4_bytes = 0xfc011560
&eth0_ec->stat_udma[2].tx_q5_bytes = 0xfc011564
&eth0_ec->stat_udma[2].tx_q6_bytes = 0xfc011568
&eth0_ec->stat_udma[2].tx_q7_bytes = 0xfc01156c
&eth0_ec->stat_udma[2].tx_q8_bytes = 0xfc011570
&eth0_ec->stat_udma[2].tx_q9_bytes = 0xfc011574
&eth0_ec->stat_udma[2].tx_q10_bytes = 0xfc011578
&eth0_ec->stat_udma[2].tx_q11_bytes = 0xfc01157c
&eth0_ec->stat_udma[2].tx_q12_bytes = 0xfc011580
&eth0_ec->stat_udma[2].tx_q13_bytes = 0xfc011584
&eth0_ec->stat_udma[2].tx_q14_bytes = 0xfc011588
&eth0_ec->stat_udma[2].tx_q15_bytes = 0xfc01158c
&eth0_ec->stat_udma[2].tx_q4_pkts = 0xfc011590
&eth0_ec->stat_udma[2].tx_q5_pkts = 0xfc011594
&eth0_ec->stat_udma[2].tx_q6_pkts = 0xfc011598
&eth0_ec->stat_udma[2].tx_q7_pkts = 0xfc01159c
&eth0_ec->stat_udma[2].tx_q8_pkts = 0xfc0115a0
&eth0_ec->stat_udma[2].tx_q9_pkts = 0xfc0115a4
&eth0_ec->stat_udma[2].tx_q10_pkts = 0xfc0115a8
&eth0_ec->stat_udma[2].tx_q11_pkts = 0xfc0115ac
&eth0_ec->stat_udma[2].tx_q12_pkts = 0xfc0115b0
&eth0_ec->stat_udma[2].tx_q13_pkts = 0xfc0115b4
&eth0_ec->stat_udma[2].tx_q14_pkts = 0xfc0115b8
&eth0_ec->stat_udma[2].tx_q15_pkts = 0xfc0115bc
&eth0_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc011600
&eth0_ec->stat_udma[3].rfw_out_drop = 0xfc011604
&eth0_ec->stat_udma[3].msw_in_rx_pkt = 0xfc011608
&eth0_ec->stat_udma[3].msw_drop_q_full = 0xfc01160c
&eth0_ec->stat_udma[3].msw_drop_sop = 0xfc011610
&eth0_ec->stat_udma[3].msw_drop_eop = 0xfc011614
&eth0_ec->stat_udma[3].msw_wr_eop = 0xfc011618
&eth0_ec->stat_udma[3].msw_out_rx_pkt = 0xfc01161c
&eth0_ec->stat_udma[3].tso_no_tso_pkt = 0xfc011620
&eth0_ec->stat_udma[3].tso_tso_pkt = 0xfc011624
&eth0_ec->stat_udma[3].tso_seg_pkt = 0xfc011628
&eth0_ec->stat_udma[3].tso_pad_pkt = 0xfc01162c
&eth0_ec->stat_udma[3].tpm_tx_spoof = 0xfc011630
&eth0_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc011634
&eth0_ec->stat_udma[3].tmi_out_to_mac = 0xfc011638
&eth0_ec->stat_udma[3].tmi_out_to_rx = 0xfc01163c
&eth0_ec->stat_udma[3].tx_q0_bytes = 0xfc011640
&eth0_ec->stat_udma[3].tx_q1_bytes = 0xfc011644
&eth0_ec->stat_udma[3].tx_q2_bytes = 0xfc011648
&eth0_ec->stat_udma[3].tx_q3_bytes = 0xfc01164c
&eth0_ec->stat_udma[3].tx_q0_pkts = 0xfc011650
&eth0_ec->stat_udma[3].tx_q1_pkts = 0xfc011654
&eth0_ec->stat_udma[3].tx_q2_pkts = 0xfc011658
&eth0_ec->stat_udma[3].tx_q3_pkts = 0xfc01165c
&eth0_ec->stat_udma[3].tx_q4_bytes = 0xfc011660
&eth0_ec->stat_udma[3].tx_q5_bytes = 0xfc011664
&eth0_ec->stat_udma[3].tx_q6_bytes = 0xfc011668
&eth0_ec->stat_udma[3].tx_q7_bytes = 0xfc01166c
&eth0_ec->stat_udma[3].tx_q8_bytes = 0xfc011670
&eth0_ec->stat_udma[3].tx_q9_bytes = 0xfc011674
&eth0_ec->stat_udma[3].tx_q10_bytes = 0xfc011678
&eth0_ec->stat_udma[3].tx_q11_bytes = 0xfc01167c
&eth0_ec->stat_udma[3].tx_q12_bytes = 0xfc011680
&eth0_ec->stat_udma[3].tx_q13_bytes = 0xfc011684
&eth0_ec->stat_udma[3].tx_q14_bytes = 0xfc011688
&eth0_ec->stat_udma[3].tx_q15_bytes = 0xfc01168c
&eth0_ec->stat_udma[3].tx_q4_pkts = 0xfc011690
&eth0_ec->stat_udma[3].tx_q5_pkts = 0xfc011694
&eth0_ec->stat_udma[3].tx_q6_pkts = 0xfc011698
&eth0_ec->stat_udma[3].tx_q7_pkts = 0xfc01169c
&eth0_ec->stat_udma[3].tx_q8_pkts = 0xfc0116a0
&eth0_ec->stat_udma[3].tx_q9_pkts = 0xfc0116a4
&eth0_ec->stat_udma[3].tx_q10_pkts = 0xfc0116a8
&eth0_ec->stat_udma[3].tx_q11_pkts = 0xfc0116ac
&eth0_ec->stat_udma[3].tx_q12_pkts = 0xfc0116b0
&eth0_ec->stat_udma[3].tx_q13_pkts = 0xfc0116b4
&eth0_ec->stat_udma[3].tx_q14_pkts = 0xfc0116b8
&eth0_ec->stat_udma[3].tx_q15_pkts = 0xfc0116bc
&eth0_ec->msp.p_parse_cfg = 0xfc011700
&eth0_ec->msp.p_act_table_addr = 0xfc011704
&eth0_ec->msp.p_act_table_data_1 = 0xfc011708
&eth0_ec->msp.p_act_table_data_2 = 0xfc01170c
&eth0_ec->msp.p_act_table_data_3 = 0xfc011710
&eth0_ec->msp.p_act_table_data_4 = 0xfc011714
&eth0_ec->msp.p_act_table_data_5 = 0xfc011718
&eth0_ec->msp.p_act_table_data_6 = 0xfc01171c
&eth0_ec->msp.p_res_def = 0xfc011720
&eth0_ec->msp.p_res_in = 0xfc011724
&eth0_ec->msp_p[0].h_hdr_len = 0xfc011740
&eth0_ec->msp_p[1].h_hdr_len = 0xfc011744
&eth0_ec->msp_p[2].h_hdr_len = 0xfc011748
&eth0_ec->msp_p[3].h_hdr_len = 0xfc01174c
&eth0_ec->msp_p[4].h_hdr_len = 0xfc011750
&eth0_ec->msp_p[5].h_hdr_len = 0xfc011754
&eth0_ec->msp_p[6].h_hdr_len = 0xfc011758
&eth0_ec->msp_p[7].h_hdr_len = 0xfc01175c
&eth0_ec->msp_p[8].h_hdr_len = 0xfc011760
&eth0_ec->msp_p[9].h_hdr_len = 0xfc011764
&eth0_ec->msp_p[10].h_hdr_len = 0xfc011768
&eth0_ec->msp_p[11].h_hdr_len = 0xfc01176c
&eth0_ec->msp_p[12].h_hdr_len = 0xfc011770
&eth0_ec->msp_p[13].h_hdr_len = 0xfc011774
&eth0_ec->msp_p[14].h_hdr_len = 0xfc011778
&eth0_ec->msp_p[15].h_hdr_len = 0xfc01177c
&eth0_ec->msp_p[16].h_hdr_len = 0xfc011780
&eth0_ec->msp_p[17].h_hdr_len = 0xfc011784
&eth0_ec->msp_p[18].h_hdr_len = 0xfc011788
&eth0_ec->msp_p[19].h_hdr_len = 0xfc01178c
&eth0_ec->msp_p[20].h_hdr_len = 0xfc011790
&eth0_ec->msp_p[21].h_hdr_len = 0xfc011794
&eth0_ec->msp_p[22].h_hdr_len = 0xfc011798
&eth0_ec->msp_p[23].h_hdr_len = 0xfc01179c
&eth0_ec->msp_p[24].h_hdr_len = 0xfc0117a0
&eth0_ec->msp_p[25].h_hdr_len = 0xfc0117a4
&eth0_ec->msp_p[26].h_hdr_len = 0xfc0117a8
&eth0_ec->msp_p[27].h_hdr_len = 0xfc0117ac
&eth0_ec->msp_p[28].h_hdr_len = 0xfc0117b0
&eth0_ec->msp_p[29].h_hdr_len = 0xfc0117b4
&eth0_ec->msp_p[30].h_hdr_len = 0xfc0117b8
&eth0_ec->msp_p[31].h_hdr_len = 0xfc0117bc
&eth0_ec->msp_c[0].p_comp_data = 0xfc0117c0
&eth0_ec->msp_c[0].p_comp_mask = 0xfc0117c4
&eth0_ec->msp_c[0].p_comp_ctrl = 0xfc0117c8
&eth0_ec->msp_c[1].p_comp_data = 0xfc0117dc
&eth0_ec->msp_c[1].p_comp_mask = 0xfc0117e0
&eth0_ec->msp_c[1].p_comp_ctrl = 0xfc0117e4
&eth0_ec->msp_c[2].p_comp_data = 0xfc0117f8
&eth0_ec->msp_c[2].p_comp_mask = 0xfc0117fc
&eth0_ec->msp_c[2].p_comp_ctrl = 0xfc011800
&eth0_ec->msp_c[3].p_comp_data = 0xfc011814
&eth0_ec->msp_c[3].p_comp_mask = 0xfc011818
&eth0_ec->msp_c[3].p_comp_ctrl = 0xfc01181c
&eth0_ec->msp_c[4].p_comp_data = 0xfc011830
&eth0_ec->msp_c[4].p_comp_mask = 0xfc011834
&eth0_ec->msp_c[4].p_comp_ctrl = 0xfc011838
&eth0_ec->msp_c[5].p_comp_data = 0xfc01184c
&eth0_ec->msp_c[5].p_comp_mask = 0xfc011850
&eth0_ec->msp_c[5].p_comp_ctrl = 0xfc011854
&eth0_ec->msp_c[6].p_comp_data = 0xfc011868
&eth0_ec->msp_c[6].p_comp_mask = 0xfc01186c
&eth0_ec->msp_c[6].p_comp_ctrl = 0xfc011870
&eth0_ec->msp_c[7].p_comp_data = 0xfc011884
&eth0_ec->msp_c[7].p_comp_mask = 0xfc011888
&eth0_ec->msp_c[7].p_comp_ctrl = 0xfc01188c
&eth0_ec->msp_c[8].p_comp_data = 0xfc0118a0
&eth0_ec->msp_c[8].p_comp_mask = 0xfc0118a4
&eth0_ec->msp_c[8].p_comp_ctrl = 0xfc0118a8
&eth0_ec->msp_c[9].p_comp_data = 0xfc0118bc
&eth0_ec->msp_c[9].p_comp_mask = 0xfc0118c0
&eth0_ec->msp_c[9].p_comp_ctrl = 0xfc0118c4
&eth0_ec->msp_c[10].p_comp_data = 0xfc0118d8
&eth0_ec->msp_c[10].p_comp_mask = 0xfc0118dc
&eth0_ec->msp_c[10].p_comp_ctrl = 0xfc0118e0
&eth0_ec->msp_c[11].p_comp_data = 0xfc0118f4
&eth0_ec->msp_c[11].p_comp_mask = 0xfc0118f8
&eth0_ec->msp_c[11].p_comp_ctrl = 0xfc0118fc
&eth0_ec->msp_c[12].p_comp_data = 0xfc011910
&eth0_ec->msp_c[12].p_comp_mask = 0xfc011914
&eth0_ec->msp_c[12].p_comp_ctrl = 0xfc011918
&eth0_ec->msp_c[13].p_comp_data = 0xfc01192c
&eth0_ec->msp_c[13].p_comp_mask = 0xfc011930
&eth0_ec->msp_c[13].p_comp_ctrl = 0xfc011934
&eth0_ec->msp_c[14].p_comp_data = 0xfc011948
&eth0_ec->msp_c[14].p_comp_mask = 0xfc01194c
&eth0_ec->msp_c[14].p_comp_ctrl = 0xfc011950
&eth0_ec->msp_c[15].p_comp_data = 0xfc011964
&eth0_ec->msp_c[15].p_comp_mask = 0xfc011968
&eth0_ec->msp_c[15].p_comp_ctrl = 0xfc01196c
&eth0_ec->msp_c[16].p_comp_data = 0xfc011980
&eth0_ec->msp_c[16].p_comp_mask = 0xfc011984
&eth0_ec->msp_c[16].p_comp_ctrl = 0xfc011988
&eth0_ec->msp_c[17].p_comp_data = 0xfc01199c
&eth0_ec->msp_c[17].p_comp_mask = 0xfc0119a0
&eth0_ec->msp_c[17].p_comp_ctrl = 0xfc0119a4
&eth0_ec->msp_c[18].p_comp_data = 0xfc0119b8
&eth0_ec->msp_c[18].p_comp_mask = 0xfc0119bc
&eth0_ec->msp_c[18].p_comp_ctrl = 0xfc0119c0
&eth0_ec->msp_c[19].p_comp_data = 0xfc0119d4
&eth0_ec->msp_c[19].p_comp_mask = 0xfc0119d8
&eth0_ec->msp_c[19].p_comp_ctrl = 0xfc0119dc
&eth0_ec->msp_c[20].p_comp_data = 0xfc0119f0
&eth0_ec->msp_c[20].p_comp_mask = 0xfc0119f4
&eth0_ec->msp_c[20].p_comp_ctrl = 0xfc0119f8
&eth0_ec->msp_c[21].p_comp_data = 0xfc011a0c
&eth0_ec->msp_c[21].p_comp_mask = 0xfc011a10
&eth0_ec->msp_c[21].p_comp_ctrl = 0xfc011a14
&eth0_ec->msp_c[22].p_comp_data = 0xfc011a28
&eth0_ec->msp_c[22].p_comp_mask = 0xfc011a2c
&eth0_ec->msp_c[22].p_comp_ctrl = 0xfc011a30
&eth0_ec->msp_c[23].p_comp_data = 0xfc011a44
&eth0_ec->msp_c[23].p_comp_mask = 0xfc011a48
&eth0_ec->msp_c[23].p_comp_ctrl = 0xfc011a4c
&eth0_ec->msp_c[24].p_comp_data = 0xfc011a60
&eth0_ec->msp_c[24].p_comp_mask = 0xfc011a64
&eth0_ec->msp_c[24].p_comp_ctrl = 0xfc011a68
&eth0_ec->msp_c[25].p_comp_data = 0xfc011a7c
&eth0_ec->msp_c[25].p_comp_mask = 0xfc011a80
&eth0_ec->msp_c[25].p_comp_ctrl = 0xfc011a84
&eth0_ec->msp_c[26].p_comp_data = 0xfc011a98
&eth0_ec->msp_c[26].p_comp_mask = 0xfc011a9c
&eth0_ec->msp_c[26].p_comp_ctrl = 0xfc011aa0
&eth0_ec->msp_c[27].p_comp_data = 0xfc011ab4
&eth0_ec->msp_c[27].p_comp_mask = 0xfc011ab8
&eth0_ec->msp_c[27].p_comp_ctrl = 0xfc011abc
&eth0_ec->msp_c[28].p_comp_data = 0xfc011ad0
&eth0_ec->msp_c[28].p_comp_mask = 0xfc011ad4
&eth0_ec->msp_c[28].p_comp_ctrl = 0xfc011ad8
&eth0_ec->msp_c[29].p_comp_data = 0xfc011aec
&eth0_ec->msp_c[29].p_comp_mask = 0xfc011af0
&eth0_ec->msp_c[29].p_comp_ctrl = 0xfc011af4
&eth0_ec->msp_c[30].p_comp_data = 0xfc011b08
&eth0_ec->msp_c[30].p_comp_mask = 0xfc011b0c
&eth0_ec->msp_c[30].p_comp_ctrl = 0xfc011b10
&eth0_ec->msp_c[31].p_comp_data = 0xfc011b24
&eth0_ec->msp_c[31].p_comp_mask = 0xfc011b28
&eth0_ec->msp_c[31].p_comp_ctrl = 0xfc011b2c
&eth0_ec->crce.gen_cfg = 0xfc011b60
&eth0_ec->wol.wol_en = 0xfc011b80
&eth0_ec->wol.magic_pswd_l = 0xfc011b84
&eth0_ec->wol.magic_pswd_h = 0xfc011b88
&eth0_ec->wol.ipv6_dip_word0 = 0xfc011b8c
&eth0_ec->wol.ipv6_dip_word1 = 0xfc011b90
&eth0_ec->wol.ipv6_dip_word2 = 0xfc011b94
&eth0_ec->wol.ipv6_dip_word3 = 0xfc011b98
&eth0_ec->wol.ipv4_dip = 0xfc011b9c
&eth0_ec->wol.ethertype = 0xfc011ba0
&eth0_ec->int_ctrl_mem[0] = 0xfc011c00
&eth0_ec->int_ctrl_mem[1] = 0xfc011c04
&eth0_ec->int_ctrl_mem[2] = 0xfc011c08
&eth0_ec->int_ctrl_mem[3] = 0xfc011c0c
&eth0_ec->int_ctrl_mem[4] = 0xfc011c10
&eth0_ec->int_ctrl_mem[5] = 0xfc011c14
&eth0_ec->int_ctrl_mem[6] = 0xfc011c18
&eth0_ec->int_ctrl_mem[7] = 0xfc011c1c
&eth0_ec->int_ctrl_mem[8] = 0xfc011c20
&eth0_ec->int_ctrl_mem[9] = 0xfc011c24
&eth0_ec->int_ctrl_mem[10] = 0xfc011c28
&eth0_ec->int_ctrl_mem[11] = 0xfc011c2c
&eth0_ec->int_ctrl_mem[12] = 0xfc011c30
&eth0_ec->int_ctrl_mem[13] = 0xfc011c34
&eth0_ec->int_ctrl_mem[14] = 0xfc011c38
&eth0_ec->int_ctrl_mem[15] = 0xfc011c3c
&eth0_ec->int_ctrl_mem[16] = 0xfc011c40
&eth0_ec->int_ctrl_mem[17] = 0xfc011c44
&eth0_ec->int_ctrl_mem[18] = 0xfc011c48
&eth0_ec->int_ctrl_mem[19] = 0xfc011c4c
&eth0_ec->int_ctrl_mem[20] = 0xfc011c50
&eth0_ec->int_ctrl_mem[21] = 0xfc011c54
&eth0_ec->int_ctrl_mem[22] = 0xfc011c58
&eth0_ec->int_ctrl_mem[23] = 0xfc011c5c
&eth0_ec->int_ctrl_mem[24] = 0xfc011c60
&eth0_ec->int_ctrl_mem[25] = 0xfc011c64
&eth0_ec->int_ctrl_mem[26] = 0xfc011c68
&eth0_ec->int_ctrl_mem[27] = 0xfc011c6c
&eth0_ec->int_ctrl_mem[28] = 0xfc011c70
&eth0_ec->int_ctrl_mem[29] = 0xfc011c74
&eth0_ec->int_ctrl_mem[30] = 0xfc011c78
&eth0_ec->int_ctrl_mem[31] = 0xfc011c7c
&eth0_ec->int_ctrl_mem[32] = 0xfc011c80
&eth0_ec->int_ctrl_mem[33] = 0xfc011c84
&eth0_ec->int_ctrl_mem[34] = 0xfc011c88
&eth0_ec->int_ctrl_mem[35] = 0xfc011c8c
&eth0_ec->int_ctrl_mem[36] = 0xfc011c90
&eth0_ec->int_ctrl_mem[37] = 0xfc011c94
&eth0_ec->int_ctrl_mem[38] = 0xfc011c98
&eth0_ec->int_ctrl_mem[39] = 0xfc011c9c
&eth0_ec->int_ctrl_mem[40] = 0xfc011ca0
&eth0_ec->int_ctrl_mem[41] = 0xfc011ca4
&eth0_ec->int_ctrl_mem[42] = 0xfc011ca8
&eth0_ec->int_ctrl_mem[43] = 0xfc011cac
&eth0_ec->int_ctrl_mem[44] = 0xfc011cb0
&eth0_ec->int_ctrl_mem[45] = 0xfc011cb4
&eth0_ec->int_ctrl_mem[46] = 0xfc011cb8
&eth0_ec->int_ctrl_mem[47] = 0xfc011cbc
&eth0_ec->int_ctrl_mem[48] = 0xfc011cc0
&eth0_ec->int_ctrl_mem[49] = 0xfc011cc4
&eth0_ec->int_ctrl_mem[50] = 0xfc011cc8
&eth0_ec->int_ctrl_mem[51] = 0xfc011ccc
&eth0_ec->int_ctrl_mem[52] = 0xfc011cd0
&eth0_ec->int_ctrl_mem[53] = 0xfc011cd4
&eth0_ec->int_ctrl_mem[54] = 0xfc011cd8
&eth0_ec->int_ctrl_mem[55] = 0xfc011cdc
&eth0_ec->int_ctrl_mem[56] = 0xfc011ce0
&eth0_ec->int_ctrl_mem[57] = 0xfc011ce4
&eth0_ec->int_ctrl_mem[58] = 0xfc011ce8
&eth0_ec->int_ctrl_mem[59] = 0xfc011cec
&eth0_ec->int_ctrl_mem[60] = 0xfc011cf0
&eth0_ec->int_ctrl_mem[61] = 0xfc011cf4
&eth0_ec->int_ctrl_mem[62] = 0xfc011cf8
&eth0_ec->int_ctrl_mem[63] = 0xfc011cfc
&eth0_ec->pth.system_time_seconds = 0xfc011d00
&eth0_ec->pth.system_time_subseconds_msb = 0xfc011d04
&eth0_ec->pth.system_time_subseconds_lsb = 0xfc011d08
&eth0_ec->pth.clock_period_msb = 0xfc011d0c
&eth0_ec->pth.clock_period_lsb = 0xfc011d10
&eth0_ec->pth.int_update_ctrl = 0xfc011d14
&eth0_ec->pth.int_update_seconds = 0xfc011d18
&eth0_ec->pth.int_update_subseconds_msb = 0xfc011d1c
&eth0_ec->pth.int_update_subseconds_lsb = 0xfc011d20
&eth0_ec->pth.ext_update_ctrl = 0xfc011d24
&eth0_ec->pth.ext_update_seconds = 0xfc011d28
&eth0_ec->pth.ext_update_subseconds_msb = 0xfc011d2c
&eth0_ec->pth.ext_update_subseconds_lsb = 0xfc011d30
&eth0_ec->pth.read_compensation_subseconds_msb = 0xfc011d34
&eth0_ec->pth.read_compensation_subseconds_lsb = 0xfc011d38
&eth0_ec->pth.int_write_compensation_subseconds_msb = 0xfc011d3c
&eth0_ec->pth.int_write_compensation_subseconds_lsb = 0xfc011d40
&eth0_ec->pth.ext_write_compensation_subseconds_msb = 0xfc011d44
&eth0_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc011d48
&eth0_ec->pth.sync_compensation_subseconds_msb = 0xfc011d4c
&eth0_ec->pth.sync_compensation_subseconds_lsb = 0xfc011d50
&eth0_ec->pth.nanosec_align = 0xfc011d54
&eth0_ec->pth_egress[0].trigger_ctrl = 0xfc011d80
&eth0_ec->pth_egress[0].trigger_seconds = 0xfc011d84
&eth0_ec->pth_egress[0].trigger_subseconds_msb = 0xfc011d88
&eth0_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc011d8c
&eth0_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc011d90
&eth0_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc011d94
&eth0_ec->pth_egress[1].trigger_ctrl = 0xfc011da0
&eth0_ec->pth_egress[1].trigger_seconds = 0xfc011da4
&eth0_ec->pth_egress[1].trigger_subseconds_msb = 0xfc011da8
&eth0_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc011dac
&eth0_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc011db0
&eth0_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc011db4
&eth0_ec->pth_egress[2].trigger_ctrl = 0xfc011dc0
&eth0_ec->pth_egress[2].trigger_seconds = 0xfc011dc4
&eth0_ec->pth_egress[2].trigger_subseconds_msb = 0xfc011dc8
&eth0_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc011dcc
&eth0_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc011dd0
&eth0_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc011dd4
&eth0_ec->pth_egress[3].trigger_ctrl = 0xfc011de0
&eth0_ec->pth_egress[3].trigger_seconds = 0xfc011de4
&eth0_ec->pth_egress[3].trigger_subseconds_msb = 0xfc011de8
&eth0_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc011dec
&eth0_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc011df0
&eth0_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc011df4
&eth0_ec->pth_egress[4].trigger_ctrl = 0xfc011e00
&eth0_ec->pth_egress[4].trigger_seconds = 0xfc011e04
&eth0_ec->pth_egress[4].trigger_subseconds_msb = 0xfc011e08
&eth0_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc011e0c
&eth0_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc011e10
&eth0_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc011e14
&eth0_ec->pth_egress[5].trigger_ctrl = 0xfc011e20
&eth0_ec->pth_egress[5].trigger_seconds = 0xfc011e24
&eth0_ec->pth_egress[5].trigger_subseconds_msb = 0xfc011e28
&eth0_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc011e2c
&eth0_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc011e30
&eth0_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc011e34
&eth0_ec->pth_egress[6].trigger_ctrl = 0xfc011e40
&eth0_ec->pth_egress[6].trigger_seconds = 0xfc011e44
&eth0_ec->pth_egress[6].trigger_subseconds_msb = 0xfc011e48
&eth0_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc011e4c
&eth0_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc011e50
&eth0_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc011e54
&eth0_ec->pth_egress[7].trigger_ctrl = 0xfc011e60
&eth0_ec->pth_egress[7].trigger_seconds = 0xfc011e64
&eth0_ec->pth_egress[7].trigger_subseconds_msb = 0xfc011e68
&eth0_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc011e6c
&eth0_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc011e70
&eth0_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc011e74
&eth0_ec->pth_db[0].ts = 0xfc011e80
&eth0_ec->pth_db[0].qual = 0xfc011e84
&eth0_ec->pth_db[1].ts = 0xfc011e98
&eth0_ec->pth_db[1].qual = 0xfc011e9c
&eth0_ec->pth_db[2].ts = 0xfc011eb0
&eth0_ec->pth_db[2].qual = 0xfc011eb4
&eth0_ec->pth_db[3].ts = 0xfc011ec8
&eth0_ec->pth_db[3].qual = 0xfc011ecc
&eth0_ec->pth_db[4].ts = 0xfc011ee0
&eth0_ec->pth_db[4].qual = 0xfc011ee4
&eth0_ec->pth_db[5].ts = 0xfc011ef8
&eth0_ec->pth_db[5].qual = 0xfc011efc
&eth0_ec->pth_db[6].ts = 0xfc011f10
&eth0_ec->pth_db[6].qual = 0xfc011f14
&eth0_ec->pth_db[7].ts = 0xfc011f28
&eth0_ec->pth_db[7].qual = 0xfc011f2c
&eth0_ec->pth_db[8].ts = 0xfc011f40
&eth0_ec->pth_db[8].qual = 0xfc011f44
&eth0_ec->pth_db[9].ts = 0xfc011f58
&eth0_ec->pth_db[9].qual = 0xfc011f5c
&eth0_ec->pth_db[10].ts = 0xfc011f70
&eth0_ec->pth_db[10].qual = 0xfc011f74
&eth0_ec->pth_db[11].ts = 0xfc011f88
&eth0_ec->pth_db[11].qual = 0xfc011f8c
&eth0_ec->pth_db[12].ts = 0xfc011fa0
&eth0_ec->pth_db[12].qual = 0xfc011fa4
&eth0_ec->pth_db[13].ts = 0xfc011fb8
&eth0_ec->pth_db[13].qual = 0xfc011fbc
&eth0_ec->pth_db[14].ts = 0xfc011fd0
&eth0_ec->pth_db[14].qual = 0xfc011fd4
&eth0_ec->pth_db[15].ts = 0xfc011fe8
&eth0_ec->pth_db[15].qual = 0xfc011fec
&eth0_ec->gen_v3.bypass = 0xfc012680
&eth0_ec->gen_v3.rx_comp_desc = 0xfc012684
&eth0_ec->gen_v3.conf = 0xfc012688
&eth0_ec->gen_v3.tpm = 0xfc01268c
&eth0_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc012690
&eth0_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc012694
&eth0_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc012698
&eth0_ec->tfw_v3.tx_gpd_cam_addr = 0xfc0126c0
&eth0_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc0126c4
&eth0_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc0126c8
&eth0_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc0126cc
&eth0_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc0126d0
&eth0_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc0126d4
&eth0_ec->tfw_v3.tx_gcp_legacy = 0xfc0126d8
&eth0_ec->tfw_v3.tx_gcp_table_addr = 0xfc0126dc
&eth0_ec->tfw_v3.tx_gcp_table_gen = 0xfc0126e0
&eth0_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc0126e4
&eth0_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc0126e8
&eth0_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc0126ec
&eth0_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc0126f0
&eth0_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc0126f4
&eth0_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc0126f8
&eth0_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc0126fc
&eth0_ec->tfw_v3.tx_gcp_table_res = 0xfc012700
&eth0_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc012704
&eth0_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc012708
&eth0_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc01270c
&eth0_ec->tfw_v3.crc_csum_replace = 0xfc012710
&eth0_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc012714
&eth0_ec->tfw_v3.crc_csum_replace_table = 0xfc012718
&eth0_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc01271c
&eth0_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc012720
&eth0_ec->rfw_v3.rx_gpd_cam_addr = 0xfc012740
&eth0_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc012744
&eth0_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc012748
&eth0_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc01274c
&eth0_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc012750
&eth0_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc012754
&eth0_ec->rfw_v3.gpd_p1 = 0xfc012758
&eth0_ec->rfw_v3.gpd_p2 = 0xfc01275c
&eth0_ec->rfw_v3.gpd_p3 = 0xfc012760
&eth0_ec->rfw_v3.gpd_p4 = 0xfc012764
&eth0_ec->rfw_v3.gpd_p5 = 0xfc012768
&eth0_ec->rfw_v3.gpd_p6 = 0xfc01276c
&eth0_ec->rfw_v3.gpd_p7 = 0xfc012770
&eth0_ec->rfw_v3.gpd_p8 = 0xfc012774
&eth0_ec->rfw_v3.rx_gcp_legacy = 0xfc012778
&eth0_ec->rfw_v3.rx_gcp_table_addr = 0xfc01277c
&eth0_ec->rfw_v3.rx_gcp_table_gen = 0xfc012780
&eth0_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc012784
&eth0_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc012788
&eth0_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc01278c
&eth0_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc012790
&eth0_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc012794
&eth0_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc012798
&eth0_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc01279c
&eth0_ec->rfw_v3.rx_gcp_table_res = 0xfc0127a0
&eth0_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc0127a4
&eth0_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc0127a8
&eth0_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc0127ac
&eth0_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc0127b0
&eth0_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc0127b4
&eth0_ec->rfw_v3.hs_ctrl_table_addr = 0xfc0127b8
&eth0_ec->rfw_v3.hs_ctrl_table = 0xfc0127bc
&eth0_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc0127c0
&eth0_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc0127c4
&eth0_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc0127c8
&eth0_ec->rfw_v3.hs_ctrl_cfg = 0xfc0127cc
&eth0_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc0127d0
&eth0_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc0127d4
&eth0_ec->rfw_v3.rfw_gen_cfg = 0xfc0127d8
&eth0_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc0127dc
&eth0_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc0127e0
&eth0_ec->crypto.tx_config = 0xfc012840
&eth0_ec->crypto.rx_config = 0xfc012844
&eth0_ec->crypto.tx_override = 0xfc012848
&eth0_ec->crypto.rx_override = 0xfc01284c
&eth0_ec->crypto.xts_alpha_1 = 0xfc012850
&eth0_ec->crypto.xts_alpha_2 = 0xfc012854
&eth0_ec->crypto.xts_alpha_3 = 0xfc012858
&eth0_ec->crypto.xts_alpha_4 = 0xfc01285c
&eth0_ec->crypto.xts_sector_id_1 = 0xfc012860
&eth0_ec->crypto.xts_sector_id_2 = 0xfc012864
&eth0_ec->crypto.xts_sector_id_3 = 0xfc012868
&eth0_ec->crypto.xts_sector_id_4 = 0xfc01286c
&eth0_ec->crypto.tx_enc_iv_construction = 0xfc012870
&eth0_ec->crypto.rx_enc_iv_construction = 0xfc012874
&eth0_ec->crypto.rx_enc_iv_map = 0xfc012878
&eth0_ec->crypto.tx_pkt_trim_len = 0xfc01287c
&eth0_ec->crypto.rx_pkt_trim_len = 0xfc012880
&eth0_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc0128c0
&eth0_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc0128c4
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc0128c8
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc0128cc
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc0128d0
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc0128d4
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc0128d8
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc0128dc
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc0128e0
&eth0_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc0128e4
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc0128e8
&eth0_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc0128ec
&eth0_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc0128f0
&eth0_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc0128f4
&eth0_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc0128f8
&eth0_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc0128fc
&eth0_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc012900
&eth0_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc012904
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc012908
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc01290c
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc012910
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc012914
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc012918
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc01291c
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc012920
&eth0_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc012924
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc012928
&eth0_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc01292c
&eth0_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc012930
&eth0_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc012934
&eth0_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc012938
&eth0_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc01293c
&eth0_ec->crypto_tx_tid[0].def_val = 0xfc012a00
&eth0_ec->crypto_tx_tid[1].def_val = 0xfc012a04
&eth0_ec->crypto_tx_tid[2].def_val = 0xfc012a08
&eth0_ec->crypto_tx_tid[3].def_val = 0xfc012a0c
&eth0_ec->crypto_tx_tid[4].def_val = 0xfc012a10
&eth0_ec->crypto_tx_tid[5].def_val = 0xfc012a14
&eth0_ec->crypto_tx_tid[6].def_val = 0xfc012a18
&eth0_ec->crypto_tx_tid[7].def_val = 0xfc012a1c
&eth0_ec->pn_remap.table_addr = 0xfc012a60
&eth0_ec->pn_remap.table_data = 0xfc012a64
&eth0_ec->tmi_fwd_table.addr = 0xfc012a80
&eth0_ec->tmi_fwd_table.fields = 0xfc012a84
&eth0_ec->tmi_fwd_table.fields_ignore = 0xfc012a90
&eth0_ec->tmi_fwd_table.stream_info_fields = 0xfc012ac0
&eth0_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc012ac4
&eth0_ec->tmi_fwd_table.cfg = 0xfc012ac8
&eth0_ec->rfw_v4_udma_select[0].port_map = 0xfc012b00
&eth0_ec->rfw_v4_udma_select[1].port_map = 0xfc012b04
&eth0_ec->rfw_v4_udma_select[2].port_map = 0xfc012b08
&eth0_ec->rfw_v4_udma_select[3].port_map = 0xfc012b0c
&eth0_ec->rfw_v4_udma_select[4].port_map = 0xfc012b10
&eth0_ec->rfw_v4_udma_select[5].port_map = 0xfc012b14
&eth0_ec->rfw_v4_udma_select[6].port_map = 0xfc012b18
&eth0_ec->rfw_v4_udma_select[7].port_map = 0xfc012b1c
&eth0_ec->rfw_v4_udma_select[8].port_map = 0xfc012b20
&eth0_ec->rfw_v4_udma_select[9].port_map = 0xfc012b24
&eth0_ec->rfw_v4_udma_select[10].port_map = 0xfc012b28
&eth0_ec->rfw_v4_udma_select[11].port_map = 0xfc012b2c
&eth0_ec->rfw_v4_udma_select[12].port_map = 0xfc012b30
&eth0_ec->rfw_v4_udma_select[13].port_map = 0xfc012b34
&eth0_ec->rfw_v4_udma_select[14].port_map = 0xfc012b38
&eth0_ec->rfw_v4_udma_select[15].port_map = 0xfc012b3c
&eth0_ec->rfw_v4_udma_select[16].port_map = 0xfc012b40
&eth0_ec->rfw_v4_udma_select[17].port_map = 0xfc012b44
&eth0_ec->rfw_v4_udma_select[18].port_map = 0xfc012b48
&eth0_ec->rfw_v4_udma_select[19].port_map = 0xfc012b4c
&eth0_ec->rfw_v4_udma_select[20].port_map = 0xfc012b50
&eth0_ec->rfw_v4_udma_select[21].port_map = 0xfc012b54
&eth0_ec->rfw_v4_udma_select[22].port_map = 0xfc012b58
&eth0_ec->rfw_v4_udma_select[23].port_map = 0xfc012b5c
&eth0_ec->rfw_v4_udma_select[24].port_map = 0xfc012b60
&eth0_ec->rfw_v4_udma_select[25].port_map = 0xfc012b64
&eth0_ec->rfw_v4_udma_select[26].port_map = 0xfc012b68
&eth0_ec->rfw_v4_udma_select[27].port_map = 0xfc012b6c
&eth0_ec->rfw_v4_udma_select[28].port_map = 0xfc012b70
&eth0_ec->rfw_v4_udma_select[29].port_map = 0xfc012b74
&eth0_ec->rfw_v4_udma_select[30].port_map = 0xfc012b78
&eth0_ec->rfw_v4_udma_select[31].port_map = 0xfc012b7c
&eth0_ec->rfw_v4_udma_select[32].port_map = 0xfc012b80
&eth0_ec->rfw_v4_udma_select[33].port_map = 0xfc012b84
&eth0_ec->rfw_v4_udma_select[34].port_map = 0xfc012b88
&eth0_ec->rfw_v4_udma_select[35].port_map = 0xfc012b8c
&eth0_ec->rfw_v4_udma_select[36].port_map = 0xfc012b90
&eth0_ec->rfw_v4_udma_select[37].port_map = 0xfc012b94
&eth0_ec->rfw_v4_udma_select[38].port_map = 0xfc012b98
&eth0_ec->rfw_v4_udma_select[39].port_map = 0xfc012b9c
&eth0_ec->rfw_v4_udma_select[40].port_map = 0xfc012ba0
&eth0_ec->rfw_v4_udma_select[41].port_map = 0xfc012ba4
&eth0_ec->rfw_v4_udma_select[42].port_map = 0xfc012ba8
&eth0_ec->rfw_v4_udma_select[43].port_map = 0xfc012bac
&eth0_ec->rfw_v4_udma_select[44].port_map = 0xfc012bb0
&eth0_ec->rfw_v4_udma_select[45].port_map = 0xfc012bb4
&eth0_ec->rfw_v4_udma_select[46].port_map = 0xfc012bb8
&eth0_ec->rfw_v4_udma_select[47].port_map = 0xfc012bbc
&eth0_ec->rfw_v4_udma_select[48].port_map = 0xfc012bc0
&eth0_ec->rfw_v4_udma_select[49].port_map = 0xfc012bc4
&eth0_ec->rfw_v4_udma_select[50].port_map = 0xfc012bc8
&eth0_ec->rfw_v4_udma_select[51].port_map = 0xfc012bcc
&eth0_ec->rfw_v4_udma_select[52].port_map = 0xfc012bd0
&eth0_ec->rfw_v4_udma_select[53].port_map = 0xfc012bd4
&eth0_ec->rfw_v4_udma_select[54].port_map = 0xfc012bd8
&eth0_ec->rfw_v4_udma_select[55].port_map = 0xfc012bdc
&eth0_ec->rfw_v4_udma_select[56].port_map = 0xfc012be0
&eth0_ec->rfw_v4_udma_select[57].port_map = 0xfc012be4
&eth0_ec->rfw_v4_udma_select[58].port_map = 0xfc012be8
&eth0_ec->rfw_v4_udma_select[59].port_map = 0xfc012bec
&eth0_ec->rfw_v4_udma_select[60].port_map = 0xfc012bf0
&eth0_ec->rfw_v4_udma_select[61].port_map = 0xfc012bf4
&eth0_ec->rfw_v4_udma_select[62].port_map = 0xfc012bf8
&eth0_ec->rfw_v4_udma_select[63].port_map = 0xfc012bfc
&eth0_ec->rfw_v4.udma_select = 0xfc012c00
&eth0_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc012c04
&eth0_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc012c08
&eth0_ec->rfw_v4.data_fifo_depth = 0xfc012c0c
&eth0_ec->crc[0].v4_tx_gcp_table_addr = 0xfc012c80
&eth0_ec->crc[0].v4_tx_gcp_table_gen = 0xfc012c84
&eth0_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc012c88
&eth0_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc012c8c
&eth0_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc012c90
&eth0_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc012c94
&eth0_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc012c98
&eth0_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc012c9c
&eth0_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc012ca0
&eth0_ec->crc[0].v4_tx_gcp_table_res = 0xfc012ca4
&eth0_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc012ca8
&eth0_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc012cac
&eth0_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc012cb0
&eth0_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc012cb4
&eth0_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc012cb8
&eth0_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc012cbc
&eth0_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc012cc0
&eth0_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc012cc4
&eth0_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc012cc8
&eth0_ec->crc[0].v4_rx_gcp_table_addr = 0xfc012ccc
&eth0_ec->crc[0].v4_rx_gcp_table_gen = 0xfc012cd0
&eth0_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc012cd4
&eth0_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc012cd8
&eth0_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc012cdc
&eth0_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc012ce0
&eth0_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc012ce4
&eth0_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc012ce8
&eth0_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc012cec
&eth0_ec->crc[0].v4_rx_gcp_table_res = 0xfc012cf0
&eth0_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc012cf4
&eth0_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc012cf8
&eth0_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc012cfc
&eth0_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc012d00
&eth0_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc012d04
&eth0_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc012d08
&eth0_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc012d0c
&eth0_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc012d10
&eth0_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc012d14
&eth0_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc012d18
&eth0_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc012d1c
&eth0_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc012d20
&eth0_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc012d24
&eth0_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc012d28
&eth0_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc012d2c
&eth0_ec->crc[0].v4_tx_gcp_alu_const = 0xfc012d30
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc012d34
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc012d38
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc012d3c
&eth0_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc012d40
&eth0_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc012d44
&eth0_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc012d48
&eth0_ec->crc[0].v4_rx_gcp_alu_const = 0xfc012d4c
&eth0_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc012d50
&eth0_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc012d54
&eth0_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc012d58
&eth0_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc012d5c
&eth0_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc012d60
&eth0_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc012d64
&eth0_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc012d68
&eth0_ec->crc[1].v4_tx_gcp_table_addr = 0xfc012d80
&eth0_ec->crc[1].v4_tx_gcp_table_gen = 0xfc012d84
&eth0_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc012d88
&eth0_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc012d8c
&eth0_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc012d90
&eth0_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc012d94
&eth0_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc012d98
&eth0_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc012d9c
&eth0_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc012da0
&eth0_ec->crc[1].v4_tx_gcp_table_res = 0xfc012da4
&eth0_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc012da8
&eth0_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc012dac
&eth0_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc012db0
&eth0_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc012db4
&eth0_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc012db8
&eth0_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc012dbc
&eth0_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc012dc0
&eth0_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc012dc4
&eth0_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc012dc8
&eth0_ec->crc[1].v4_rx_gcp_table_addr = 0xfc012dcc
&eth0_ec->crc[1].v4_rx_gcp_table_gen = 0xfc012dd0
&eth0_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc012dd4
&eth0_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc012dd8
&eth0_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc012ddc
&eth0_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc012de0
&eth0_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc012de4
&eth0_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc012de8
&eth0_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc012dec
&eth0_ec->crc[1].v4_rx_gcp_table_res = 0xfc012df0
&eth0_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc012df4
&eth0_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc012df8
&eth0_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc012dfc
&eth0_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc012e00
&eth0_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc012e04
&eth0_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc012e08
&eth0_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc012e0c
&eth0_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc012e10
&eth0_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc012e14
&eth0_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc012e18
&eth0_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc012e1c
&eth0_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc012e20
&eth0_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc012e24
&eth0_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc012e28
&eth0_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc012e2c
&eth0_ec->crc[1].v4_tx_gcp_alu_const = 0xfc012e30
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc012e34
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc012e38
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc012e3c
&eth0_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc012e40
&eth0_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc012e44
&eth0_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc012e48
&eth0_ec->crc[1].v4_rx_gcp_alu_const = 0xfc012e4c
&eth0_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc012e50
&eth0_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc012e54
&eth0_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc012e58
&eth0_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc012e5c
&eth0_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc012e60
&eth0_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc012e64
&eth0_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc012e68
&eth0_ec->crc[2].v4_tx_gcp_table_addr = 0xfc012e80
&eth0_ec->crc[2].v4_tx_gcp_table_gen = 0xfc012e84
&eth0_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc012e88
&eth0_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc012e8c
&eth0_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc012e90
&eth0_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc012e94
&eth0_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc012e98
&eth0_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc012e9c
&eth0_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc012ea0
&eth0_ec->crc[2].v4_tx_gcp_table_res = 0xfc012ea4
&eth0_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc012ea8
&eth0_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc012eac
&eth0_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc012eb0
&eth0_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc012eb4
&eth0_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc012eb8
&eth0_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc012ebc
&eth0_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc012ec0
&eth0_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc012ec4
&eth0_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc012ec8
&eth0_ec->crc[2].v4_rx_gcp_table_addr = 0xfc012ecc
&eth0_ec->crc[2].v4_rx_gcp_table_gen = 0xfc012ed0
&eth0_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc012ed4
&eth0_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc012ed8
&eth0_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc012edc
&eth0_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc012ee0
&eth0_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc012ee4
&eth0_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc012ee8
&eth0_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc012eec
&eth0_ec->crc[2].v4_rx_gcp_table_res = 0xfc012ef0
&eth0_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc012ef4
&eth0_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc012ef8
&eth0_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc012efc
&eth0_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc012f00
&eth0_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc012f04
&eth0_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc012f08
&eth0_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc012f0c
&eth0_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc012f10
&eth0_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc012f14
&eth0_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc012f18
&eth0_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc012f1c
&eth0_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc012f20
&eth0_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc012f24
&eth0_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc012f28
&eth0_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc012f2c
&eth0_ec->crc[2].v4_tx_gcp_alu_const = 0xfc012f30
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc012f34
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc012f38
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc012f3c
&eth0_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc012f40
&eth0_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc012f44
&eth0_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc012f48
&eth0_ec->crc[2].v4_rx_gcp_alu_const = 0xfc012f4c
&eth0_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc012f50
&eth0_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc012f54
&eth0_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc012f58
&eth0_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc012f5c
&eth0_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc012f60
&eth0_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc012f64
&eth0_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc012f68
&eth0_ec->crc[3].v4_tx_gcp_table_addr = 0xfc012f80
&eth0_ec->crc[3].v4_tx_gcp_table_gen = 0xfc012f84
&eth0_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc012f88
&eth0_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc012f8c
&eth0_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc012f90
&eth0_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc012f94
&eth0_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc012f98
&eth0_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc012f9c
&eth0_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc012fa0
&eth0_ec->crc[3].v4_tx_gcp_table_res = 0xfc012fa4
&eth0_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc012fa8
&eth0_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc012fac
&eth0_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc012fb0
&eth0_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc012fb4
&eth0_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc012fb8
&eth0_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc012fbc
&eth0_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc012fc0
&eth0_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc012fc4
&eth0_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc012fc8
&eth0_ec->crc[3].v4_rx_gcp_table_addr = 0xfc012fcc
&eth0_ec->crc[3].v4_rx_gcp_table_gen = 0xfc012fd0
&eth0_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc012fd4
&eth0_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc012fd8
&eth0_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc012fdc
&eth0_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc012fe0
&eth0_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc012fe4
&eth0_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc012fe8
&eth0_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc012fec
&eth0_ec->crc[3].v4_rx_gcp_table_res = 0xfc012ff0
&eth0_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc012ff4
&eth0_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc012ff8
&eth0_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc012ffc
&eth0_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc013000
&eth0_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc013004
&eth0_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc013008
&eth0_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc01300c
&eth0_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc013010
&eth0_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc013014
&eth0_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc013018
&eth0_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc01301c
&eth0_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc013020
&eth0_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc013024
&eth0_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc013028
&eth0_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc01302c
&eth0_ec->crc[3].v4_tx_gcp_alu_const = 0xfc013030
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc013034
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc013038
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc01303c
&eth0_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc013040
&eth0_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc013044
&eth0_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc013048
&eth0_ec->crc[3].v4_rx_gcp_alu_const = 0xfc01304c
&eth0_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc013050
&eth0_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc013054
&eth0_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc013058
&eth0_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc01305c
&eth0_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc013060
&eth0_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc013064
&eth0_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc013068
&eth0_ec->crc_extended.mask_table_addr = 0xfc013080
&eth0_ec->crc_extended.mask_table_1 = 0xfc013084
&eth0_ec->crc_extended.mask_table_2 = 0xfc013088
&eth0_ec->crc_extended.mask_table_3 = 0xfc01308c
&eth0_ec->crc_extended.mask_table_4 = 0xfc013090
&eth0_ec->crc_extended.mask_table_5 = 0xfc013094
&eth0_ec->crc_extended.mask_table_6 = 0xfc013098
&eth0_ec->crc_extended.mask_table_7 = 0xfc01309c
&eth0_ec->crc_extended.mask_table_8 = 0xfc0130a0
&eth0_ec->crc_extended.mask_table_9 = 0xfc0130a4
&eth0_ec->crc_extended.mask_table_10 = 0xfc0130a8
&eth0_ec->crc_extended.mask_table_11 = 0xfc0130ac
&eth0_ec->crc_extended.mask_table_12 = 0xfc0130b0
&eth0_ec->crc_extended.mask_table_13 = 0xfc0130b4
&eth0_ec->crc_extended.mask_table_14 = 0xfc0130b8
&eth0_ec->crc_extended.mask_table_15 = 0xfc0130bc
&eth0_ec->crc_extended.mask_table_16 = 0xfc0130c0
&eth0_ec->crc_extended.rx_protocol_control_table_addr = 0xfc0130c4
&eth0_ec->crc_extended.rx_protocol_control_table_1 = 0xfc0130c8
&eth0_ec->crc_extended.tx_protocol_control_table_addr = 0xfc0130cc
&eth0_ec->crc_extended.tx_protocol_control_table_1 = 0xfc0130d0
&eth0_ec->crc_extended.tx_insert_en_table_addr = 0xfc0130d4
&eth0_ec->crc_extended.tx_insert_en_table_1 = 0xfc0130d8
&eth0_ec->outstanding_gen.arb_cfg = 0xfc0130dc
&eth0_ec->outstanding[0].arb_cfg_1 = 0xfc0130e0
&eth0_ec->outstanding[0].arb_cfg_2 = 0xfc0130e4
&eth0_ec->outstanding[1].arb_cfg_1 = 0xfc0130e8
&eth0_ec->outstanding[1].arb_cfg_2 = 0xfc0130ec
&eth0_ec->outstanding[2].arb_cfg_1 = 0xfc0130f0
&eth0_ec->outstanding[2].arb_cfg_2 = 0xfc0130f4
&eth0_ec->outstanding[3].arb_cfg_1 = 0xfc0130f8
&eth0_ec->outstanding[3].arb_cfg_2 = 0xfc0130fc
&eth0_ec->rff.to_rfw_shared = 0xfc013100
&eth0_ec->rff.data_fifo_depth_limit = 0xfc013104
&eth0_ec->rfw_prot_index[0].table_1 = 0xfc013200
&eth0_ec->rfw_prot_index[0].table_2 = 0xfc013204
&eth0_ec->rfw_prot_index[0].table_3 = 0xfc013208
&eth0_ec->rfw_prot_index[0].table_4 = 0xfc01320c
&eth0_ec->rfw_prot_index[1].table_1 = 0xfc013210
&eth0_ec->rfw_prot_index[1].table_2 = 0xfc013214
&eth0_ec->rfw_prot_index[1].table_3 = 0xfc013218
&eth0_ec->rfw_prot_index[1].table_4 = 0xfc01321c
&eth0_ec->rfw_prot_index[2].table_1 = 0xfc013220
&eth0_ec->rfw_prot_index[2].table_2 = 0xfc013224
&eth0_ec->rfw_prot_index[2].table_3 = 0xfc013228
&eth0_ec->rfw_prot_index[2].table_4 = 0xfc01322c
&eth0_ec->rfw_prot_index[3].table_1 = 0xfc013230
&eth0_ec->rfw_prot_index[3].table_2 = 0xfc013234
&eth0_ec->rfw_prot_index[3].table_3 = 0xfc013238
&eth0_ec->rfw_prot_index[3].table_4 = 0xfc01323c
&eth0_ec->rfw_prot_index[4].table_1 = 0xfc013240
&eth0_ec->rfw_prot_index[4].table_2 = 0xfc013244
&eth0_ec->rfw_prot_index[4].table_3 = 0xfc013248
&eth0_ec->rfw_prot_index[4].table_4 = 0xfc01324c
&eth0_ec->rfw_prot_index[5].table_1 = 0xfc013250
&eth0_ec->rfw_prot_index[5].table_2 = 0xfc013254
&eth0_ec->rfw_prot_index[5].table_3 = 0xfc013258
&eth0_ec->rfw_prot_index[5].table_4 = 0xfc01325c
&eth0_ec->rfw_prot_index[6].table_1 = 0xfc013260
&eth0_ec->rfw_prot_index[6].table_2 = 0xfc013264
&eth0_ec->rfw_prot_index[6].table_3 = 0xfc013268
&eth0_ec->rfw_prot_index[6].table_4 = 0xfc01326c
&eth0_ec->rfw_prot_index[7].table_1 = 0xfc013270
&eth0_ec->rfw_prot_index[7].table_2 = 0xfc013274
&eth0_ec->rfw_prot_index[7].table_3 = 0xfc013278
&eth0_ec->rfw_prot_index[7].table_4 = 0xfc01327c
&eth0_ec->rfw_prot_index[8].table_1 = 0xfc013280
&eth0_ec->rfw_prot_index[8].table_2 = 0xfc013284
&eth0_ec->rfw_prot_index[8].table_3 = 0xfc013288
&eth0_ec->rfw_prot_index[8].table_4 = 0xfc01328c
&eth0_ec->rfw_prot_index[9].table_1 = 0xfc013290
&eth0_ec->rfw_prot_index[9].table_2 = 0xfc013294
&eth0_ec->rfw_prot_index[9].table_3 = 0xfc013298
&eth0_ec->rfw_prot_index[9].table_4 = 0xfc01329c
&eth0_ec->rfw_prot_index[10].table_1 = 0xfc0132a0
&eth0_ec->rfw_prot_index[10].table_2 = 0xfc0132a4
&eth0_ec->rfw_prot_index[10].table_3 = 0xfc0132a8
&eth0_ec->rfw_prot_index[10].table_4 = 0xfc0132ac
&eth0_ec->rfw_prot_index[11].table_1 = 0xfc0132b0
&eth0_ec->rfw_prot_index[11].table_2 = 0xfc0132b4
&eth0_ec->rfw_prot_index[11].table_3 = 0xfc0132b8
&eth0_ec->rfw_prot_index[11].table_4 = 0xfc0132bc
&eth0_ec->rfw_prot_index[12].table_1 = 0xfc0132c0
&eth0_ec->rfw_prot_index[12].table_2 = 0xfc0132c4
&eth0_ec->rfw_prot_index[12].table_3 = 0xfc0132c8
&eth0_ec->rfw_prot_index[12].table_4 = 0xfc0132cc
&eth0_ec->rfw_prot_index[13].table_1 = 0xfc0132d0
&eth0_ec->rfw_prot_index[13].table_2 = 0xfc0132d4
&eth0_ec->rfw_prot_index[13].table_3 = 0xfc0132d8
&eth0_ec->rfw_prot_index[13].table_4 = 0xfc0132dc
&eth0_ec->rfw_prot_index[14].table_1 = 0xfc0132e0
&eth0_ec->rfw_prot_index[14].table_2 = 0xfc0132e4
&eth0_ec->rfw_prot_index[14].table_3 = 0xfc0132e8
&eth0_ec->rfw_prot_index[14].table_4 = 0xfc0132ec
&eth0_ec->rfw_prot_index[15].table_1 = 0xfc0132f0
&eth0_ec->rfw_prot_index[15].table_2 = 0xfc0132f4
&eth0_ec->rfw_prot_index[15].table_3 = 0xfc0132f8
&eth0_ec->rfw_prot_index[15].table_4 = 0xfc0132fc
&eth0_ec->rfw_prot_index[16].table_1 = 0xfc013300
&eth0_ec->rfw_prot_index[16].table_2 = 0xfc013304
&eth0_ec->rfw_prot_index[16].table_3 = 0xfc013308
&eth0_ec->rfw_prot_index[16].table_4 = 0xfc01330c
&eth0_ec->rfw_prot_index[17].table_1 = 0xfc013310
&eth0_ec->rfw_prot_index[17].table_2 = 0xfc013314
&eth0_ec->rfw_prot_index[17].table_3 = 0xfc013318
&eth0_ec->rfw_prot_index[17].table_4 = 0xfc01331c
&eth0_ec->rfw_prot_index[18].table_1 = 0xfc013320
&eth0_ec->rfw_prot_index[18].table_2 = 0xfc013324
&eth0_ec->rfw_prot_index[18].table_3 = 0xfc013328
&eth0_ec->rfw_prot_index[18].table_4 = 0xfc01332c
&eth0_ec->rfw_prot_index[19].table_1 = 0xfc013330
&eth0_ec->rfw_prot_index[19].table_2 = 0xfc013334
&eth0_ec->rfw_prot_index[19].table_3 = 0xfc013338
&eth0_ec->rfw_prot_index[19].table_4 = 0xfc01333c
&eth0_ec->rfw_prot_index[20].table_1 = 0xfc013340
&eth0_ec->rfw_prot_index[20].table_2 = 0xfc013344
&eth0_ec->rfw_prot_index[20].table_3 = 0xfc013348
&eth0_ec->rfw_prot_index[20].table_4 = 0xfc01334c
&eth0_ec->rfw_prot_index[21].table_1 = 0xfc013350
&eth0_ec->rfw_prot_index[21].table_2 = 0xfc013354
&eth0_ec->rfw_prot_index[21].table_3 = 0xfc013358
&eth0_ec->rfw_prot_index[21].table_4 = 0xfc01335c
&eth0_ec->rfw_prot_index[22].table_1 = 0xfc013360
&eth0_ec->rfw_prot_index[22].table_2 = 0xfc013364
&eth0_ec->rfw_prot_index[22].table_3 = 0xfc013368
&eth0_ec->rfw_prot_index[22].table_4 = 0xfc01336c
&eth0_ec->rfw_prot_index[23].table_1 = 0xfc013370
&eth0_ec->rfw_prot_index[23].table_2 = 0xfc013374
&eth0_ec->rfw_prot_index[23].table_3 = 0xfc013378
&eth0_ec->rfw_prot_index[23].table_4 = 0xfc01337c
&eth0_ec->rfw_prot_index[24].table_1 = 0xfc013380
&eth0_ec->rfw_prot_index[24].table_2 = 0xfc013384
&eth0_ec->rfw_prot_index[24].table_3 = 0xfc013388
&eth0_ec->rfw_prot_index[24].table_4 = 0xfc01338c
&eth0_ec->rfw_prot_index[25].table_1 = 0xfc013390
&eth0_ec->rfw_prot_index[25].table_2 = 0xfc013394
&eth0_ec->rfw_prot_index[25].table_3 = 0xfc013398
&eth0_ec->rfw_prot_index[25].table_4 = 0xfc01339c
&eth0_ec->rfw_prot_index[26].table_1 = 0xfc0133a0
&eth0_ec->rfw_prot_index[26].table_2 = 0xfc0133a4
&eth0_ec->rfw_prot_index[26].table_3 = 0xfc0133a8
&eth0_ec->rfw_prot_index[26].table_4 = 0xfc0133ac
&eth0_ec->rfw_prot_index[27].table_1 = 0xfc0133b0
&eth0_ec->rfw_prot_index[27].table_2 = 0xfc0133b4
&eth0_ec->rfw_prot_index[27].table_3 = 0xfc0133b8
&eth0_ec->rfw_prot_index[27].table_4 = 0xfc0133bc
&eth0_ec->rfw_prot_index[28].table_1 = 0xfc0133c0
&eth0_ec->rfw_prot_index[28].table_2 = 0xfc0133c4
&eth0_ec->rfw_prot_index[28].table_3 = 0xfc0133c8
&eth0_ec->rfw_prot_index[28].table_4 = 0xfc0133cc
&eth0_ec->rfw_prot_index[29].table_1 = 0xfc0133d0
&eth0_ec->rfw_prot_index[29].table_2 = 0xfc0133d4
&eth0_ec->rfw_prot_index[29].table_3 = 0xfc0133d8
&eth0_ec->rfw_prot_index[29].table_4 = 0xfc0133dc
&eth0_ec->rfw_prot_index[30].table_1 = 0xfc0133e0
&eth0_ec->rfw_prot_index[30].table_2 = 0xfc0133e4
&eth0_ec->rfw_prot_index[30].table_3 = 0xfc0133e8
&eth0_ec->rfw_prot_index[30].table_4 = 0xfc0133ec
&eth0_ec->rfw_prot_index[31].table_1 = 0xfc0133f0
&eth0_ec->rfw_prot_index[31].table_2 = 0xfc0133f4
&eth0_ec->rfw_prot_index[31].table_3 = 0xfc0133f8
&eth0_ec->rfw_prot_index[31].table_4 = 0xfc0133fc
&eth0_ec->rfw_prot_index[32].table_1 = 0xfc013400
&eth0_ec->rfw_prot_index[32].table_2 = 0xfc013404
&eth0_ec->rfw_prot_index[32].table_3 = 0xfc013408
&eth0_ec->rfw_prot_index[32].table_4 = 0xfc01340c
&eth0_ec->rfw_prot_index[33].table_1 = 0xfc013410
&eth0_ec->rfw_prot_index[33].table_2 = 0xfc013414
&eth0_ec->rfw_prot_index[33].table_3 = 0xfc013418
&eth0_ec->rfw_prot_index[33].table_4 = 0xfc01341c
&eth0_ec->rfw_prot_index[34].table_1 = 0xfc013420
&eth0_ec->rfw_prot_index[34].table_2 = 0xfc013424
&eth0_ec->rfw_prot_index[34].table_3 = 0xfc013428
&eth0_ec->rfw_prot_index[34].table_4 = 0xfc01342c
&eth0_ec->rfw_prot_index[35].table_1 = 0xfc013430
&eth0_ec->rfw_prot_index[35].table_2 = 0xfc013434
&eth0_ec->rfw_prot_index[35].table_3 = 0xfc013438
&eth0_ec->rfw_prot_index[35].table_4 = 0xfc01343c
&eth0_ec->rfw_prot_index[36].table_1 = 0xfc013440
&eth0_ec->rfw_prot_index[36].table_2 = 0xfc013444
&eth0_ec->rfw_prot_index[36].table_3 = 0xfc013448
&eth0_ec->rfw_prot_index[36].table_4 = 0xfc01344c
&eth0_ec->rfw_prot_index[37].table_1 = 0xfc013450
&eth0_ec->rfw_prot_index[37].table_2 = 0xfc013454
&eth0_ec->rfw_prot_index[37].table_3 = 0xfc013458
&eth0_ec->rfw_prot_index[37].table_4 = 0xfc01345c
&eth0_ec->rfw_prot_index[38].table_1 = 0xfc013460
&eth0_ec->rfw_prot_index[38].table_2 = 0xfc013464
&eth0_ec->rfw_prot_index[38].table_3 = 0xfc013468
&eth0_ec->rfw_prot_index[38].table_4 = 0xfc01346c
&eth0_ec->rfw_prot_index[39].table_1 = 0xfc013470
&eth0_ec->rfw_prot_index[39].table_2 = 0xfc013474
&eth0_ec->rfw_prot_index[39].table_3 = 0xfc013478
&eth0_ec->rfw_prot_index[39].table_4 = 0xfc01347c
&eth0_ec->rfw_prot_index[40].table_1 = 0xfc013480
&eth0_ec->rfw_prot_index[40].table_2 = 0xfc013484
&eth0_ec->rfw_prot_index[40].table_3 = 0xfc013488
&eth0_ec->rfw_prot_index[40].table_4 = 0xfc01348c
&eth0_ec->rfw_prot_index[41].table_1 = 0xfc013490
&eth0_ec->rfw_prot_index[41].table_2 = 0xfc013494
&eth0_ec->rfw_prot_index[41].table_3 = 0xfc013498
&eth0_ec->rfw_prot_index[41].table_4 = 0xfc01349c
&eth0_ec->rfw_prot_index[42].table_1 = 0xfc0134a0
&eth0_ec->rfw_prot_index[42].table_2 = 0xfc0134a4
&eth0_ec->rfw_prot_index[42].table_3 = 0xfc0134a8
&eth0_ec->rfw_prot_index[42].table_4 = 0xfc0134ac
&eth0_ec->rfw_prot_index[43].table_1 = 0xfc0134b0
&eth0_ec->rfw_prot_index[43].table_2 = 0xfc0134b4
&eth0_ec->rfw_prot_index[43].table_3 = 0xfc0134b8
&eth0_ec->rfw_prot_index[43].table_4 = 0xfc0134bc
&eth0_ec->rfw_prot_index[44].table_1 = 0xfc0134c0
&eth0_ec->rfw_prot_index[44].table_2 = 0xfc0134c4
&eth0_ec->rfw_prot_index[44].table_3 = 0xfc0134c8
&eth0_ec->rfw_prot_index[44].table_4 = 0xfc0134cc
&eth0_ec->rfw_prot_index[45].table_1 = 0xfc0134d0
&eth0_ec->rfw_prot_index[45].table_2 = 0xfc0134d4
&eth0_ec->rfw_prot_index[45].table_3 = 0xfc0134d8
&eth0_ec->rfw_prot_index[45].table_4 = 0xfc0134dc
&eth0_ec->rfw_prot_index[46].table_1 = 0xfc0134e0
&eth0_ec->rfw_prot_index[46].table_2 = 0xfc0134e4
&eth0_ec->rfw_prot_index[46].table_3 = 0xfc0134e8
&eth0_ec->rfw_prot_index[46].table_4 = 0xfc0134ec
&eth0_ec->rfw_prot_index[47].table_1 = 0xfc0134f0
&eth0_ec->rfw_prot_index[47].table_2 = 0xfc0134f4
&eth0_ec->rfw_prot_index[47].table_3 = 0xfc0134f8
&eth0_ec->rfw_prot_index[47].table_4 = 0xfc0134fc
&eth0_ec->rfw_prot_index[48].table_1 = 0xfc013500
&eth0_ec->rfw_prot_index[48].table_2 = 0xfc013504
&eth0_ec->rfw_prot_index[48].table_3 = 0xfc013508
&eth0_ec->rfw_prot_index[48].table_4 = 0xfc01350c
&eth0_ec->rfw_prot_index[49].table_1 = 0xfc013510
&eth0_ec->rfw_prot_index[49].table_2 = 0xfc013514
&eth0_ec->rfw_prot_index[49].table_3 = 0xfc013518
&eth0_ec->rfw_prot_index[49].table_4 = 0xfc01351c
&eth0_ec->rfw_prot_index[50].table_1 = 0xfc013520
&eth0_ec->rfw_prot_index[50].table_2 = 0xfc013524
&eth0_ec->rfw_prot_index[50].table_3 = 0xfc013528
&eth0_ec->rfw_prot_index[50].table_4 = 0xfc01352c
&eth0_ec->rfw_prot_index[51].table_1 = 0xfc013530
&eth0_ec->rfw_prot_index[51].table_2 = 0xfc013534
&eth0_ec->rfw_prot_index[51].table_3 = 0xfc013538
&eth0_ec->rfw_prot_index[51].table_4 = 0xfc01353c
&eth0_ec->rfw_prot_index[52].table_1 = 0xfc013540
&eth0_ec->rfw_prot_index[52].table_2 = 0xfc013544
&eth0_ec->rfw_prot_index[52].table_3 = 0xfc013548
&eth0_ec->rfw_prot_index[52].table_4 = 0xfc01354c
&eth0_ec->rfw_prot_index[53].table_1 = 0xfc013550
&eth0_ec->rfw_prot_index[53].table_2 = 0xfc013554
&eth0_ec->rfw_prot_index[53].table_3 = 0xfc013558
&eth0_ec->rfw_prot_index[53].table_4 = 0xfc01355c
&eth0_ec->rfw_prot_index[54].table_1 = 0xfc013560
&eth0_ec->rfw_prot_index[54].table_2 = 0xfc013564
&eth0_ec->rfw_prot_index[54].table_3 = 0xfc013568
&eth0_ec->rfw_prot_index[54].table_4 = 0xfc01356c
&eth0_ec->rfw_prot_index[55].table_1 = 0xfc013570
&eth0_ec->rfw_prot_index[55].table_2 = 0xfc013574
&eth0_ec->rfw_prot_index[55].table_3 = 0xfc013578
&eth0_ec->rfw_prot_index[55].table_4 = 0xfc01357c
&eth0_ec->rfw_prot_index[56].table_1 = 0xfc013580
&eth0_ec->rfw_prot_index[56].table_2 = 0xfc013584
&eth0_ec->rfw_prot_index[56].table_3 = 0xfc013588
&eth0_ec->rfw_prot_index[56].table_4 = 0xfc01358c
&eth0_ec->rfw_prot_index[57].table_1 = 0xfc013590
&eth0_ec->rfw_prot_index[57].table_2 = 0xfc013594
&eth0_ec->rfw_prot_index[57].table_3 = 0xfc013598
&eth0_ec->rfw_prot_index[57].table_4 = 0xfc01359c
&eth0_ec->rfw_prot_index[58].table_1 = 0xfc0135a0
&eth0_ec->rfw_prot_index[58].table_2 = 0xfc0135a4
&eth0_ec->rfw_prot_index[58].table_3 = 0xfc0135a8
&eth0_ec->rfw_prot_index[58].table_4 = 0xfc0135ac
&eth0_ec->rfw_prot_index[59].table_1 = 0xfc0135b0
&eth0_ec->rfw_prot_index[59].table_2 = 0xfc0135b4
&eth0_ec->rfw_prot_index[59].table_3 = 0xfc0135b8
&eth0_ec->rfw_prot_index[59].table_4 = 0xfc0135bc
&eth0_ec->rfw_prot_index[60].table_1 = 0xfc0135c0
&eth0_ec->rfw_prot_index[60].table_2 = 0xfc0135c4
&eth0_ec->rfw_prot_index[60].table_3 = 0xfc0135c8
&eth0_ec->rfw_prot_index[60].table_4 = 0xfc0135cc
&eth0_ec->rfw_prot_index[61].table_1 = 0xfc0135d0
&eth0_ec->rfw_prot_index[61].table_2 = 0xfc0135d4
&eth0_ec->rfw_prot_index[61].table_3 = 0xfc0135d8
&eth0_ec->rfw_prot_index[61].table_4 = 0xfc0135dc
&eth0_ec->rfw_prot_index[62].table_1 = 0xfc0135e0
&eth0_ec->rfw_prot_index[62].table_2 = 0xfc0135e4
&eth0_ec->rfw_prot_index[62].table_3 = 0xfc0135e8
&eth0_ec->rfw_prot_index[62].table_4 = 0xfc0135ec
&eth0_ec->rfw_prot_index[63].table_1 = 0xfc0135f0
&eth0_ec->rfw_prot_index[63].table_2 = 0xfc0135f4
&eth0_ec->rfw_prot_index[63].table_3 = 0xfc0135f8
&eth0_ec->rfw_prot_index[63].table_4 = 0xfc0135fc
&eth0_ec->udp_len[0].insertion_offset_table = 0xfc013a30
&eth0_ec->udp_len[1].insertion_offset_table = 0xfc013a34
&eth0_ec->udp_len[2].insertion_offset_table = 0xfc013a38
&eth0_ec->udp_len[3].insertion_offset_table = 0xfc013a3c
&eth0_ec->udp_len[4].insertion_offset_table = 0xfc013a40
&eth0_ec->udp_len[5].insertion_offset_table = 0xfc013a44
&eth0_ec->udp_len[6].insertion_offset_table = 0xfc013a48
&eth0_ec->udp_len[7].insertion_offset_table = 0xfc013a4c
&eth0_ec->udp_len[8].insertion_offset_table = 0xfc013a50
&eth0_ec->udp_len[9].insertion_offset_table = 0xfc013a54
&eth0_ec->udp_len[10].insertion_offset_table = 0xfc013a58
&eth0_ec->udp_len[11].insertion_offset_table = 0xfc013a5c
&eth0_ec->udp_len[12].insertion_offset_table = 0xfc013a60
&eth0_ec->udp_len[13].insertion_offset_table = 0xfc013a64
&eth0_ec->udp_len[14].insertion_offset_table = 0xfc013a68
&eth0_ec->udp_len[15].insertion_offset_table = 0xfc013a6c
&eth0_ec->udp_len_insertion.offset_from_sop0 = 0xfc013a70
&eth0_ec->udp_len_insertion.offset_from_sop1 = 0xfc013a74
&eth0_ec->udp_len_insertion.offset_from_sop2 = 0xfc013a78
&eth0_ec->udp_len_insertion.mask = 0xfc013a7c
&eth0_ec->udp_len_insertion.enable = 0xfc013a80
&eth0_ec->tmi_v4.protocol_number = 0xfc013c80
&eth0_ec->crdt_os2sr_wr.req = 0xfc013d00
&eth0_ec->crdt_os2sr_wr.res = 0xfc013d04
&eth0_ec->spare[0].zero = 0xfc013e80
&eth0_ec->spare[0].one = 0xfc013e84
&eth0_ec->spare[1].zero = 0xfc013e88
&eth0_ec->spare[1].one = 0xfc013e8c
&eth0_ec->spare[2].zero = 0xfc013e90
&eth0_ec->spare[2].one = 0xfc013e94
&eth0_ec->spare[3].zero = 0xfc013e98
&eth0_ec->spare[3].one = 0xfc013e9c
&eth0_ec->spare[4].zero = 0xfc013ea0
&eth0_ec->spare[4].one = 0xfc013ea4
&eth0_ec->spare[5].zero = 0xfc013ea8
&eth0_ec->spare[5].one = 0xfc013eac
&eth0_ec->spare[6].zero = 0xfc013eb0
&eth0_ec->spare[6].one = 0xfc013eb4
&eth0_ec->spare[7].zero = 0xfc013eb8
&eth0_ec->spare[7].one = 0xfc013ebc
&eth0_ec->spare[8].zero = 0xfc013ec0
&eth0_ec->spare[8].one = 0xfc013ec4
&eth0_ec->spare[9].zero = 0xfc013ec8
&eth0_ec->spare[9].one = 0xfc013ecc
&eth0_ec->spare[10].zero = 0xfc013ed0
&eth0_ec->spare[10].one = 0xfc013ed4
&eth0_ec->spare[11].zero = 0xfc013ed8
&eth0_ec->spare[11].one = 0xfc013edc
&eth0_ec->spare[12].zero = 0xfc013ee0
&eth0_ec->spare[12].one = 0xfc013ee4
&eth0_ec->spare[13].zero = 0xfc013ee8
&eth0_ec->spare[13].one = 0xfc013eec
&eth0_ec->spare[14].zero = 0xfc013ef0
&eth0_ec->spare[14].one = 0xfc013ef4
&eth0_ec->spare[15].zero = 0xfc013ef8
&eth0_ec->spare[15].one = 0xfc013efc
&eth0_ec->sec_int_ctrl_mem[0] = 0xfc013f00
&eth0_ec->sec_int_ctrl_mem[1] = 0xfc013f04
&eth0_ec->sec_int_ctrl_mem[2] = 0xfc013f08
&eth0_ec->sec_int_ctrl_mem[3] = 0xfc013f0c
&eth0_ec->sec_int_ctrl_mem[4] = 0xfc013f10
&eth0_ec->sec_int_ctrl_mem[5] = 0xfc013f14
&eth0_ec->sec_int_ctrl_mem[6] = 0xfc013f18
&eth0_ec->sec_int_ctrl_mem[7] = 0xfc013f1c
&eth0_ec->sec_int_ctrl_mem[8] = 0xfc013f20
&eth0_ec->sec_int_ctrl_mem[9] = 0xfc013f24
&eth0_ec->sec_int_ctrl_mem[10] = 0xfc013f28
&eth0_ec->sec_int_ctrl_mem[11] = 0xfc013f2c
&eth0_ec->sec_int_ctrl_mem[12] = 0xfc013f30
&eth0_ec->sec_int_ctrl_mem[13] = 0xfc013f34
&eth0_ec->sec_int_ctrl_mem[14] = 0xfc013f38
&eth0_ec->sec_int_ctrl_mem[15] = 0xfc013f3c
&eth0_ec->sec_int_ctrl_mem[16] = 0xfc013f40
&eth0_ec->sec_int_ctrl_mem[17] = 0xfc013f44
&eth0_ec->sec_int_ctrl_mem[18] = 0xfc013f48
&eth0_ec->sec_int_ctrl_mem[19] = 0xfc013f4c
&eth0_ec->sec_int_ctrl_mem[20] = 0xfc013f50
&eth0_ec->sec_int_ctrl_mem[21] = 0xfc013f54
&eth0_ec->sec_int_ctrl_mem[22] = 0xfc013f58
&eth0_ec->sec_int_ctrl_mem[23] = 0xfc013f5c
&eth0_ec->sec_int_ctrl_mem[24] = 0xfc013f60
&eth0_ec->sec_int_ctrl_mem[25] = 0xfc013f64
&eth0_ec->sec_int_ctrl_mem[26] = 0xfc013f68
&eth0_ec->sec_int_ctrl_mem[27] = 0xfc013f6c
&eth0_ec->sec_int_ctrl_mem[28] = 0xfc013f70
&eth0_ec->sec_int_ctrl_mem[29] = 0xfc013f74
&eth0_ec->sec_int_ctrl_mem[30] = 0xfc013f78
&eth0_ec->sec_int_ctrl_mem[31] = 0xfc013f7c
&eth0_ec->sec_int_ctrl_mem[32] = 0xfc013f80
&eth0_ec->sec_int_ctrl_mem[33] = 0xfc013f84
&eth0_ec->sec_int_ctrl_mem[34] = 0xfc013f88
&eth0_ec->sec_int_ctrl_mem[35] = 0xfc013f8c
&eth0_ec->sec_int_ctrl_mem[36] = 0xfc013f90
&eth0_ec->sec_int_ctrl_mem[37] = 0xfc013f94
&eth0_ec->sec_int_ctrl_mem[38] = 0xfc013f98
&eth0_ec->sec_int_ctrl_mem[39] = 0xfc013f9c
&eth0_ec->sec_int_ctrl_mem[40] = 0xfc013fa0
&eth0_ec->sec_int_ctrl_mem[41] = 0xfc013fa4
&eth0_ec->sec_int_ctrl_mem[42] = 0xfc013fa8
&eth0_ec->sec_int_ctrl_mem[43] = 0xfc013fac
&eth0_ec->sec_int_ctrl_mem[44] = 0xfc013fb0
&eth0_ec->sec_int_ctrl_mem[45] = 0xfc013fb4
&eth0_ec->sec_int_ctrl_mem[46] = 0xfc013fb8
&eth0_ec->sec_int_ctrl_mem[47] = 0xfc013fbc
&eth0_ec->sec_int_ctrl_mem[48] = 0xfc013fc0
&eth0_ec->sec_int_ctrl_mem[49] = 0xfc013fc4
&eth0_ec->sec_int_ctrl_mem[50] = 0xfc013fc8
&eth0_ec->sec_int_ctrl_mem[51] = 0xfc013fcc
&eth0_ec->sec_int_ctrl_mem[52] = 0xfc013fd0
&eth0_ec->sec_int_ctrl_mem[53] = 0xfc013fd4
&eth0_ec->sec_int_ctrl_mem[54] = 0xfc013fd8
&eth0_ec->sec_int_ctrl_mem[55] = 0xfc013fdc
&eth0_ec->sec_int_ctrl_mem[56] = 0xfc013fe0
&eth0_ec->sec_int_ctrl_mem[57] = 0xfc013fe4
&eth0_ec->sec_int_ctrl_mem[58] = 0xfc013fe8
&eth0_ec->sec_int_ctrl_mem[59] = 0xfc013fec
&eth0_ec->sec_int_ctrl_mem[60] = 0xfc013ff0
&eth0_ec->sec_int_ctrl_mem[61] = 0xfc013ff4
&eth0_ec->sec_int_ctrl_mem[62] = 0xfc013ff8
&eth0_ec->sec_int_ctrl_mem[63] = 0xfc013ffc
&eth0_mac->gen.version = 0xfc090000
&eth0_mac->gen.avail = 0xfc090004
&eth0_mac->gen.ch_num = 0xfc090008
&eth0_mac->gen.cfg = 0xfc090010
&eth0_mac->gen.mdio_ctrl_1 = 0xfc090020
&eth0_mac->gen.mdio_1 = 0xfc090024
&eth0_mac->gen.scratch0 = 0xfc090030
&eth0_mac->gen.scratch1 = 0xfc090034
&eth0_mac->gen.led_cfg = 0xfc090050
&eth0_mac->gen.tx_rate_cnt = 0xfc090060
&eth0_mac->gen.tx_rate_cnt_win = 0xfc090064
&eth0_mac->gen.tx_rate_cnt_frame = 0xfc090068
&eth0_mac->gen.tx_rate_cnt_byte = 0xfc09006c
&eth0_mac->gen.rx_rate_cnt = 0xfc090080
&eth0_mac->gen.rx_rate_cnt_win = 0xfc090084
&eth0_mac->gen.rx_rate_cnt_frame = 0xfc090088
&eth0_mac->gen.rx_rate_cnt_byte = 0xfc09008c
&eth0_mac->gen.spare_zero_lo = 0xfc0900f0
&eth0_mac->gen.spare_zero_hi = 0xfc0900f4
&eth0_mac->gen.spare_one_lo = 0xfc0900f8
&eth0_mac->gen.spare_one_hi = 0xfc0900fc
&eth0_mac->int_ctrl_mem[0] = 0xfc090100
&eth0_mac->int_ctrl_mem[1] = 0xfc090104
&eth0_mac->int_ctrl_mem[2] = 0xfc090108
&eth0_mac->int_ctrl_mem[3] = 0xfc09010c
&eth0_mac->int_ctrl_mem[4] = 0xfc090110
&eth0_mac->int_ctrl_mem[5] = 0xfc090114
&eth0_mac->int_ctrl_mem[6] = 0xfc090118
&eth0_mac->int_ctrl_mem[7] = 0xfc09011c
&eth0_mac->int_ctrl_mem[8] = 0xfc090120
&eth0_mac->int_ctrl_mem[9] = 0xfc090124
&eth0_mac->int_ctrl_mem[10] = 0xfc090128
&eth0_mac->int_ctrl_mem[11] = 0xfc09012c
&eth0_mac->int_ctrl_mem[12] = 0xfc090130
&eth0_mac->int_ctrl_mem[13] = 0xfc090134
&eth0_mac->int_ctrl_mem[14] = 0xfc090138
&eth0_mac->int_ctrl_mem[15] = 0xfc09013c
&eth0_mac->int_ctrl_mem[16] = 0xfc090140
&eth0_mac->int_ctrl_mem[17] = 0xfc090144
&eth0_mac->int_ctrl_mem[18] = 0xfc090148
&eth0_mac->int_ctrl_mem[19] = 0xfc09014c
&eth0_mac->int_ctrl_mem[20] = 0xfc090150
&eth0_mac->int_ctrl_mem[21] = 0xfc090154
&eth0_mac->int_ctrl_mem[22] = 0xfc090158
&eth0_mac->int_ctrl_mem[23] = 0xfc09015c
&eth0_mac->int_ctrl_mem[24] = 0xfc090160
&eth0_mac->int_ctrl_mem[25] = 0xfc090164
&eth0_mac->int_ctrl_mem[26] = 0xfc090168
&eth0_mac->int_ctrl_mem[27] = 0xfc09016c
&eth0_mac->int_ctrl_mem[28] = 0xfc090170
&eth0_mac->int_ctrl_mem[29] = 0xfc090174
&eth0_mac->int_ctrl_mem[30] = 0xfc090178
&eth0_mac->int_ctrl_mem[31] = 0xfc09017c
&eth0_mac->int_ctrl_mem[32] = 0xfc090180
&eth0_mac->int_ctrl_mem[33] = 0xfc090184
&eth0_mac->int_ctrl_mem[34] = 0xfc090188
&eth0_mac->int_ctrl_mem[35] = 0xfc09018c
&eth0_mac->int_ctrl_mem[36] = 0xfc090190
&eth0_mac->int_ctrl_mem[37] = 0xfc090194
&eth0_mac->int_ctrl_mem[38] = 0xfc090198
&eth0_mac->int_ctrl_mem[39] = 0xfc09019c
&eth0_mac->int_ctrl_mem[40] = 0xfc0901a0
&eth0_mac->int_ctrl_mem[41] = 0xfc0901a4
&eth0_mac->int_ctrl_mem[42] = 0xfc0901a8
&eth0_mac->int_ctrl_mem[43] = 0xfc0901ac
&eth0_mac->int_ctrl_mem[44] = 0xfc0901b0
&eth0_mac->int_ctrl_mem[45] = 0xfc0901b4
&eth0_mac->int_ctrl_mem[46] = 0xfc0901b8
&eth0_mac->int_ctrl_mem[47] = 0xfc0901bc
&eth0_mac->int_ctrl_mem[48] = 0xfc0901c0
&eth0_mac->int_ctrl_mem[49] = 0xfc0901c4
&eth0_mac->int_ctrl_mem[50] = 0xfc0901c8
&eth0_mac->int_ctrl_mem[51] = 0xfc0901cc
&eth0_mac->int_ctrl_mem[52] = 0xfc0901d0
&eth0_mac->int_ctrl_mem[53] = 0xfc0901d4
&eth0_mac->int_ctrl_mem[54] = 0xfc0901d8
&eth0_mac->int_ctrl_mem[55] = 0xfc0901dc
&eth0_mac->int_ctrl_mem[56] = 0xfc0901e0
&eth0_mac->int_ctrl_mem[57] = 0xfc0901e4
&eth0_mac->int_ctrl_mem[58] = 0xfc0901e8
&eth0_mac->int_ctrl_mem[59] = 0xfc0901ec
&eth0_mac->int_ctrl_mem[60] = 0xfc0901f0
&eth0_mac->int_ctrl_mem[61] = 0xfc0901f4
&eth0_mac->int_ctrl_mem[62] = 0xfc0901f8
&eth0_mac->int_ctrl_mem[63] = 0xfc0901fc
&eth0_mac->mtip.pcs_100g_addr = 0xfc090200
&eth0_mac->mtip.pcs_100g_data = 0xfc090204
&eth0_mac->mtip.mac_100g_addr = 0xfc090210
&eth0_mac->mtip.mac_100g_data = 0xfc090214
&eth0_mac->mtip.pcs_50g_addr = 0xfc090220
&eth0_mac->mtip.pcs_50g_data = 0xfc090224
&eth0_mac->mtip.mac_50g_addr = 0xfc090230
&eth0_mac->mtip.mac_50g_data = 0xfc090234
&eth0_mac->mtip.an_lt_0_addr = 0xfc090240
&eth0_mac->mtip.an_lt_0_data = 0xfc090244
&eth0_mac->mtip.an_lt_1_addr = 0xfc090248
&eth0_mac->mtip.an_lt_1_data = 0xfc09024c
&eth0_mac->mtip.an_lt_2_addr = 0xfc090250
&eth0_mac->mtip.an_lt_2_data = 0xfc090254
&eth0_mac->mtip.an_lt_3_addr = 0xfc090258
&eth0_mac->mtip.an_lt_3_data = 0xfc09025c
&eth0_mac->stat_pcs.align_lock = 0xfc090300
&eth0_mac->stat_pcs.block_lock_bus = 0xfc090304
&eth0_mac->stat_pcs.block_lock_bit = 0xfc090308
&eth0_mac->stat_pcs.link_status = 0xfc09030c
&eth0_mac->stat_pcs.xl_link_status0 = 0xfc090320
&eth0_mac->stat_pcs.xl_link_status1 = 0xfc090324
&eth0_mac->stat_pcs.xl_link_status2 = 0xfc090328
&eth0_mac->stat_pcs.xl_link_status3 = 0xfc09032c
&eth0_mac->stat_pcs.amps_lock0 = 0xfc090340
&eth0_mac->stat_pcs.amps_lock1 = 0xfc090344
&eth0_mac->stat_pcs.amps_lock2 = 0xfc090348
&eth0_mac->stat_pcs.amps_lock3 = 0xfc09034c
&eth0_mac->stat_pcs.rsfec_aligned0 = 0xfc090360
&eth0_mac->stat_pcs.rsfec_aligned1 = 0xfc090364
&eth0_mac->stat_pcs.rsfec_aligned2 = 0xfc090368
&eth0_mac->stat_pcs.rsfec_aligned3 = 0xfc09036c
&eth0_mac->stat_pcs.fec_locked_0 = 0xfc090380
&eth0_mac->stat_pcs.fec_locked_1 = 0xfc090384
&eth0_mac->stat_pcs.fec_locked_2 = 0xfc090388
&eth0_mac->stat_pcs.fec_locked_3 = 0xfc09038c
&eth0_mac->stat_pcs.fec_locked_4 = 0xfc090390
&eth0_mac->stat_pcs.fec_locked_5 = 0xfc090394
&eth0_mac->stat_pcs.fec_locked_6 = 0xfc090398
&eth0_mac->stat_pcs.fec_locked_7 = 0xfc09039c
&eth0_mac->stat_pcs.fec_cerr_0 = 0xfc0903b0
&eth0_mac->stat_pcs.fec_cerr_1 = 0xfc0903b4
&eth0_mac->stat_pcs.fec_cerr_2 = 0xfc0903b8
&eth0_mac->stat_pcs.fec_cerr_3 = 0xfc0903bc
&eth0_mac->stat_pcs.fec_cerr_4 = 0xfc0903c0
&eth0_mac->stat_pcs.fec_cerr_5 = 0xfc0903c4
&eth0_mac->stat_pcs.fec_cerr_6 = 0xfc0903c8
&eth0_mac->stat_pcs.fec_cerr_7 = 0xfc0903cc
&eth0_mac->stat_pcs.fec_ncerr_0 = 0xfc0903e0
&eth0_mac->stat_pcs.fec_ncerr_1 = 0xfc0903e4
&eth0_mac->stat_pcs.fec_ncerr_2 = 0xfc0903e8
&eth0_mac->stat_pcs.fec_ncerr_3 = 0xfc0903ec
&eth0_mac->stat_pcs.fec_ncerr_4 = 0xfc0903f0
&eth0_mac->stat_pcs.fec_ncerr_5 = 0xfc0903f4
&eth0_mac->stat_pcs.fec_ncerr_6 = 0xfc0903f8
&eth0_mac->stat_pcs.fec_ncerr_7 = 0xfc0903fc
&eth0_mac->gen_v4.afifo_ctrl = 0xfc090500
&eth0_mac->gen_v4.tx_afifo_cfg_1 = 0xfc090504
&eth0_mac->gen_v4.tx_afifo_cfg_2 = 0xfc090508
&eth0_mac->gen_v4.tx_afifo_cfg_3 = 0xfc09050c
&eth0_mac->gen_v4.tx_afifo_cfg_4 = 0xfc090510
&eth0_mac->gen_v4.tx_afifo_cfg_5 = 0xfc090514
&eth0_mac->gen_v4.rx_afifo_cfg_1 = 0xfc090518
&eth0_mac->gen_v4.rx_afifo_cfg_2 = 0xfc09051c
&eth0_mac->gen_v4.rx_afifo_cfg_3 = 0xfc090520
&eth0_mac->gen_v4.rx_afifo_cfg_4 = 0xfc090524
&eth0_mac->gen_v4.rx_afifo_cfg_5 = 0xfc090528
&eth0_mac->gen_v4.mac = 0xfc090530
&eth0_mac->gen_v4.pcs_eee_pin_cfg = 0xfc090540
&eth0_mac->gen_v4.pcs_eee_pin_status = 0xfc090544
&eth0_mac->gen_v4.pcs_50g_pin_cfg = 0xfc090550
&eth0_mac->gen_v4.pcs_50g_pin_status = 0xfc090554
&eth0_mac->gen_v4.mac_100g_pin_cfg = 0xfc090560
&eth0_mac->gen_v4.mac_100g_pin_status = 0xfc090564
&eth0_mac->gen_v4.mac_50g_pin_cfg = 0xfc090570
&eth0_mac->gen_v4.mac_50g_pin_status = 0xfc090574
&eth0_mac->gen_v4.mac_100g_vlan01 = 0xfc090580
&eth0_mac->gen_v4.mac_100g_vlan23 = 0xfc090584
&eth0_mac->gen_v4.mac_100g_vlan45 = 0xfc090588
&eth0_mac->gen_v4.mac_100g_vlan67 = 0xfc09058c
&eth0_mac->gen_v4.tx_preamble_cfg_high = 0xfc0905a0
&eth0_mac->gen_v4.tx_preamble_cfg_low = 0xfc0905a4
&eth0_mac->gen_v4.rx_preamble_status_high = 0xfc0905b0
&eth0_mac->gen_v4.rx_preamble_status_low = 0xfc0905b4
&eth0_mac->gen_v4.stat_cfg_mac_100g = 0xfc0905c0
&eth0_mac->gen_v4.stat_cfg_mac_50g = 0xfc0905c4
&eth0_mac->gen_v4.stat_cfg_eee = 0xfc0905c8
&eth0_mac->gen_v4.int_cfg_lmac = 0xfc0905d0
&eth0_mac->gen_v4.int_cfg_cmac = 0xfc0905d4
&eth0_mac->gen_v4.int_cfg = 0xfc0905d8
&eth0_mac->stat.tx_afifo_in_pkt = 0xfc090600
&eth0_mac->stat.tx_afifo_in_short_pkt = 0xfc090604
&eth0_mac->stat.tx_afifo_in_long_pkt = 0xfc090608
&eth0_mac->stat.tx_afifo_out_pkt = 0xfc09060c
&eth0_mac->stat.tx_afifo_out_short_pkt = 0xfc090610
&eth0_mac->stat.tx_afifo_out_long_pkt = 0xfc090614
&eth0_mac->stat.tx_afifo_out_drop_pkt = 0xfc090618
&eth0_mac->stat.rx_afifo_in_pkt = 0xfc090620
&eth0_mac->stat.rx_afifo_in_short_pkt = 0xfc090624
&eth0_mac->stat.rx_afifo_in_long_pkt = 0xfc090628
&eth0_mac->stat.rx_afifo_out_pkt = 0xfc09062c
&eth0_mac->stat.rx_afifo_out_short_pkt = 0xfc090630
&eth0_mac->stat.rx_afifo_out_long_pkt = 0xfc090634
&eth0_mac->stat.rx_afifo_out_drop_pkt = 0xfc090638
&eth0_mac->stat.mac_100g_tx_underflow = 0xfc090650
&eth0_mac->stat.mac_100g_rx_overflow = 0xfc090654
&eth0_mac->stat.mac_100g_rem_fault = 0xfc090658
&eth0_mac->stat.mac_100g_loc_fault = 0xfc09065c
&eth0_mac->stat.mac_100g_lpi_ind = 0xfc090660
&eth0_mac->stat.mac_100g_ff_tx_pfc_ack = 0xfc090664
&eth0_mac->stat.mac_50g_tx_underflow = 0xfc090680
&eth0_mac->stat.mac_50g_rx_overflow = 0xfc090684
&eth0_mac->stat.mac_50g_li_fault = 0xfc090688
&eth0_mac->stat.mac_50g_rem_fault = 0xfc09068c
&eth0_mac->stat.mac_50g_loc_fault = 0xfc090690
&eth0_mac->stat.mac_50g_reg_lowp = 0xfc090694
&eth0_mac->stat.eee_ec_active = 0xfc0906b0
&eth0_mac->stat.eee_rx_lpi_active = 0xfc0906b4
&eth0_mac->stat.tx_afifo_in_eop_err = 0xfc0906c0
&eth0_mac->stat.tx_afifo_in_sop_err = 0xfc0906c4
&eth0_mac->stat.tx_afifo_out_eop_err = 0xfc0906c8
&eth0_mac->stat.rx_afifo_in_eop_err = 0xfc0906d0
&eth0_mac->stat.rx_afifo_in_sop_err = 0xfc0906d4
&eth0_mac->stat.rx_afifo_out_eop_err = 0xfc0906d8
&eth0_mac->gen_v4_sr.pcs_all_pin_status = 0xfc090704
&eth0_mac->gen_v4_sr.pcs_100g_pin_status = 0xfc090714
&eth0_mac->gen_v4_sr.pcs_fec_pin_status = 0xfc090724
&eth0_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc0b0100
&eth0_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc0b0104
&eth0_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc0b0108
&eth0_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc0b010c
&eth0_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc0b0110
&eth0_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc0b0114
&eth0_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc0b0118
&eth0_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc0b011c
&eth0_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc0b0120
&eth0_udma0->m2s.axi_m2s.ostand_cfg = 0xfc0b0124
&eth0_udma0->m2s.m2s.state = 0xfc0b0200
&eth0_udma0->m2s.m2s.change_state = 0xfc0b0204
&eth0_udma0->m2s.m2s.err_log_mask = 0xfc0b020c
&eth0_udma0->m2s.m2s.log_0 = 0xfc0b0214
&eth0_udma0->m2s.m2s.log_1 = 0xfc0b0218
&eth0_udma0->m2s.m2s.log_2 = 0xfc0b021c
&eth0_udma0->m2s.m2s.log_3 = 0xfc0b0220
&eth0_udma0->m2s.m2s.clear_err_log = 0xfc0b0224
&eth0_udma0->m2s.m2s.data_fifo_status = 0xfc0b0228
&eth0_udma0->m2s.m2s.header_fifo_status = 0xfc0b022c
&eth0_udma0->m2s.m2s.unack_fifo_status = 0xfc0b0230
&eth0_udma0->m2s.m2s.indirect_ctrl = 0xfc0b0234
&eth0_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc0b0238
&eth0_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc0b023c
&eth0_udma0->m2s.m2s.sel_rate_limit_status = 0xfc0b0240
&eth0_udma0->m2s.m2s.sel_dwrr_status = 0xfc0b0244
&eth0_udma0->m2s.m2s.clear_ctrl = 0xfc0b0248
&eth0_udma0->m2s.m2s.check_en = 0xfc0b024c
&eth0_udma0->m2s.m2s.fifo_en = 0xfc0b0250
&eth0_udma0->m2s.m2s.cfg_len = 0xfc0b0254
&eth0_udma0->m2s.m2s.stream_cfg = 0xfc0b0258
&eth0_udma0->m2s.m2s.pref_queue_en = 0xfc0b025c
&eth0_udma0->m2s.m2s.stream_cfg2 = 0xfc0b0260
&eth0_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc0b0300
&eth0_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc0b0304
&eth0_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc0b0308
&eth0_udma0->m2s.m2s_rd.data_cfg = 0xfc0b0310
&eth0_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc0b0340
&eth0_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc0b0344
&eth0_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc0b0380
&eth0_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc0b0384
&eth0_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc0b0388
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc0b03c0
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc0b03c4
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc0b03c8
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc0b03cc
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc0b03d0
&eth0_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc0b03d4
&eth0_udma0->m2s.m2s_comp.cfg_1c = 0xfc0b0400
&eth0_udma0->m2s.m2s_comp.cfg_coal = 0xfc0b0404
&eth0_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc0b0408
&eth0_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc0b040c
&eth0_udma0->m2s.m2s_stat.cfg_st = 0xfc0b0500
&eth0_udma0->m2s.m2s_stat.tx_pkt = 0xfc0b0504
&eth0_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc0b0508
&eth0_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc0b050c
&eth0_udma0->m2s.m2s_stat.prefed_desc = 0xfc0b0510
&eth0_udma0->m2s.m2s_stat.comp_pkt = 0xfc0b0514
&eth0_udma0->m2s.m2s_stat.comp_desc = 0xfc0b0518
&eth0_udma0->m2s.m2s_stat.ack_pkts = 0xfc0b051c
&eth0_udma0->m2s.m2s_feature.reg_1 = 0xfc0b0600
&eth0_udma0->m2s.m2s_feature.dma_version = 0xfc0b0604
&eth0_udma0->m2s.m2s_feature.reg_3 = 0xfc0b0608
&eth0_udma0->m2s.m2s_feature.reg_4 = 0xfc0b060c
&eth0_udma0->m2s.m2s_feature.reg_5 = 0xfc0b0610
&eth0_udma0->m2s.m2s_feature.reg_6 = 0xfc0b0614
&eth0_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc0b1000
&eth0_udma0->m2s.m2s_q[0].cfg = 0xfc0b1020
&eth0_udma0->m2s.m2s_q[0].status = 0xfc0b1024
&eth0_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc0b1028
&eth0_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc0b102c
&eth0_udma0->m2s.m2s_q[0].tdrl = 0xfc0b1030
&eth0_udma0->m2s.m2s_q[0].tdrhp = 0xfc0b1034
&eth0_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc0b1038
&eth0_udma0->m2s.m2s_q[0].tdrtp = 0xfc0b103c
&eth0_udma0->m2s.m2s_q[0].tdcp = 0xfc0b1040
&eth0_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc0b1044
&eth0_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc0b1048
&eth0_udma0->m2s.m2s_q[0].tcrhp = 0xfc0b104c
&eth0_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc0b1050
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc0b1060
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc0b1064
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc0b1068
&eth0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc0b106c
&eth0_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc0b1070
&eth0_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc0b1074
&eth0_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc0b1080
&eth0_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc0b1084
&eth0_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc0b1088
&eth0_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc0b108c
&eth0_udma0->m2s.m2s_q[0].comp_cfg = 0xfc0b10a0
&eth0_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc0b10b0
&eth0_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc0b10c0
&eth0_udma0->m2s.m2s_q[0].read_data_snp = 0xfc0b10d0
&eth0_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc0b2000
&eth0_udma0->m2s.m2s_q[1].cfg = 0xfc0b2020
&eth0_udma0->m2s.m2s_q[1].status = 0xfc0b2024
&eth0_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc0b2028
&eth0_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc0b202c
&eth0_udma0->m2s.m2s_q[1].tdrl = 0xfc0b2030
&eth0_udma0->m2s.m2s_q[1].tdrhp = 0xfc0b2034
&eth0_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc0b2038
&eth0_udma0->m2s.m2s_q[1].tdrtp = 0xfc0b203c
&eth0_udma0->m2s.m2s_q[1].tdcp = 0xfc0b2040
&eth0_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc0b2044
&eth0_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc0b2048
&eth0_udma0->m2s.m2s_q[1].tcrhp = 0xfc0b204c
&eth0_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc0b2050
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc0b2060
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc0b2064
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc0b2068
&eth0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc0b206c
&eth0_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc0b2070
&eth0_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc0b2074
&eth0_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc0b2080
&eth0_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc0b2084
&eth0_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc0b2088
&eth0_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc0b208c
&eth0_udma0->m2s.m2s_q[1].comp_cfg = 0xfc0b20a0
&eth0_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc0b20b0
&eth0_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc0b20c0
&eth0_udma0->m2s.m2s_q[1].read_data_snp = 0xfc0b20d0
&eth0_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc0b3000
&eth0_udma0->m2s.m2s_q[2].cfg = 0xfc0b3020
&eth0_udma0->m2s.m2s_q[2].status = 0xfc0b3024
&eth0_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc0b3028
&eth0_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc0b302c
&eth0_udma0->m2s.m2s_q[2].tdrl = 0xfc0b3030
&eth0_udma0->m2s.m2s_q[2].tdrhp = 0xfc0b3034
&eth0_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc0b3038
&eth0_udma0->m2s.m2s_q[2].tdrtp = 0xfc0b303c
&eth0_udma0->m2s.m2s_q[2].tdcp = 0xfc0b3040
&eth0_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc0b3044
&eth0_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc0b3048
&eth0_udma0->m2s.m2s_q[2].tcrhp = 0xfc0b304c
&eth0_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc0b3050
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc0b3060
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc0b3064
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc0b3068
&eth0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc0b306c
&eth0_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc0b3070
&eth0_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc0b3074
&eth0_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc0b3080
&eth0_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc0b3084
&eth0_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc0b3088
&eth0_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc0b308c
&eth0_udma0->m2s.m2s_q[2].comp_cfg = 0xfc0b30a0
&eth0_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc0b30b0
&eth0_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc0b30c0
&eth0_udma0->m2s.m2s_q[2].read_data_snp = 0xfc0b30d0
&eth0_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc0b4000
&eth0_udma0->m2s.m2s_q[3].cfg = 0xfc0b4020
&eth0_udma0->m2s.m2s_q[3].status = 0xfc0b4024
&eth0_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc0b4028
&eth0_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc0b402c
&eth0_udma0->m2s.m2s_q[3].tdrl = 0xfc0b4030
&eth0_udma0->m2s.m2s_q[3].tdrhp = 0xfc0b4034
&eth0_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc0b4038
&eth0_udma0->m2s.m2s_q[3].tdrtp = 0xfc0b403c
&eth0_udma0->m2s.m2s_q[3].tdcp = 0xfc0b4040
&eth0_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc0b4044
&eth0_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc0b4048
&eth0_udma0->m2s.m2s_q[3].tcrhp = 0xfc0b404c
&eth0_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc0b4050
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc0b4060
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc0b4064
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc0b4068
&eth0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc0b406c
&eth0_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc0b4070
&eth0_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc0b4074
&eth0_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc0b4080
&eth0_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc0b4084
&eth0_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc0b4088
&eth0_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc0b408c
&eth0_udma0->m2s.m2s_q[3].comp_cfg = 0xfc0b40a0
&eth0_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc0b40b0
&eth0_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc0b40c0
&eth0_udma0->m2s.m2s_q[3].read_data_snp = 0xfc0b40d0
&eth0_udma0->m2s.m2s_q[4].desc_pref_cfg = 0xfc0b5000
&eth0_udma0->m2s.m2s_q[4].cfg = 0xfc0b5020
&eth0_udma0->m2s.m2s_q[4].status = 0xfc0b5024
&eth0_udma0->m2s.m2s_q[4].tdrbp_low = 0xfc0b5028
&eth0_udma0->m2s.m2s_q[4].tdrbp_high = 0xfc0b502c
&eth0_udma0->m2s.m2s_q[4].tdrl = 0xfc0b5030
&eth0_udma0->m2s.m2s_q[4].tdrhp = 0xfc0b5034
&eth0_udma0->m2s.m2s_q[4].tdrtp_inc = 0xfc0b5038
&eth0_udma0->m2s.m2s_q[4].tdrtp = 0xfc0b503c
&eth0_udma0->m2s.m2s_q[4].tdcp = 0xfc0b5040
&eth0_udma0->m2s.m2s_q[4].tcrbp_low = 0xfc0b5044
&eth0_udma0->m2s.m2s_q[4].tcrbp_high = 0xfc0b5048
&eth0_udma0->m2s.m2s_q[4].tcrhp = 0xfc0b504c
&eth0_udma0->m2s.m2s_q[4].tcrhp_internal = 0xfc0b5050
&eth0_udma0->m2s.m2s_q[4].rlimit.cfg_1s = 0xfc0b5060
&eth0_udma0->m2s.m2s_q[4].rlimit.cfg_cycle = 0xfc0b5064
&eth0_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_1 = 0xfc0b5068
&eth0_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_2 = 0xfc0b506c
&eth0_udma0->m2s.m2s_q[4].rlimit.sw_ctrl = 0xfc0b5070
&eth0_udma0->m2s.m2s_q[4].rlimit.mask = 0xfc0b5074
&eth0_udma0->m2s.m2s_q[4].dwrr_cfg_1 = 0xfc0b5080
&eth0_udma0->m2s.m2s_q[4].dwrr_cfg_2 = 0xfc0b5084
&eth0_udma0->m2s.m2s_q[4].dwrr_cfg_3 = 0xfc0b5088
&eth0_udma0->m2s.m2s_q[4].dwrr_sw_ctrl = 0xfc0b508c
&eth0_udma0->m2s.m2s_q[4].comp_cfg = 0xfc0b50a0
&eth0_udma0->m2s.m2s_q[4].q_sw_ctrl = 0xfc0b50b0
&eth0_udma0->m2s.m2s_q[4].q_tx_pkt = 0xfc0b50c0
&eth0_udma0->m2s.m2s_q[4].read_data_snp = 0xfc0b50d0
&eth0_udma0->m2s.m2s_q[5].desc_pref_cfg = 0xfc0b6000
&eth0_udma0->m2s.m2s_q[5].cfg = 0xfc0b6020
&eth0_udma0->m2s.m2s_q[5].status = 0xfc0b6024
&eth0_udma0->m2s.m2s_q[5].tdrbp_low = 0xfc0b6028
&eth0_udma0->m2s.m2s_q[5].tdrbp_high = 0xfc0b602c
&eth0_udma0->m2s.m2s_q[5].tdrl = 0xfc0b6030
&eth0_udma0->m2s.m2s_q[5].tdrhp = 0xfc0b6034
&eth0_udma0->m2s.m2s_q[5].tdrtp_inc = 0xfc0b6038
&eth0_udma0->m2s.m2s_q[5].tdrtp = 0xfc0b603c
&eth0_udma0->m2s.m2s_q[5].tdcp = 0xfc0b6040
&eth0_udma0->m2s.m2s_q[5].tcrbp_low = 0xfc0b6044
&eth0_udma0->m2s.m2s_q[5].tcrbp_high = 0xfc0b6048
&eth0_udma0->m2s.m2s_q[5].tcrhp = 0xfc0b604c
&eth0_udma0->m2s.m2s_q[5].tcrhp_internal = 0xfc0b6050
&eth0_udma0->m2s.m2s_q[5].rlimit.cfg_1s = 0xfc0b6060
&eth0_udma0->m2s.m2s_q[5].rlimit.cfg_cycle = 0xfc0b6064
&eth0_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_1 = 0xfc0b6068
&eth0_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_2 = 0xfc0b606c
&eth0_udma0->m2s.m2s_q[5].rlimit.sw_ctrl = 0xfc0b6070
&eth0_udma0->m2s.m2s_q[5].rlimit.mask = 0xfc0b6074
&eth0_udma0->m2s.m2s_q[5].dwrr_cfg_1 = 0xfc0b6080
&eth0_udma0->m2s.m2s_q[5].dwrr_cfg_2 = 0xfc0b6084
&eth0_udma0->m2s.m2s_q[5].dwrr_cfg_3 = 0xfc0b6088
&eth0_udma0->m2s.m2s_q[5].dwrr_sw_ctrl = 0xfc0b608c
&eth0_udma0->m2s.m2s_q[5].comp_cfg = 0xfc0b60a0
&eth0_udma0->m2s.m2s_q[5].q_sw_ctrl = 0xfc0b60b0
&eth0_udma0->m2s.m2s_q[5].q_tx_pkt = 0xfc0b60c0
&eth0_udma0->m2s.m2s_q[5].read_data_snp = 0xfc0b60d0
&eth0_udma0->m2s.m2s_q[6].desc_pref_cfg = 0xfc0b7000
&eth0_udma0->m2s.m2s_q[6].cfg = 0xfc0b7020
&eth0_udma0->m2s.m2s_q[6].status = 0xfc0b7024
&eth0_udma0->m2s.m2s_q[6].tdrbp_low = 0xfc0b7028
&eth0_udma0->m2s.m2s_q[6].tdrbp_high = 0xfc0b702c
&eth0_udma0->m2s.m2s_q[6].tdrl = 0xfc0b7030
&eth0_udma0->m2s.m2s_q[6].tdrhp = 0xfc0b7034
&eth0_udma0->m2s.m2s_q[6].tdrtp_inc = 0xfc0b7038
&eth0_udma0->m2s.m2s_q[6].tdrtp = 0xfc0b703c
&eth0_udma0->m2s.m2s_q[6].tdcp = 0xfc0b7040
&eth0_udma0->m2s.m2s_q[6].tcrbp_low = 0xfc0b7044
&eth0_udma0->m2s.m2s_q[6].tcrbp_high = 0xfc0b7048
&eth0_udma0->m2s.m2s_q[6].tcrhp = 0xfc0b704c
&eth0_udma0->m2s.m2s_q[6].tcrhp_internal = 0xfc0b7050
&eth0_udma0->m2s.m2s_q[6].rlimit.cfg_1s = 0xfc0b7060
&eth0_udma0->m2s.m2s_q[6].rlimit.cfg_cycle = 0xfc0b7064
&eth0_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_1 = 0xfc0b7068
&eth0_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_2 = 0xfc0b706c
&eth0_udma0->m2s.m2s_q[6].rlimit.sw_ctrl = 0xfc0b7070
&eth0_udma0->m2s.m2s_q[6].rlimit.mask = 0xfc0b7074
&eth0_udma0->m2s.m2s_q[6].dwrr_cfg_1 = 0xfc0b7080
&eth0_udma0->m2s.m2s_q[6].dwrr_cfg_2 = 0xfc0b7084
&eth0_udma0->m2s.m2s_q[6].dwrr_cfg_3 = 0xfc0b7088
&eth0_udma0->m2s.m2s_q[6].dwrr_sw_ctrl = 0xfc0b708c
&eth0_udma0->m2s.m2s_q[6].comp_cfg = 0xfc0b70a0
&eth0_udma0->m2s.m2s_q[6].q_sw_ctrl = 0xfc0b70b0
&eth0_udma0->m2s.m2s_q[6].q_tx_pkt = 0xfc0b70c0
&eth0_udma0->m2s.m2s_q[6].read_data_snp = 0xfc0b70d0
&eth0_udma0->m2s.m2s_q[7].desc_pref_cfg = 0xfc0b8000
&eth0_udma0->m2s.m2s_q[7].cfg = 0xfc0b8020
&eth0_udma0->m2s.m2s_q[7].status = 0xfc0b8024
&eth0_udma0->m2s.m2s_q[7].tdrbp_low = 0xfc0b8028
&eth0_udma0->m2s.m2s_q[7].tdrbp_high = 0xfc0b802c
&eth0_udma0->m2s.m2s_q[7].tdrl = 0xfc0b8030
&eth0_udma0->m2s.m2s_q[7].tdrhp = 0xfc0b8034
&eth0_udma0->m2s.m2s_q[7].tdrtp_inc = 0xfc0b8038
&eth0_udma0->m2s.m2s_q[7].tdrtp = 0xfc0b803c
&eth0_udma0->m2s.m2s_q[7].tdcp = 0xfc0b8040
&eth0_udma0->m2s.m2s_q[7].tcrbp_low = 0xfc0b8044
&eth0_udma0->m2s.m2s_q[7].tcrbp_high = 0xfc0b8048
&eth0_udma0->m2s.m2s_q[7].tcrhp = 0xfc0b804c
&eth0_udma0->m2s.m2s_q[7].tcrhp_internal = 0xfc0b8050
&eth0_udma0->m2s.m2s_q[7].rlimit.cfg_1s = 0xfc0b8060
&eth0_udma0->m2s.m2s_q[7].rlimit.cfg_cycle = 0xfc0b8064
&eth0_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_1 = 0xfc0b8068
&eth0_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_2 = 0xfc0b806c
&eth0_udma0->m2s.m2s_q[7].rlimit.sw_ctrl = 0xfc0b8070
&eth0_udma0->m2s.m2s_q[7].rlimit.mask = 0xfc0b8074
&eth0_udma0->m2s.m2s_q[7].dwrr_cfg_1 = 0xfc0b8080
&eth0_udma0->m2s.m2s_q[7].dwrr_cfg_2 = 0xfc0b8084
&eth0_udma0->m2s.m2s_q[7].dwrr_cfg_3 = 0xfc0b8088
&eth0_udma0->m2s.m2s_q[7].dwrr_sw_ctrl = 0xfc0b808c
&eth0_udma0->m2s.m2s_q[7].comp_cfg = 0xfc0b80a0
&eth0_udma0->m2s.m2s_q[7].q_sw_ctrl = 0xfc0b80b0
&eth0_udma0->m2s.m2s_q[7].q_tx_pkt = 0xfc0b80c0
&eth0_udma0->m2s.m2s_q[7].read_data_snp = 0xfc0b80d0
&eth0_udma0->m2s.m2s_q[8].desc_pref_cfg = 0xfc0b9000
&eth0_udma0->m2s.m2s_q[8].cfg = 0xfc0b9020
&eth0_udma0->m2s.m2s_q[8].status = 0xfc0b9024
&eth0_udma0->m2s.m2s_q[8].tdrbp_low = 0xfc0b9028
&eth0_udma0->m2s.m2s_q[8].tdrbp_high = 0xfc0b902c
&eth0_udma0->m2s.m2s_q[8].tdrl = 0xfc0b9030
&eth0_udma0->m2s.m2s_q[8].tdrhp = 0xfc0b9034
&eth0_udma0->m2s.m2s_q[8].tdrtp_inc = 0xfc0b9038
&eth0_udma0->m2s.m2s_q[8].tdrtp = 0xfc0b903c
&eth0_udma0->m2s.m2s_q[8].tdcp = 0xfc0b9040
&eth0_udma0->m2s.m2s_q[8].tcrbp_low = 0xfc0b9044
&eth0_udma0->m2s.m2s_q[8].tcrbp_high = 0xfc0b9048
&eth0_udma0->m2s.m2s_q[8].tcrhp = 0xfc0b904c
&eth0_udma0->m2s.m2s_q[8].tcrhp_internal = 0xfc0b9050
&eth0_udma0->m2s.m2s_q[8].rlimit.cfg_1s = 0xfc0b9060
&eth0_udma0->m2s.m2s_q[8].rlimit.cfg_cycle = 0xfc0b9064
&eth0_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_1 = 0xfc0b9068
&eth0_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_2 = 0xfc0b906c
&eth0_udma0->m2s.m2s_q[8].rlimit.sw_ctrl = 0xfc0b9070
&eth0_udma0->m2s.m2s_q[8].rlimit.mask = 0xfc0b9074
&eth0_udma0->m2s.m2s_q[8].dwrr_cfg_1 = 0xfc0b9080
&eth0_udma0->m2s.m2s_q[8].dwrr_cfg_2 = 0xfc0b9084
&eth0_udma0->m2s.m2s_q[8].dwrr_cfg_3 = 0xfc0b9088
&eth0_udma0->m2s.m2s_q[8].dwrr_sw_ctrl = 0xfc0b908c
&eth0_udma0->m2s.m2s_q[8].comp_cfg = 0xfc0b90a0
&eth0_udma0->m2s.m2s_q[8].q_sw_ctrl = 0xfc0b90b0
&eth0_udma0->m2s.m2s_q[8].q_tx_pkt = 0xfc0b90c0
&eth0_udma0->m2s.m2s_q[8].read_data_snp = 0xfc0b90d0
&eth0_udma0->m2s.m2s_q[9].desc_pref_cfg = 0xfc0ba000
&eth0_udma0->m2s.m2s_q[9].cfg = 0xfc0ba020
&eth0_udma0->m2s.m2s_q[9].status = 0xfc0ba024
&eth0_udma0->m2s.m2s_q[9].tdrbp_low = 0xfc0ba028
&eth0_udma0->m2s.m2s_q[9].tdrbp_high = 0xfc0ba02c
&eth0_udma0->m2s.m2s_q[9].tdrl = 0xfc0ba030
&eth0_udma0->m2s.m2s_q[9].tdrhp = 0xfc0ba034
&eth0_udma0->m2s.m2s_q[9].tdrtp_inc = 0xfc0ba038
&eth0_udma0->m2s.m2s_q[9].tdrtp = 0xfc0ba03c
&eth0_udma0->m2s.m2s_q[9].tdcp = 0xfc0ba040
&eth0_udma0->m2s.m2s_q[9].tcrbp_low = 0xfc0ba044
&eth0_udma0->m2s.m2s_q[9].tcrbp_high = 0xfc0ba048
&eth0_udma0->m2s.m2s_q[9].tcrhp = 0xfc0ba04c
&eth0_udma0->m2s.m2s_q[9].tcrhp_internal = 0xfc0ba050
&eth0_udma0->m2s.m2s_q[9].rlimit.cfg_1s = 0xfc0ba060
&eth0_udma0->m2s.m2s_q[9].rlimit.cfg_cycle = 0xfc0ba064
&eth0_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_1 = 0xfc0ba068
&eth0_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_2 = 0xfc0ba06c
&eth0_udma0->m2s.m2s_q[9].rlimit.sw_ctrl = 0xfc0ba070
&eth0_udma0->m2s.m2s_q[9].rlimit.mask = 0xfc0ba074
&eth0_udma0->m2s.m2s_q[9].dwrr_cfg_1 = 0xfc0ba080
&eth0_udma0->m2s.m2s_q[9].dwrr_cfg_2 = 0xfc0ba084
&eth0_udma0->m2s.m2s_q[9].dwrr_cfg_3 = 0xfc0ba088
&eth0_udma0->m2s.m2s_q[9].dwrr_sw_ctrl = 0xfc0ba08c
&eth0_udma0->m2s.m2s_q[9].comp_cfg = 0xfc0ba0a0
&eth0_udma0->m2s.m2s_q[9].q_sw_ctrl = 0xfc0ba0b0
&eth0_udma0->m2s.m2s_q[9].q_tx_pkt = 0xfc0ba0c0
&eth0_udma0->m2s.m2s_q[9].read_data_snp = 0xfc0ba0d0
&eth0_udma0->m2s.m2s_q[10].desc_pref_cfg = 0xfc0bb000
&eth0_udma0->m2s.m2s_q[10].cfg = 0xfc0bb020
&eth0_udma0->m2s.m2s_q[10].status = 0xfc0bb024
&eth0_udma0->m2s.m2s_q[10].tdrbp_low = 0xfc0bb028
&eth0_udma0->m2s.m2s_q[10].tdrbp_high = 0xfc0bb02c
&eth0_udma0->m2s.m2s_q[10].tdrl = 0xfc0bb030
&eth0_udma0->m2s.m2s_q[10].tdrhp = 0xfc0bb034
&eth0_udma0->m2s.m2s_q[10].tdrtp_inc = 0xfc0bb038
&eth0_udma0->m2s.m2s_q[10].tdrtp = 0xfc0bb03c
&eth0_udma0->m2s.m2s_q[10].tdcp = 0xfc0bb040
&eth0_udma0->m2s.m2s_q[10].tcrbp_low = 0xfc0bb044
&eth0_udma0->m2s.m2s_q[10].tcrbp_high = 0xfc0bb048
&eth0_udma0->m2s.m2s_q[10].tcrhp = 0xfc0bb04c
&eth0_udma0->m2s.m2s_q[10].tcrhp_internal = 0xfc0bb050
&eth0_udma0->m2s.m2s_q[10].rlimit.cfg_1s = 0xfc0bb060
&eth0_udma0->m2s.m2s_q[10].rlimit.cfg_cycle = 0xfc0bb064
&eth0_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_1 = 0xfc0bb068
&eth0_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_2 = 0xfc0bb06c
&eth0_udma0->m2s.m2s_q[10].rlimit.sw_ctrl = 0xfc0bb070
&eth0_udma0->m2s.m2s_q[10].rlimit.mask = 0xfc0bb074
&eth0_udma0->m2s.m2s_q[10].dwrr_cfg_1 = 0xfc0bb080
&eth0_udma0->m2s.m2s_q[10].dwrr_cfg_2 = 0xfc0bb084
&eth0_udma0->m2s.m2s_q[10].dwrr_cfg_3 = 0xfc0bb088
&eth0_udma0->m2s.m2s_q[10].dwrr_sw_ctrl = 0xfc0bb08c
&eth0_udma0->m2s.m2s_q[10].comp_cfg = 0xfc0bb0a0
&eth0_udma0->m2s.m2s_q[10].q_sw_ctrl = 0xfc0bb0b0
&eth0_udma0->m2s.m2s_q[10].q_tx_pkt = 0xfc0bb0c0
&eth0_udma0->m2s.m2s_q[10].read_data_snp = 0xfc0bb0d0
&eth0_udma0->m2s.m2s_q[11].desc_pref_cfg = 0xfc0bc000
&eth0_udma0->m2s.m2s_q[11].cfg = 0xfc0bc020
&eth0_udma0->m2s.m2s_q[11].status = 0xfc0bc024
&eth0_udma0->m2s.m2s_q[11].tdrbp_low = 0xfc0bc028
&eth0_udma0->m2s.m2s_q[11].tdrbp_high = 0xfc0bc02c
&eth0_udma0->m2s.m2s_q[11].tdrl = 0xfc0bc030
&eth0_udma0->m2s.m2s_q[11].tdrhp = 0xfc0bc034
&eth0_udma0->m2s.m2s_q[11].tdrtp_inc = 0xfc0bc038
&eth0_udma0->m2s.m2s_q[11].tdrtp = 0xfc0bc03c
&eth0_udma0->m2s.m2s_q[11].tdcp = 0xfc0bc040
&eth0_udma0->m2s.m2s_q[11].tcrbp_low = 0xfc0bc044
&eth0_udma0->m2s.m2s_q[11].tcrbp_high = 0xfc0bc048
&eth0_udma0->m2s.m2s_q[11].tcrhp = 0xfc0bc04c
&eth0_udma0->m2s.m2s_q[11].tcrhp_internal = 0xfc0bc050
&eth0_udma0->m2s.m2s_q[11].rlimit.cfg_1s = 0xfc0bc060
&eth0_udma0->m2s.m2s_q[11].rlimit.cfg_cycle = 0xfc0bc064
&eth0_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_1 = 0xfc0bc068
&eth0_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_2 = 0xfc0bc06c
&eth0_udma0->m2s.m2s_q[11].rlimit.sw_ctrl = 0xfc0bc070
&eth0_udma0->m2s.m2s_q[11].rlimit.mask = 0xfc0bc074
&eth0_udma0->m2s.m2s_q[11].dwrr_cfg_1 = 0xfc0bc080
&eth0_udma0->m2s.m2s_q[11].dwrr_cfg_2 = 0xfc0bc084
&eth0_udma0->m2s.m2s_q[11].dwrr_cfg_3 = 0xfc0bc088
&eth0_udma0->m2s.m2s_q[11].dwrr_sw_ctrl = 0xfc0bc08c
&eth0_udma0->m2s.m2s_q[11].comp_cfg = 0xfc0bc0a0
&eth0_udma0->m2s.m2s_q[11].q_sw_ctrl = 0xfc0bc0b0
&eth0_udma0->m2s.m2s_q[11].q_tx_pkt = 0xfc0bc0c0
&eth0_udma0->m2s.m2s_q[11].read_data_snp = 0xfc0bc0d0
&eth0_udma0->m2s.m2s_q[12].desc_pref_cfg = 0xfc0bd000
&eth0_udma0->m2s.m2s_q[12].cfg = 0xfc0bd020
&eth0_udma0->m2s.m2s_q[12].status = 0xfc0bd024
&eth0_udma0->m2s.m2s_q[12].tdrbp_low = 0xfc0bd028
&eth0_udma0->m2s.m2s_q[12].tdrbp_high = 0xfc0bd02c
&eth0_udma0->m2s.m2s_q[12].tdrl = 0xfc0bd030
&eth0_udma0->m2s.m2s_q[12].tdrhp = 0xfc0bd034
&eth0_udma0->m2s.m2s_q[12].tdrtp_inc = 0xfc0bd038
&eth0_udma0->m2s.m2s_q[12].tdrtp = 0xfc0bd03c
&eth0_udma0->m2s.m2s_q[12].tdcp = 0xfc0bd040
&eth0_udma0->m2s.m2s_q[12].tcrbp_low = 0xfc0bd044
&eth0_udma0->m2s.m2s_q[12].tcrbp_high = 0xfc0bd048
&eth0_udma0->m2s.m2s_q[12].tcrhp = 0xfc0bd04c
&eth0_udma0->m2s.m2s_q[12].tcrhp_internal = 0xfc0bd050
&eth0_udma0->m2s.m2s_q[12].rlimit.cfg_1s = 0xfc0bd060
&eth0_udma0->m2s.m2s_q[12].rlimit.cfg_cycle = 0xfc0bd064
&eth0_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_1 = 0xfc0bd068
&eth0_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_2 = 0xfc0bd06c
&eth0_udma0->m2s.m2s_q[12].rlimit.sw_ctrl = 0xfc0bd070
&eth0_udma0->m2s.m2s_q[12].rlimit.mask = 0xfc0bd074
&eth0_udma0->m2s.m2s_q[12].dwrr_cfg_1 = 0xfc0bd080
&eth0_udma0->m2s.m2s_q[12].dwrr_cfg_2 = 0xfc0bd084
&eth0_udma0->m2s.m2s_q[12].dwrr_cfg_3 = 0xfc0bd088
&eth0_udma0->m2s.m2s_q[12].dwrr_sw_ctrl = 0xfc0bd08c
&eth0_udma0->m2s.m2s_q[12].comp_cfg = 0xfc0bd0a0
&eth0_udma0->m2s.m2s_q[12].q_sw_ctrl = 0xfc0bd0b0
&eth0_udma0->m2s.m2s_q[12].q_tx_pkt = 0xfc0bd0c0
&eth0_udma0->m2s.m2s_q[12].read_data_snp = 0xfc0bd0d0
&eth0_udma0->m2s.m2s_q[13].desc_pref_cfg = 0xfc0be000
&eth0_udma0->m2s.m2s_q[13].cfg = 0xfc0be020
&eth0_udma0->m2s.m2s_q[13].status = 0xfc0be024
&eth0_udma0->m2s.m2s_q[13].tdrbp_low = 0xfc0be028
&eth0_udma0->m2s.m2s_q[13].tdrbp_high = 0xfc0be02c
&eth0_udma0->m2s.m2s_q[13].tdrl = 0xfc0be030
&eth0_udma0->m2s.m2s_q[13].tdrhp = 0xfc0be034
&eth0_udma0->m2s.m2s_q[13].tdrtp_inc = 0xfc0be038
&eth0_udma0->m2s.m2s_q[13].tdrtp = 0xfc0be03c
&eth0_udma0->m2s.m2s_q[13].tdcp = 0xfc0be040
&eth0_udma0->m2s.m2s_q[13].tcrbp_low = 0xfc0be044
&eth0_udma0->m2s.m2s_q[13].tcrbp_high = 0xfc0be048
&eth0_udma0->m2s.m2s_q[13].tcrhp = 0xfc0be04c
&eth0_udma0->m2s.m2s_q[13].tcrhp_internal = 0xfc0be050
&eth0_udma0->m2s.m2s_q[13].rlimit.cfg_1s = 0xfc0be060
&eth0_udma0->m2s.m2s_q[13].rlimit.cfg_cycle = 0xfc0be064
&eth0_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_1 = 0xfc0be068
&eth0_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_2 = 0xfc0be06c
&eth0_udma0->m2s.m2s_q[13].rlimit.sw_ctrl = 0xfc0be070
&eth0_udma0->m2s.m2s_q[13].rlimit.mask = 0xfc0be074
&eth0_udma0->m2s.m2s_q[13].dwrr_cfg_1 = 0xfc0be080
&eth0_udma0->m2s.m2s_q[13].dwrr_cfg_2 = 0xfc0be084
&eth0_udma0->m2s.m2s_q[13].dwrr_cfg_3 = 0xfc0be088
&eth0_udma0->m2s.m2s_q[13].dwrr_sw_ctrl = 0xfc0be08c
&eth0_udma0->m2s.m2s_q[13].comp_cfg = 0xfc0be0a0
&eth0_udma0->m2s.m2s_q[13].q_sw_ctrl = 0xfc0be0b0
&eth0_udma0->m2s.m2s_q[13].q_tx_pkt = 0xfc0be0c0
&eth0_udma0->m2s.m2s_q[13].read_data_snp = 0xfc0be0d0
&eth0_udma0->m2s.m2s_q[14].desc_pref_cfg = 0xfc0bf000
&eth0_udma0->m2s.m2s_q[14].cfg = 0xfc0bf020
&eth0_udma0->m2s.m2s_q[14].status = 0xfc0bf024
&eth0_udma0->m2s.m2s_q[14].tdrbp_low = 0xfc0bf028
&eth0_udma0->m2s.m2s_q[14].tdrbp_high = 0xfc0bf02c
&eth0_udma0->m2s.m2s_q[14].tdrl = 0xfc0bf030
&eth0_udma0->m2s.m2s_q[14].tdrhp = 0xfc0bf034
&eth0_udma0->m2s.m2s_q[14].tdrtp_inc = 0xfc0bf038
&eth0_udma0->m2s.m2s_q[14].tdrtp = 0xfc0bf03c
&eth0_udma0->m2s.m2s_q[14].tdcp = 0xfc0bf040
&eth0_udma0->m2s.m2s_q[14].tcrbp_low = 0xfc0bf044
&eth0_udma0->m2s.m2s_q[14].tcrbp_high = 0xfc0bf048
&eth0_udma0->m2s.m2s_q[14].tcrhp = 0xfc0bf04c
&eth0_udma0->m2s.m2s_q[14].tcrhp_internal = 0xfc0bf050
&eth0_udma0->m2s.m2s_q[14].rlimit.cfg_1s = 0xfc0bf060
&eth0_udma0->m2s.m2s_q[14].rlimit.cfg_cycle = 0xfc0bf064
&eth0_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_1 = 0xfc0bf068
&eth0_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_2 = 0xfc0bf06c
&eth0_udma0->m2s.m2s_q[14].rlimit.sw_ctrl = 0xfc0bf070
&eth0_udma0->m2s.m2s_q[14].rlimit.mask = 0xfc0bf074
&eth0_udma0->m2s.m2s_q[14].dwrr_cfg_1 = 0xfc0bf080
&eth0_udma0->m2s.m2s_q[14].dwrr_cfg_2 = 0xfc0bf084
&eth0_udma0->m2s.m2s_q[14].dwrr_cfg_3 = 0xfc0bf088
&eth0_udma0->m2s.m2s_q[14].dwrr_sw_ctrl = 0xfc0bf08c
&eth0_udma0->m2s.m2s_q[14].comp_cfg = 0xfc0bf0a0
&eth0_udma0->m2s.m2s_q[14].q_sw_ctrl = 0xfc0bf0b0
&eth0_udma0->m2s.m2s_q[14].q_tx_pkt = 0xfc0bf0c0
&eth0_udma0->m2s.m2s_q[14].read_data_snp = 0xfc0bf0d0
&eth0_udma0->m2s.m2s_q[15].desc_pref_cfg = 0xfc0c0000
&eth0_udma0->m2s.m2s_q[15].cfg = 0xfc0c0020
&eth0_udma0->m2s.m2s_q[15].status = 0xfc0c0024
&eth0_udma0->m2s.m2s_q[15].tdrbp_low = 0xfc0c0028
&eth0_udma0->m2s.m2s_q[15].tdrbp_high = 0xfc0c002c
&eth0_udma0->m2s.m2s_q[15].tdrl = 0xfc0c0030
&eth0_udma0->m2s.m2s_q[15].tdrhp = 0xfc0c0034
&eth0_udma0->m2s.m2s_q[15].tdrtp_inc = 0xfc0c0038
&eth0_udma0->m2s.m2s_q[15].tdrtp = 0xfc0c003c
&eth0_udma0->m2s.m2s_q[15].tdcp = 0xfc0c0040
&eth0_udma0->m2s.m2s_q[15].tcrbp_low = 0xfc0c0044
&eth0_udma0->m2s.m2s_q[15].tcrbp_high = 0xfc0c0048
&eth0_udma0->m2s.m2s_q[15].tcrhp = 0xfc0c004c
&eth0_udma0->m2s.m2s_q[15].tcrhp_internal = 0xfc0c0050
&eth0_udma0->m2s.m2s_q[15].rlimit.cfg_1s = 0xfc0c0060
&eth0_udma0->m2s.m2s_q[15].rlimit.cfg_cycle = 0xfc0c0064
&eth0_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_1 = 0xfc0c0068
&eth0_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_2 = 0xfc0c006c
&eth0_udma0->m2s.m2s_q[15].rlimit.sw_ctrl = 0xfc0c0070
&eth0_udma0->m2s.m2s_q[15].rlimit.mask = 0xfc0c0074
&eth0_udma0->m2s.m2s_q[15].dwrr_cfg_1 = 0xfc0c0080
&eth0_udma0->m2s.m2s_q[15].dwrr_cfg_2 = 0xfc0c0084
&eth0_udma0->m2s.m2s_q[15].dwrr_cfg_3 = 0xfc0c0088
&eth0_udma0->m2s.m2s_q[15].dwrr_sw_ctrl = 0xfc0c008c
&eth0_udma0->m2s.m2s_q[15].comp_cfg = 0xfc0c00a0
&eth0_udma0->m2s.m2s_q[15].q_sw_ctrl = 0xfc0c00b0
&eth0_udma0->m2s.m2s_q[15].q_tx_pkt = 0xfc0c00c0
&eth0_udma0->m2s.m2s_q[15].read_data_snp = 0xfc0c00d0
&eth0_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc0d0100
&eth0_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc0d0104
&eth0_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc0d0108
&eth0_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc0d010c
&eth0_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc0d0110
&eth0_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc0d0114
&eth0_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc0d0118
&eth0_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc0d011c
&eth0_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc0d0120
&eth0_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc0d0124
&eth0_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc0d0128
&eth0_udma0->s2m.s2m.state = 0xfc0d0200
&eth0_udma0->s2m.s2m.change_state = 0xfc0d0204
&eth0_udma0->s2m.s2m.err_log_mask = 0xfc0d020c
&eth0_udma0->s2m.s2m.log_0 = 0xfc0d0214
&eth0_udma0->s2m.s2m.log_1 = 0xfc0d0218
&eth0_udma0->s2m.s2m.log_2 = 0xfc0d021c
&eth0_udma0->s2m.s2m.log_3 = 0xfc0d0220
&eth0_udma0->s2m.s2m.clear_err_log = 0xfc0d0224
&eth0_udma0->s2m.s2m.s_data_fifo_status = 0xfc0d0228
&eth0_udma0->s2m.s2m.s_header_fifo_status = 0xfc0d022c
&eth0_udma0->s2m.s2m.axi_data_fifo_status = 0xfc0d0230
&eth0_udma0->s2m.s2m.unack_fifo_status = 0xfc0d0234
&eth0_udma0->s2m.s2m.indirect_ctrl = 0xfc0d0238
&eth0_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc0d023c
&eth0_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc0d0240
&eth0_udma0->s2m.s2m.clear_ctrl = 0xfc0d0244
&eth0_udma0->s2m.s2m.check_en = 0xfc0d0248
&eth0_udma0->s2m.s2m.fifo_en = 0xfc0d024c
&eth0_udma0->s2m.s2m.stream_cfg = 0xfc0d0250
&eth0_udma0->s2m.s2m.pref_queue_en = 0xfc0d0254
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc0d0300
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc0d0304
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc0d0308
&eth0_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc0d030c
&eth0_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc0d0340
&eth0_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc0d0344
&eth0_udma0->s2m.s2m_comp.cfg_1c = 0xfc0d0380
&eth0_udma0->s2m.s2m_comp.cfg_2c = 0xfc0d0384
&eth0_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc0d038c
&eth0_udma0->s2m.s2m_stat.drop_pkt = 0xfc0d0504
&eth0_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc0d0508
&eth0_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc0d050c
&eth0_udma0->s2m.s2m_stat.prefed_desc = 0xfc0d0510
&eth0_udma0->s2m.s2m_stat.comp_pkt = 0xfc0d0514
&eth0_udma0->s2m.s2m_stat.comp_desc = 0xfc0d0518
&eth0_udma0->s2m.s2m_stat.ack_pkts = 0xfc0d051c
&eth0_udma0->s2m.s2m_feature.reg_1 = 0xfc0d0600
&eth0_udma0->s2m.s2m_feature.reg_2 = 0xfc0d0604
&eth0_udma0->s2m.s2m_feature.reg_3 = 0xfc0d0608
&eth0_udma0->s2m.s2m_feature.reg_4 = 0xfc0d060c
&eth0_udma0->s2m.s2m_feature.reg_5 = 0xfc0d0610
&eth0_udma0->s2m.s2m_feature.reg_6 = 0xfc0d0614
&eth0_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc0d1000
&eth0_udma0->s2m.s2m_q[0].cfg = 0xfc0d1020
&eth0_udma0->s2m.s2m_q[0].status = 0xfc0d1024
&eth0_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc0d1028
&eth0_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc0d102c
&eth0_udma0->s2m.s2m_q[0].rdrl = 0xfc0d1030
&eth0_udma0->s2m.s2m_q[0].rdrhp = 0xfc0d1034
&eth0_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc0d1038
&eth0_udma0->s2m.s2m_q[0].rdrtp = 0xfc0d103c
&eth0_udma0->s2m.s2m_q[0].rdcp = 0xfc0d1040
&eth0_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc0d1044
&eth0_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc0d1048
&eth0_udma0->s2m.s2m_q[0].rcrhp = 0xfc0d104c
&eth0_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc0d1050
&eth0_udma0->s2m.s2m_q[0].comp_cfg = 0xfc0d1054
&eth0_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc0d1058
&eth0_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc0d105c
&eth0_udma0->s2m.s2m_q[0].qos_cfg = 0xfc0d1060
&eth0_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc0d1064
&eth0_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc0d1068
&eth0_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc0d2000
&eth0_udma0->s2m.s2m_q[1].cfg = 0xfc0d2020
&eth0_udma0->s2m.s2m_q[1].status = 0xfc0d2024
&eth0_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc0d2028
&eth0_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc0d202c
&eth0_udma0->s2m.s2m_q[1].rdrl = 0xfc0d2030
&eth0_udma0->s2m.s2m_q[1].rdrhp = 0xfc0d2034
&eth0_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc0d2038
&eth0_udma0->s2m.s2m_q[1].rdrtp = 0xfc0d203c
&eth0_udma0->s2m.s2m_q[1].rdcp = 0xfc0d2040
&eth0_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc0d2044
&eth0_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc0d2048
&eth0_udma0->s2m.s2m_q[1].rcrhp = 0xfc0d204c
&eth0_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc0d2050
&eth0_udma0->s2m.s2m_q[1].comp_cfg = 0xfc0d2054
&eth0_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc0d2058
&eth0_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc0d205c
&eth0_udma0->s2m.s2m_q[1].qos_cfg = 0xfc0d2060
&eth0_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc0d2064
&eth0_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc0d2068
&eth0_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc0d3000
&eth0_udma0->s2m.s2m_q[2].cfg = 0xfc0d3020
&eth0_udma0->s2m.s2m_q[2].status = 0xfc0d3024
&eth0_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc0d3028
&eth0_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc0d302c
&eth0_udma0->s2m.s2m_q[2].rdrl = 0xfc0d3030
&eth0_udma0->s2m.s2m_q[2].rdrhp = 0xfc0d3034
&eth0_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc0d3038
&eth0_udma0->s2m.s2m_q[2].rdrtp = 0xfc0d303c
&eth0_udma0->s2m.s2m_q[2].rdcp = 0xfc0d3040
&eth0_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc0d3044
&eth0_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc0d3048
&eth0_udma0->s2m.s2m_q[2].rcrhp = 0xfc0d304c
&eth0_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc0d3050
&eth0_udma0->s2m.s2m_q[2].comp_cfg = 0xfc0d3054
&eth0_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc0d3058
&eth0_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc0d305c
&eth0_udma0->s2m.s2m_q[2].qos_cfg = 0xfc0d3060
&eth0_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc0d3064
&eth0_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc0d3068
&eth0_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc0d4000
&eth0_udma0->s2m.s2m_q[3].cfg = 0xfc0d4020
&eth0_udma0->s2m.s2m_q[3].status = 0xfc0d4024
&eth0_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc0d4028
&eth0_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc0d402c
&eth0_udma0->s2m.s2m_q[3].rdrl = 0xfc0d4030
&eth0_udma0->s2m.s2m_q[3].rdrhp = 0xfc0d4034
&eth0_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc0d4038
&eth0_udma0->s2m.s2m_q[3].rdrtp = 0xfc0d403c
&eth0_udma0->s2m.s2m_q[3].rdcp = 0xfc0d4040
&eth0_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc0d4044
&eth0_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc0d4048
&eth0_udma0->s2m.s2m_q[3].rcrhp = 0xfc0d404c
&eth0_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc0d4050
&eth0_udma0->s2m.s2m_q[3].comp_cfg = 0xfc0d4054
&eth0_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc0d4058
&eth0_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc0d405c
&eth0_udma0->s2m.s2m_q[3].qos_cfg = 0xfc0d4060
&eth0_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc0d4064
&eth0_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc0d4068
&eth0_udma0->s2m.s2m_q[4].desc_pref_cfg = 0xfc0d5000
&eth0_udma0->s2m.s2m_q[4].cfg = 0xfc0d5020
&eth0_udma0->s2m.s2m_q[4].status = 0xfc0d5024
&eth0_udma0->s2m.s2m_q[4].rdrbp_low = 0xfc0d5028
&eth0_udma0->s2m.s2m_q[4].rdrbp_high = 0xfc0d502c
&eth0_udma0->s2m.s2m_q[4].rdrl = 0xfc0d5030
&eth0_udma0->s2m.s2m_q[4].rdrhp = 0xfc0d5034
&eth0_udma0->s2m.s2m_q[4].rdrtp_inc = 0xfc0d5038
&eth0_udma0->s2m.s2m_q[4].rdrtp = 0xfc0d503c
&eth0_udma0->s2m.s2m_q[4].rdcp = 0xfc0d5040
&eth0_udma0->s2m.s2m_q[4].rcrbp_low = 0xfc0d5044
&eth0_udma0->s2m.s2m_q[4].rcrbp_high = 0xfc0d5048
&eth0_udma0->s2m.s2m_q[4].rcrhp = 0xfc0d504c
&eth0_udma0->s2m.s2m_q[4].rcrhp_internal = 0xfc0d5050
&eth0_udma0->s2m.s2m_q[4].comp_cfg = 0xfc0d5054
&eth0_udma0->s2m.s2m_q[4].comp_cfg_2 = 0xfc0d5058
&eth0_udma0->s2m.s2m_q[4].pkt_cfg = 0xfc0d505c
&eth0_udma0->s2m.s2m_q[4].qos_cfg = 0xfc0d5060
&eth0_udma0->s2m.s2m_q[4].q_sw_ctrl = 0xfc0d5064
&eth0_udma0->s2m.s2m_q[4].q_rx_pkt = 0xfc0d5068
&eth0_udma0->s2m.s2m_q[5].desc_pref_cfg = 0xfc0d6000
&eth0_udma0->s2m.s2m_q[5].cfg = 0xfc0d6020
&eth0_udma0->s2m.s2m_q[5].status = 0xfc0d6024
&eth0_udma0->s2m.s2m_q[5].rdrbp_low = 0xfc0d6028
&eth0_udma0->s2m.s2m_q[5].rdrbp_high = 0xfc0d602c
&eth0_udma0->s2m.s2m_q[5].rdrl = 0xfc0d6030
&eth0_udma0->s2m.s2m_q[5].rdrhp = 0xfc0d6034
&eth0_udma0->s2m.s2m_q[5].rdrtp_inc = 0xfc0d6038
&eth0_udma0->s2m.s2m_q[5].rdrtp = 0xfc0d603c
&eth0_udma0->s2m.s2m_q[5].rdcp = 0xfc0d6040
&eth0_udma0->s2m.s2m_q[5].rcrbp_low = 0xfc0d6044
&eth0_udma0->s2m.s2m_q[5].rcrbp_high = 0xfc0d6048
&eth0_udma0->s2m.s2m_q[5].rcrhp = 0xfc0d604c
&eth0_udma0->s2m.s2m_q[5].rcrhp_internal = 0xfc0d6050
&eth0_udma0->s2m.s2m_q[5].comp_cfg = 0xfc0d6054
&eth0_udma0->s2m.s2m_q[5].comp_cfg_2 = 0xfc0d6058
&eth0_udma0->s2m.s2m_q[5].pkt_cfg = 0xfc0d605c
&eth0_udma0->s2m.s2m_q[5].qos_cfg = 0xfc0d6060
&eth0_udma0->s2m.s2m_q[5].q_sw_ctrl = 0xfc0d6064
&eth0_udma0->s2m.s2m_q[5].q_rx_pkt = 0xfc0d6068
&eth0_udma0->s2m.s2m_q[6].desc_pref_cfg = 0xfc0d7000
&eth0_udma0->s2m.s2m_q[6].cfg = 0xfc0d7020
&eth0_udma0->s2m.s2m_q[6].status = 0xfc0d7024
&eth0_udma0->s2m.s2m_q[6].rdrbp_low = 0xfc0d7028
&eth0_udma0->s2m.s2m_q[6].rdrbp_high = 0xfc0d702c
&eth0_udma0->s2m.s2m_q[6].rdrl = 0xfc0d7030
&eth0_udma0->s2m.s2m_q[6].rdrhp = 0xfc0d7034
&eth0_udma0->s2m.s2m_q[6].rdrtp_inc = 0xfc0d7038
&eth0_udma0->s2m.s2m_q[6].rdrtp = 0xfc0d703c
&eth0_udma0->s2m.s2m_q[6].rdcp = 0xfc0d7040
&eth0_udma0->s2m.s2m_q[6].rcrbp_low = 0xfc0d7044
&eth0_udma0->s2m.s2m_q[6].rcrbp_high = 0xfc0d7048
&eth0_udma0->s2m.s2m_q[6].rcrhp = 0xfc0d704c
&eth0_udma0->s2m.s2m_q[6].rcrhp_internal = 0xfc0d7050
&eth0_udma0->s2m.s2m_q[6].comp_cfg = 0xfc0d7054
&eth0_udma0->s2m.s2m_q[6].comp_cfg_2 = 0xfc0d7058
&eth0_udma0->s2m.s2m_q[6].pkt_cfg = 0xfc0d705c
&eth0_udma0->s2m.s2m_q[6].qos_cfg = 0xfc0d7060
&eth0_udma0->s2m.s2m_q[6].q_sw_ctrl = 0xfc0d7064
&eth0_udma0->s2m.s2m_q[6].q_rx_pkt = 0xfc0d7068
&eth0_udma0->s2m.s2m_q[7].desc_pref_cfg = 0xfc0d8000
&eth0_udma0->s2m.s2m_q[7].cfg = 0xfc0d8020
&eth0_udma0->s2m.s2m_q[7].status = 0xfc0d8024
&eth0_udma0->s2m.s2m_q[7].rdrbp_low = 0xfc0d8028
&eth0_udma0->s2m.s2m_q[7].rdrbp_high = 0xfc0d802c
&eth0_udma0->s2m.s2m_q[7].rdrl = 0xfc0d8030
&eth0_udma0->s2m.s2m_q[7].rdrhp = 0xfc0d8034
&eth0_udma0->s2m.s2m_q[7].rdrtp_inc = 0xfc0d8038
&eth0_udma0->s2m.s2m_q[7].rdrtp = 0xfc0d803c
&eth0_udma0->s2m.s2m_q[7].rdcp = 0xfc0d8040
&eth0_udma0->s2m.s2m_q[7].rcrbp_low = 0xfc0d8044
&eth0_udma0->s2m.s2m_q[7].rcrbp_high = 0xfc0d8048
&eth0_udma0->s2m.s2m_q[7].rcrhp = 0xfc0d804c
&eth0_udma0->s2m.s2m_q[7].rcrhp_internal = 0xfc0d8050
&eth0_udma0->s2m.s2m_q[7].comp_cfg = 0xfc0d8054
&eth0_udma0->s2m.s2m_q[7].comp_cfg_2 = 0xfc0d8058
&eth0_udma0->s2m.s2m_q[7].pkt_cfg = 0xfc0d805c
&eth0_udma0->s2m.s2m_q[7].qos_cfg = 0xfc0d8060
&eth0_udma0->s2m.s2m_q[7].q_sw_ctrl = 0xfc0d8064
&eth0_udma0->s2m.s2m_q[7].q_rx_pkt = 0xfc0d8068
&eth0_udma0->s2m.s2m_q[8].desc_pref_cfg = 0xfc0d9000
&eth0_udma0->s2m.s2m_q[8].cfg = 0xfc0d9020
&eth0_udma0->s2m.s2m_q[8].status = 0xfc0d9024
&eth0_udma0->s2m.s2m_q[8].rdrbp_low = 0xfc0d9028
&eth0_udma0->s2m.s2m_q[8].rdrbp_high = 0xfc0d902c
&eth0_udma0->s2m.s2m_q[8].rdrl = 0xfc0d9030
&eth0_udma0->s2m.s2m_q[8].rdrhp = 0xfc0d9034
&eth0_udma0->s2m.s2m_q[8].rdrtp_inc = 0xfc0d9038
&eth0_udma0->s2m.s2m_q[8].rdrtp = 0xfc0d903c
&eth0_udma0->s2m.s2m_q[8].rdcp = 0xfc0d9040
&eth0_udma0->s2m.s2m_q[8].rcrbp_low = 0xfc0d9044
&eth0_udma0->s2m.s2m_q[8].rcrbp_high = 0xfc0d9048
&eth0_udma0->s2m.s2m_q[8].rcrhp = 0xfc0d904c
&eth0_udma0->s2m.s2m_q[8].rcrhp_internal = 0xfc0d9050
&eth0_udma0->s2m.s2m_q[8].comp_cfg = 0xfc0d9054
&eth0_udma0->s2m.s2m_q[8].comp_cfg_2 = 0xfc0d9058
&eth0_udma0->s2m.s2m_q[8].pkt_cfg = 0xfc0d905c
&eth0_udma0->s2m.s2m_q[8].qos_cfg = 0xfc0d9060
&eth0_udma0->s2m.s2m_q[8].q_sw_ctrl = 0xfc0d9064
&eth0_udma0->s2m.s2m_q[8].q_rx_pkt = 0xfc0d9068
&eth0_udma0->s2m.s2m_q[9].desc_pref_cfg = 0xfc0da000
&eth0_udma0->s2m.s2m_q[9].cfg = 0xfc0da020
&eth0_udma0->s2m.s2m_q[9].status = 0xfc0da024
&eth0_udma0->s2m.s2m_q[9].rdrbp_low = 0xfc0da028
&eth0_udma0->s2m.s2m_q[9].rdrbp_high = 0xfc0da02c
&eth0_udma0->s2m.s2m_q[9].rdrl = 0xfc0da030
&eth0_udma0->s2m.s2m_q[9].rdrhp = 0xfc0da034
&eth0_udma0->s2m.s2m_q[9].rdrtp_inc = 0xfc0da038
&eth0_udma0->s2m.s2m_q[9].rdrtp = 0xfc0da03c
&eth0_udma0->s2m.s2m_q[9].rdcp = 0xfc0da040
&eth0_udma0->s2m.s2m_q[9].rcrbp_low = 0xfc0da044
&eth0_udma0->s2m.s2m_q[9].rcrbp_high = 0xfc0da048
&eth0_udma0->s2m.s2m_q[9].rcrhp = 0xfc0da04c
&eth0_udma0->s2m.s2m_q[9].rcrhp_internal = 0xfc0da050
&eth0_udma0->s2m.s2m_q[9].comp_cfg = 0xfc0da054
&eth0_udma0->s2m.s2m_q[9].comp_cfg_2 = 0xfc0da058
&eth0_udma0->s2m.s2m_q[9].pkt_cfg = 0xfc0da05c
&eth0_udma0->s2m.s2m_q[9].qos_cfg = 0xfc0da060
&eth0_udma0->s2m.s2m_q[9].q_sw_ctrl = 0xfc0da064
&eth0_udma0->s2m.s2m_q[9].q_rx_pkt = 0xfc0da068
&eth0_udma0->s2m.s2m_q[10].desc_pref_cfg = 0xfc0db000
&eth0_udma0->s2m.s2m_q[10].cfg = 0xfc0db020
&eth0_udma0->s2m.s2m_q[10].status = 0xfc0db024
&eth0_udma0->s2m.s2m_q[10].rdrbp_low = 0xfc0db028
&eth0_udma0->s2m.s2m_q[10].rdrbp_high = 0xfc0db02c
&eth0_udma0->s2m.s2m_q[10].rdrl = 0xfc0db030
&eth0_udma0->s2m.s2m_q[10].rdrhp = 0xfc0db034
&eth0_udma0->s2m.s2m_q[10].rdrtp_inc = 0xfc0db038
&eth0_udma0->s2m.s2m_q[10].rdrtp = 0xfc0db03c
&eth0_udma0->s2m.s2m_q[10].rdcp = 0xfc0db040
&eth0_udma0->s2m.s2m_q[10].rcrbp_low = 0xfc0db044
&eth0_udma0->s2m.s2m_q[10].rcrbp_high = 0xfc0db048
&eth0_udma0->s2m.s2m_q[10].rcrhp = 0xfc0db04c
&eth0_udma0->s2m.s2m_q[10].rcrhp_internal = 0xfc0db050
&eth0_udma0->s2m.s2m_q[10].comp_cfg = 0xfc0db054
&eth0_udma0->s2m.s2m_q[10].comp_cfg_2 = 0xfc0db058
&eth0_udma0->s2m.s2m_q[10].pkt_cfg = 0xfc0db05c
&eth0_udma0->s2m.s2m_q[10].qos_cfg = 0xfc0db060
&eth0_udma0->s2m.s2m_q[10].q_sw_ctrl = 0xfc0db064
&eth0_udma0->s2m.s2m_q[10].q_rx_pkt = 0xfc0db068
&eth0_udma0->s2m.s2m_q[11].desc_pref_cfg = 0xfc0dc000
&eth0_udma0->s2m.s2m_q[11].cfg = 0xfc0dc020
&eth0_udma0->s2m.s2m_q[11].status = 0xfc0dc024
&eth0_udma0->s2m.s2m_q[11].rdrbp_low = 0xfc0dc028
&eth0_udma0->s2m.s2m_q[11].rdrbp_high = 0xfc0dc02c
&eth0_udma0->s2m.s2m_q[11].rdrl = 0xfc0dc030
&eth0_udma0->s2m.s2m_q[11].rdrhp = 0xfc0dc034
&eth0_udma0->s2m.s2m_q[11].rdrtp_inc = 0xfc0dc038
&eth0_udma0->s2m.s2m_q[11].rdrtp = 0xfc0dc03c
&eth0_udma0->s2m.s2m_q[11].rdcp = 0xfc0dc040
&eth0_udma0->s2m.s2m_q[11].rcrbp_low = 0xfc0dc044
&eth0_udma0->s2m.s2m_q[11].rcrbp_high = 0xfc0dc048
&eth0_udma0->s2m.s2m_q[11].rcrhp = 0xfc0dc04c
&eth0_udma0->s2m.s2m_q[11].rcrhp_internal = 0xfc0dc050
&eth0_udma0->s2m.s2m_q[11].comp_cfg = 0xfc0dc054
&eth0_udma0->s2m.s2m_q[11].comp_cfg_2 = 0xfc0dc058
&eth0_udma0->s2m.s2m_q[11].pkt_cfg = 0xfc0dc05c
&eth0_udma0->s2m.s2m_q[11].qos_cfg = 0xfc0dc060
&eth0_udma0->s2m.s2m_q[11].q_sw_ctrl = 0xfc0dc064
&eth0_udma0->s2m.s2m_q[11].q_rx_pkt = 0xfc0dc068
&eth0_udma0->s2m.s2m_q[12].desc_pref_cfg = 0xfc0dd000
&eth0_udma0->s2m.s2m_q[12].cfg = 0xfc0dd020
&eth0_udma0->s2m.s2m_q[12].status = 0xfc0dd024
&eth0_udma0->s2m.s2m_q[12].rdrbp_low = 0xfc0dd028
&eth0_udma0->s2m.s2m_q[12].rdrbp_high = 0xfc0dd02c
&eth0_udma0->s2m.s2m_q[12].rdrl = 0xfc0dd030
&eth0_udma0->s2m.s2m_q[12].rdrhp = 0xfc0dd034
&eth0_udma0->s2m.s2m_q[12].rdrtp_inc = 0xfc0dd038
&eth0_udma0->s2m.s2m_q[12].rdrtp = 0xfc0dd03c
&eth0_udma0->s2m.s2m_q[12].rdcp = 0xfc0dd040
&eth0_udma0->s2m.s2m_q[12].rcrbp_low = 0xfc0dd044
&eth0_udma0->s2m.s2m_q[12].rcrbp_high = 0xfc0dd048
&eth0_udma0->s2m.s2m_q[12].rcrhp = 0xfc0dd04c
&eth0_udma0->s2m.s2m_q[12].rcrhp_internal = 0xfc0dd050
&eth0_udma0->s2m.s2m_q[12].comp_cfg = 0xfc0dd054
&eth0_udma0->s2m.s2m_q[12].comp_cfg_2 = 0xfc0dd058
&eth0_udma0->s2m.s2m_q[12].pkt_cfg = 0xfc0dd05c
&eth0_udma0->s2m.s2m_q[12].qos_cfg = 0xfc0dd060
&eth0_udma0->s2m.s2m_q[12].q_sw_ctrl = 0xfc0dd064
&eth0_udma0->s2m.s2m_q[12].q_rx_pkt = 0xfc0dd068
&eth0_udma0->s2m.s2m_q[13].desc_pref_cfg = 0xfc0de000
&eth0_udma0->s2m.s2m_q[13].cfg = 0xfc0de020
&eth0_udma0->s2m.s2m_q[13].status = 0xfc0de024
&eth0_udma0->s2m.s2m_q[13].rdrbp_low = 0xfc0de028
&eth0_udma0->s2m.s2m_q[13].rdrbp_high = 0xfc0de02c
&eth0_udma0->s2m.s2m_q[13].rdrl = 0xfc0de030
&eth0_udma0->s2m.s2m_q[13].rdrhp = 0xfc0de034
&eth0_udma0->s2m.s2m_q[13].rdrtp_inc = 0xfc0de038
&eth0_udma0->s2m.s2m_q[13].rdrtp = 0xfc0de03c
&eth0_udma0->s2m.s2m_q[13].rdcp = 0xfc0de040
&eth0_udma0->s2m.s2m_q[13].rcrbp_low = 0xfc0de044
&eth0_udma0->s2m.s2m_q[13].rcrbp_high = 0xfc0de048
&eth0_udma0->s2m.s2m_q[13].rcrhp = 0xfc0de04c
&eth0_udma0->s2m.s2m_q[13].rcrhp_internal = 0xfc0de050
&eth0_udma0->s2m.s2m_q[13].comp_cfg = 0xfc0de054
&eth0_udma0->s2m.s2m_q[13].comp_cfg_2 = 0xfc0de058
&eth0_udma0->s2m.s2m_q[13].pkt_cfg = 0xfc0de05c
&eth0_udma0->s2m.s2m_q[13].qos_cfg = 0xfc0de060
&eth0_udma0->s2m.s2m_q[13].q_sw_ctrl = 0xfc0de064
&eth0_udma0->s2m.s2m_q[13].q_rx_pkt = 0xfc0de068
&eth0_udma0->s2m.s2m_q[14].desc_pref_cfg = 0xfc0df000
&eth0_udma0->s2m.s2m_q[14].cfg = 0xfc0df020
&eth0_udma0->s2m.s2m_q[14].status = 0xfc0df024
&eth0_udma0->s2m.s2m_q[14].rdrbp_low = 0xfc0df028
&eth0_udma0->s2m.s2m_q[14].rdrbp_high = 0xfc0df02c
&eth0_udma0->s2m.s2m_q[14].rdrl = 0xfc0df030
&eth0_udma0->s2m.s2m_q[14].rdrhp = 0xfc0df034
&eth0_udma0->s2m.s2m_q[14].rdrtp_inc = 0xfc0df038
&eth0_udma0->s2m.s2m_q[14].rdrtp = 0xfc0df03c
&eth0_udma0->s2m.s2m_q[14].rdcp = 0xfc0df040
&eth0_udma0->s2m.s2m_q[14].rcrbp_low = 0xfc0df044
&eth0_udma0->s2m.s2m_q[14].rcrbp_high = 0xfc0df048
&eth0_udma0->s2m.s2m_q[14].rcrhp = 0xfc0df04c
&eth0_udma0->s2m.s2m_q[14].rcrhp_internal = 0xfc0df050
&eth0_udma0->s2m.s2m_q[14].comp_cfg = 0xfc0df054
&eth0_udma0->s2m.s2m_q[14].comp_cfg_2 = 0xfc0df058
&eth0_udma0->s2m.s2m_q[14].pkt_cfg = 0xfc0df05c
&eth0_udma0->s2m.s2m_q[14].qos_cfg = 0xfc0df060
&eth0_udma0->s2m.s2m_q[14].q_sw_ctrl = 0xfc0df064
&eth0_udma0->s2m.s2m_q[14].q_rx_pkt = 0xfc0df068
&eth0_udma0->s2m.s2m_q[15].desc_pref_cfg = 0xfc0e0000
&eth0_udma0->s2m.s2m_q[15].cfg = 0xfc0e0020
&eth0_udma0->s2m.s2m_q[15].status = 0xfc0e0024
&eth0_udma0->s2m.s2m_q[15].rdrbp_low = 0xfc0e0028
&eth0_udma0->s2m.s2m_q[15].rdrbp_high = 0xfc0e002c
&eth0_udma0->s2m.s2m_q[15].rdrl = 0xfc0e0030
&eth0_udma0->s2m.s2m_q[15].rdrhp = 0xfc0e0034
&eth0_udma0->s2m.s2m_q[15].rdrtp_inc = 0xfc0e0038
&eth0_udma0->s2m.s2m_q[15].rdrtp = 0xfc0e003c
&eth0_udma0->s2m.s2m_q[15].rdcp = 0xfc0e0040
&eth0_udma0->s2m.s2m_q[15].rcrbp_low = 0xfc0e0044
&eth0_udma0->s2m.s2m_q[15].rcrbp_high = 0xfc0e0048
&eth0_udma0->s2m.s2m_q[15].rcrhp = 0xfc0e004c
&eth0_udma0->s2m.s2m_q[15].rcrhp_internal = 0xfc0e0050
&eth0_udma0->s2m.s2m_q[15].comp_cfg = 0xfc0e0054
&eth0_udma0->s2m.s2m_q[15].comp_cfg_2 = 0xfc0e0058
&eth0_udma0->s2m.s2m_q[15].pkt_cfg = 0xfc0e005c
&eth0_udma0->s2m.s2m_q[15].qos_cfg = 0xfc0e0060
&eth0_udma0->s2m.s2m_q[15].q_sw_ctrl = 0xfc0e0064
&eth0_udma0->s2m.s2m_q[15].q_rx_pkt = 0xfc0e0068
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc0ea000
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc0ea008
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc0ea010
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc0ea018
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc0ea020
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc0ea028
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc0ea030
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc0ea038
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc0ea040
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc0ea048
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc0ea050
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc0ea058
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc0ea060
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc0ea068
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc0ea070
&eth0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc0ea078
&eth0_udma0->gen.dma_misc.int_cfg = 0xfc0ea100
&eth0_udma0->gen.dma_misc.revision = 0xfc0ea104
&eth0_udma0->gen.dma_misc.general_cfg_1 = 0xfc0ea108
&eth0_udma0->gen.dma_misc.general_cfg_2 = 0xfc0ea10c
&eth0_udma0->gen.dma_misc.general_cfg_3 = 0xfc0ea110
&eth0_udma0->gen.dma_misc.general_cfg_4 = 0xfc0ea114
&eth0_udma0->gen.dma_misc.general_cfg_5 = 0xfc0ea118
&eth0_udma0->gen.dma_misc.abort_ctl = 0xfc0ea11c
&eth0_udma0->gen.dma_misc.bw_bug_fixes = 0xfc0ea120
&eth0_udma0->gen.mailbox[0].interrupt = 0xfc0ea200
&eth0_udma0->gen.mailbox[0].msg_out = 0xfc0ea204
&eth0_udma0->gen.mailbox[0].msg_in = 0xfc0ea208
&eth0_udma0->gen.mailbox[1].interrupt = 0xfc0ea240
&eth0_udma0->gen.mailbox[1].msg_out = 0xfc0ea244
&eth0_udma0->gen.mailbox[1].msg_in = 0xfc0ea248
&eth0_udma0->gen.mailbox[2].interrupt = 0xfc0ea280
&eth0_udma0->gen.mailbox[2].msg_out = 0xfc0ea284
&eth0_udma0->gen.mailbox[2].msg_in = 0xfc0ea288
&eth0_udma0->gen.mailbox[3].interrupt = 0xfc0ea2c0
&eth0_udma0->gen.mailbox[3].msg_out = 0xfc0ea2c4
&eth0_udma0->gen.mailbox[3].msg_in = 0xfc0ea2c8
&eth0_udma0->gen.axi.cfg_1 = 0xfc0ea300
&eth0_udma0->gen.axi.cfg_2 = 0xfc0ea304
&eth0_udma0->gen.axi.endian_cfg = 0xfc0ea308
&eth0_udma0->gen.sram_ctrl[0].timing = 0xfc0ea400
&eth0_udma0->gen.sram_ctrl[1].timing = 0xfc0ea404
&eth0_udma0->gen.sram_ctrl[2].timing = 0xfc0ea408
&eth0_udma0->gen.sram_ctrl[3].timing = 0xfc0ea40c
&eth0_udma0->gen.sram_ctrl[4].timing = 0xfc0ea410
&eth0_udma0->gen.sram_ctrl[5].timing = 0xfc0ea414
&eth0_udma0->gen.sram_ctrl[6].timing = 0xfc0ea418
&eth0_udma0->gen.sram_ctrl[7].timing = 0xfc0ea41c
&eth0_udma0->gen.sram_ctrl[8].timing = 0xfc0ea420
&eth0_udma0->gen.sram_ctrl[9].timing = 0xfc0ea424
&eth0_udma0->gen.sram_ctrl[10].timing = 0xfc0ea428
&eth0_udma0->gen.sram_ctrl[11].timing = 0xfc0ea42c
&eth0_udma0->gen.sram_ctrl[12].timing = 0xfc0ea430
&eth0_udma0->gen.sram_ctrl[13].timing = 0xfc0ea434
&eth0_udma0->gen.sram_ctrl[14].timing = 0xfc0ea438
&eth0_udma0->gen.sram_ctrl[15].timing = 0xfc0ea43c
&eth0_udma0->gen.sram_ctrl[16].timing = 0xfc0ea440
&eth0_udma0->gen.sram_ctrl[17].timing = 0xfc0ea444
&eth0_udma0->gen.sram_ctrl[18].timing = 0xfc0ea448
&eth0_udma0->gen.sram_ctrl[19].timing = 0xfc0ea44c
&eth0_udma0->gen.sram_ctrl[20].timing = 0xfc0ea450
&eth0_udma0->gen.sram_ctrl[21].timing = 0xfc0ea454
&eth0_udma0->gen.sram_ctrl[22].timing = 0xfc0ea458
&eth0_udma0->gen.sram_ctrl[23].timing = 0xfc0ea45c
&eth0_udma0->gen.sram_ctrl[24].timing = 0xfc0ea460
&eth0_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc0ea500
&eth0_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc0ea504
&eth0_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc0ea508
&eth0_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc0ea50c
&eth0_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc0ea510
&eth0_udma0->gen.tgtaddr[0].cfg_vm_ctrl = 0xfc0ea600
&eth0_udma0->gen.tgtaddr[0].cfg_tx_vm = 0xfc0ea608
&eth0_udma0->gen.tgtaddr[0].cfg_rx_vm = 0xfc0ea60c
&eth0_udma0->gen.tgtaddr[1].cfg_vm_ctrl = 0xfc0ea610
&eth0_udma0->gen.tgtaddr[1].cfg_tx_vm = 0xfc0ea618
&eth0_udma0->gen.tgtaddr[1].cfg_rx_vm = 0xfc0ea61c
&eth0_udma0->gen.tgtaddr[2].cfg_vm_ctrl = 0xfc0ea620
&eth0_udma0->gen.tgtaddr[2].cfg_tx_vm = 0xfc0ea628
&eth0_udma0->gen.tgtaddr[2].cfg_rx_vm = 0xfc0ea62c
&eth0_udma0->gen.tgtaddr[3].cfg_vm_ctrl = 0xfc0ea630
&eth0_udma0->gen.tgtaddr[3].cfg_tx_vm = 0xfc0ea638
&eth0_udma0->gen.tgtaddr[3].cfg_rx_vm = 0xfc0ea63c
&eth0_udma0->gen.tgtaddr[4].cfg_vm_ctrl = 0xfc0ea640
&eth0_udma0->gen.tgtaddr[4].cfg_tx_vm = 0xfc0ea648
&eth0_udma0->gen.tgtaddr[4].cfg_rx_vm = 0xfc0ea64c
&eth0_udma0->gen.tgtaddr[5].cfg_vm_ctrl = 0xfc0ea650
&eth0_udma0->gen.tgtaddr[5].cfg_tx_vm = 0xfc0ea658
&eth0_udma0->gen.tgtaddr[5].cfg_rx_vm = 0xfc0ea65c
&eth0_udma0->gen.tgtaddr[6].cfg_vm_ctrl = 0xfc0ea660
&eth0_udma0->gen.tgtaddr[6].cfg_tx_vm = 0xfc0ea668
&eth0_udma0->gen.tgtaddr[6].cfg_rx_vm = 0xfc0ea66c
&eth0_udma0->gen.tgtaddr[7].cfg_vm_ctrl = 0xfc0ea670
&eth0_udma0->gen.tgtaddr[7].cfg_tx_vm = 0xfc0ea678
&eth0_udma0->gen.tgtaddr[7].cfg_rx_vm = 0xfc0ea67c
&eth0_udma0->gen.tgtaddr[8].cfg_vm_ctrl = 0xfc0ea680
&eth0_udma0->gen.tgtaddr[8].cfg_tx_vm = 0xfc0ea688
&eth0_udma0->gen.tgtaddr[8].cfg_rx_vm = 0xfc0ea68c
&eth0_udma0->gen.tgtaddr[9].cfg_vm_ctrl = 0xfc0ea690
&eth0_udma0->gen.tgtaddr[9].cfg_tx_vm = 0xfc0ea698
&eth0_udma0->gen.tgtaddr[9].cfg_rx_vm = 0xfc0ea69c
&eth0_udma0->gen.tgtaddr[10].cfg_vm_ctrl = 0xfc0ea6a0
&eth0_udma0->gen.tgtaddr[10].cfg_tx_vm = 0xfc0ea6a8
&eth0_udma0->gen.tgtaddr[10].cfg_rx_vm = 0xfc0ea6ac
&eth0_udma0->gen.tgtaddr[11].cfg_vm_ctrl = 0xfc0ea6b0
&eth0_udma0->gen.tgtaddr[11].cfg_tx_vm = 0xfc0ea6b8
&eth0_udma0->gen.tgtaddr[11].cfg_rx_vm = 0xfc0ea6bc
&eth0_udma0->gen.tgtaddr[12].cfg_vm_ctrl = 0xfc0ea6c0
&eth0_udma0->gen.tgtaddr[12].cfg_tx_vm = 0xfc0ea6c8
&eth0_udma0->gen.tgtaddr[12].cfg_rx_vm = 0xfc0ea6cc
&eth0_udma0->gen.tgtaddr[13].cfg_vm_ctrl = 0xfc0ea6d0
&eth0_udma0->gen.tgtaddr[13].cfg_tx_vm = 0xfc0ea6d8
&eth0_udma0->gen.tgtaddr[13].cfg_rx_vm = 0xfc0ea6dc
&eth0_udma0->gen.tgtaddr[14].cfg_vm_ctrl = 0xfc0ea6e0
&eth0_udma0->gen.tgtaddr[14].cfg_tx_vm = 0xfc0ea6e8
&eth0_udma0->gen.tgtaddr[14].cfg_rx_vm = 0xfc0ea6ec
&eth0_udma0->gen.tgtaddr[15].cfg_vm_ctrl = 0xfc0ea6f0
&eth0_udma0->gen.tgtaddr[15].cfg_tx_vm = 0xfc0ea6f8
&eth0_udma0->gen.tgtaddr[15].cfg_rx_vm = 0xfc0ea6fc
&eth0_udma0->gen.axi_outstanding_cnt[0].tx_desc_read = 0xfc0ea700
&eth0_udma0->gen.axi_outstanding_cnt[0].tx_data_read = 0xfc0ea704
&eth0_udma0->gen.axi_outstanding_cnt[0].tx_cmpl_write = 0xfc0ea708
&eth0_udma0->gen.axi_outstanding_cnt[0].rx_desc_read = 0xfc0ea70c
&eth0_udma0->gen.axi_outstanding_cnt[0].rx_data_write = 0xfc0ea710
&eth0_udma0->gen.axi_outstanding_cnt[0].rx_cmpl_write = 0xfc0ea714
&eth0_udma0->gen.axi_outstanding_cnt[0].rst_counters = 0xfc0ea718
&eth0_udma0->gen.axi_outstanding_cnt[1].tx_desc_read = 0xfc0ea71c
&eth0_udma0->gen.axi_outstanding_cnt[1].tx_data_read = 0xfc0ea720
&eth0_udma0->gen.axi_outstanding_cnt[1].tx_cmpl_write = 0xfc0ea724
&eth0_udma0->gen.axi_outstanding_cnt[1].rx_desc_read = 0xfc0ea728
&eth0_udma0->gen.axi_outstanding_cnt[1].rx_data_write = 0xfc0ea72c
&eth0_udma0->gen.axi_outstanding_cnt[1].rx_cmpl_write = 0xfc0ea730
&eth0_udma0->gen.axi_outstanding_cnt[1].rst_counters = 0xfc0ea734
&eth0_udma0->gen.axi_outstanding_cnt[2].tx_desc_read = 0xfc0ea738
&eth0_udma0->gen.axi_outstanding_cnt[2].tx_data_read = 0xfc0ea73c
&eth0_udma0->gen.axi_outstanding_cnt[2].tx_cmpl_write = 0xfc0ea740
&eth0_udma0->gen.axi_outstanding_cnt[2].rx_desc_read = 0xfc0ea744
&eth0_udma0->gen.axi_outstanding_cnt[2].rx_data_write = 0xfc0ea748
&eth0_udma0->gen.axi_outstanding_cnt[2].rx_cmpl_write = 0xfc0ea74c
&eth0_udma0->gen.axi_outstanding_cnt[2].rst_counters = 0xfc0ea750
&eth0_udma0->gen.axi_outstanding_cnt[3].tx_desc_read = 0xfc0ea754
&eth0_udma0->gen.axi_outstanding_cnt[3].tx_data_read = 0xfc0ea758
&eth0_udma0->gen.axi_outstanding_cnt[3].tx_cmpl_write = 0xfc0ea75c
&eth0_udma0->gen.axi_outstanding_cnt[3].rx_desc_read = 0xfc0ea760
&eth0_udma0->gen.axi_outstanding_cnt[3].rx_data_write = 0xfc0ea764
&eth0_udma0->gen.axi_outstanding_cnt[3].rx_cmpl_write = 0xfc0ea768
&eth0_udma0->gen.axi_outstanding_cnt[3].rst_counters = 0xfc0ea76c
&eth0_udma0->gen.axi_outstanding_cnt[4].tx_desc_read = 0xfc0ea770
&eth0_udma0->gen.axi_outstanding_cnt[4].tx_data_read = 0xfc0ea774
&eth0_udma0->gen.axi_outstanding_cnt[4].tx_cmpl_write = 0xfc0ea778
&eth0_udma0->gen.axi_outstanding_cnt[4].rx_desc_read = 0xfc0ea77c
&eth0_udma0->gen.axi_outstanding_cnt[4].rx_data_write = 0xfc0ea780
&eth0_udma0->gen.axi_outstanding_cnt[4].rx_cmpl_write = 0xfc0ea784
&eth0_udma0->gen.axi_outstanding_cnt[4].rst_counters = 0xfc0ea788
&eth0_udma0->gen.axi_outstanding_cnt[5].tx_desc_read = 0xfc0ea78c
&eth0_udma0->gen.axi_outstanding_cnt[5].tx_data_read = 0xfc0ea790
&eth0_udma0->gen.axi_outstanding_cnt[5].tx_cmpl_write = 0xfc0ea794
&eth0_udma0->gen.axi_outstanding_cnt[5].rx_desc_read = 0xfc0ea798
&eth0_udma0->gen.axi_outstanding_cnt[5].rx_data_write = 0xfc0ea79c
&eth0_udma0->gen.axi_outstanding_cnt[5].rx_cmpl_write = 0xfc0ea7a0
&eth0_udma0->gen.axi_outstanding_cnt[5].rst_counters = 0xfc0ea7a4
&eth0_udma0->gen.axi_outstanding_cnt[6].tx_desc_read = 0xfc0ea7a8
&eth0_udma0->gen.axi_outstanding_cnt[6].tx_data_read = 0xfc0ea7ac
&eth0_udma0->gen.axi_outstanding_cnt[6].tx_cmpl_write = 0xfc0ea7b0
&eth0_udma0->gen.axi_outstanding_cnt[6].rx_desc_read = 0xfc0ea7b4
&eth0_udma0->gen.axi_outstanding_cnt[6].rx_data_write = 0xfc0ea7b8
&eth0_udma0->gen.axi_outstanding_cnt[6].rx_cmpl_write = 0xfc0ea7bc
&eth0_udma0->gen.axi_outstanding_cnt[6].rst_counters = 0xfc0ea7c0
&eth0_udma0->gen.axi_outstanding_cnt[7].tx_desc_read = 0xfc0ea7c4
&eth0_udma0->gen.axi_outstanding_cnt[7].tx_data_read = 0xfc0ea7c8
&eth0_udma0->gen.axi_outstanding_cnt[7].tx_cmpl_write = 0xfc0ea7cc
&eth0_udma0->gen.axi_outstanding_cnt[7].rx_desc_read = 0xfc0ea7d0
&eth0_udma0->gen.axi_outstanding_cnt[7].rx_data_write = 0xfc0ea7d4
&eth0_udma0->gen.axi_outstanding_cnt[7].rx_cmpl_write = 0xfc0ea7d8
&eth0_udma0->gen.axi_outstanding_cnt[7].rst_counters = 0xfc0ea7dc
&eth0_udma0->gen.axi_outstanding_cnt[8].tx_desc_read = 0xfc0ea7e0
&eth0_udma0->gen.axi_outstanding_cnt[8].tx_data_read = 0xfc0ea7e4
&eth0_udma0->gen.axi_outstanding_cnt[8].tx_cmpl_write = 0xfc0ea7e8
&eth0_udma0->gen.axi_outstanding_cnt[8].rx_desc_read = 0xfc0ea7ec
&eth0_udma0->gen.axi_outstanding_cnt[8].rx_data_write = 0xfc0ea7f0
&eth0_udma0->gen.axi_outstanding_cnt[8].rx_cmpl_write = 0xfc0ea7f4
&eth0_udma0->gen.axi_outstanding_cnt[8].rst_counters = 0xfc0ea7f8
&eth0_udma0->gen.axi_outstanding_cnt[9].tx_desc_read = 0xfc0ea7fc
&eth0_udma0->gen.axi_outstanding_cnt[9].tx_data_read = 0xfc0ea800
&eth0_udma0->gen.axi_outstanding_cnt[9].tx_cmpl_write = 0xfc0ea804
&eth0_udma0->gen.axi_outstanding_cnt[9].rx_desc_read = 0xfc0ea808
&eth0_udma0->gen.axi_outstanding_cnt[9].rx_data_write = 0xfc0ea80c
&eth0_udma0->gen.axi_outstanding_cnt[9].rx_cmpl_write = 0xfc0ea810
&eth0_udma0->gen.axi_outstanding_cnt[9].rst_counters = 0xfc0ea814
&eth0_udma0->gen.axi_outstanding_cnt[10].tx_desc_read = 0xfc0ea818
&eth0_udma0->gen.axi_outstanding_cnt[10].tx_data_read = 0xfc0ea81c
&eth0_udma0->gen.axi_outstanding_cnt[10].tx_cmpl_write = 0xfc0ea820
&eth0_udma0->gen.axi_outstanding_cnt[10].rx_desc_read = 0xfc0ea824
&eth0_udma0->gen.axi_outstanding_cnt[10].rx_data_write = 0xfc0ea828
&eth0_udma0->gen.axi_outstanding_cnt[10].rx_cmpl_write = 0xfc0ea82c
&eth0_udma0->gen.axi_outstanding_cnt[10].rst_counters = 0xfc0ea830
&eth0_udma0->gen.axi_outstanding_cnt[11].tx_desc_read = 0xfc0ea834
&eth0_udma0->gen.axi_outstanding_cnt[11].tx_data_read = 0xfc0ea838
&eth0_udma0->gen.axi_outstanding_cnt[11].tx_cmpl_write = 0xfc0ea83c
&eth0_udma0->gen.axi_outstanding_cnt[11].rx_desc_read = 0xfc0ea840
&eth0_udma0->gen.axi_outstanding_cnt[11].rx_data_write = 0xfc0ea844
&eth0_udma0->gen.axi_outstanding_cnt[11].rx_cmpl_write = 0xfc0ea848
&eth0_udma0->gen.axi_outstanding_cnt[11].rst_counters = 0xfc0ea84c
&eth0_udma0->gen.axi_outstanding_cnt[12].tx_desc_read = 0xfc0ea850
&eth0_udma0->gen.axi_outstanding_cnt[12].tx_data_read = 0xfc0ea854
&eth0_udma0->gen.axi_outstanding_cnt[12].tx_cmpl_write = 0xfc0ea858
&eth0_udma0->gen.axi_outstanding_cnt[12].rx_desc_read = 0xfc0ea85c
&eth0_udma0->gen.axi_outstanding_cnt[12].rx_data_write = 0xfc0ea860
&eth0_udma0->gen.axi_outstanding_cnt[12].rx_cmpl_write = 0xfc0ea864
&eth0_udma0->gen.axi_outstanding_cnt[12].rst_counters = 0xfc0ea868
&eth0_udma0->gen.axi_outstanding_cnt[13].tx_desc_read = 0xfc0ea86c
&eth0_udma0->gen.axi_outstanding_cnt[13].tx_data_read = 0xfc0ea870
&eth0_udma0->gen.axi_outstanding_cnt[13].tx_cmpl_write = 0xfc0ea874
&eth0_udma0->gen.axi_outstanding_cnt[13].rx_desc_read = 0xfc0ea878
&eth0_udma0->gen.axi_outstanding_cnt[13].rx_data_write = 0xfc0ea87c
&eth0_udma0->gen.axi_outstanding_cnt[13].rx_cmpl_write = 0xfc0ea880
&eth0_udma0->gen.axi_outstanding_cnt[13].rst_counters = 0xfc0ea884
&eth0_udma0->gen.axi_outstanding_cnt[14].tx_desc_read = 0xfc0ea888
&eth0_udma0->gen.axi_outstanding_cnt[14].tx_data_read = 0xfc0ea88c
&eth0_udma0->gen.axi_outstanding_cnt[14].tx_cmpl_write = 0xfc0ea890
&eth0_udma0->gen.axi_outstanding_cnt[14].rx_desc_read = 0xfc0ea894
&eth0_udma0->gen.axi_outstanding_cnt[14].rx_data_write = 0xfc0ea898
&eth0_udma0->gen.axi_outstanding_cnt[14].rx_cmpl_write = 0xfc0ea89c
&eth0_udma0->gen.axi_outstanding_cnt[14].rst_counters = 0xfc0ea8a0
&eth0_udma0->gen.axi_outstanding_cnt[15].tx_desc_read = 0xfc0ea8a4
&eth0_udma0->gen.axi_outstanding_cnt[15].tx_data_read = 0xfc0ea8a8
&eth0_udma0->gen.axi_outstanding_cnt[15].tx_cmpl_write = 0xfc0ea8ac
&eth0_udma0->gen.axi_outstanding_cnt[15].rx_desc_read = 0xfc0ea8b0
&eth0_udma0->gen.axi_outstanding_cnt[15].rx_data_write = 0xfc0ea8b4
&eth0_udma0->gen.axi_outstanding_cnt[15].rx_cmpl_write = 0xfc0ea8b8
&eth0_udma0->gen.axi_outstanding_cnt[15].rst_counters = 0xfc0ea8bc
&eth0_udma0->gen.axi_error_detection_table[0].addr0 = 0xfc0ea900
&eth0_udma0->gen.axi_error_detection_table[0].addr1 = 0xfc0ea904
&eth0_udma0->gen.axi_error_detection_table[0].addr2 = 0xfc0ea908
&eth0_udma0->gen.axi_error_detection_table[0].addr3 = 0xfc0ea90c
&eth0_udma0->gen.axi_error_detection_table[0].addr4 = 0xfc0ea910
&eth0_udma0->gen.axi_error_detection_table[0].addr5 = 0xfc0ea914
&eth0_udma0->gen.axi_error_detection_table[0].addr6 = 0xfc0ea918
&eth0_udma0->gen.axi_error_detection_table[0].addr7 = 0xfc0ea91c
&eth0_udma0->gen.axi_error_detection_table[0].addr8 = 0xfc0ea920
&eth0_udma0->gen.axi_error_detection_table[0].addr9 = 0xfc0ea924
&eth0_udma0->gen.axi_error_detection_table[0].addr10 = 0xfc0ea928
&eth0_udma0->gen.axi_error_detection_table[0].addr11 = 0xfc0ea92c
&eth0_udma0->gen.axi_error_detection_table[0].addr12 = 0xfc0ea930
&eth0_udma0->gen.axi_error_detection_table[0].addr13 = 0xfc0ea934
&eth0_udma0->gen.axi_error_detection_table[0].addr14 = 0xfc0ea938
&eth0_udma0->gen.axi_error_detection_table[0].addr15 = 0xfc0ea93c
&eth0_udma0->gen.axi_error_detection_table[1].addr0 = 0xfc0ea940
&eth0_udma0->gen.axi_error_detection_table[1].addr1 = 0xfc0ea944
&eth0_udma0->gen.axi_error_detection_table[1].addr2 = 0xfc0ea948
&eth0_udma0->gen.axi_error_detection_table[1].addr3 = 0xfc0ea94c
&eth0_udma0->gen.axi_error_detection_table[1].addr4 = 0xfc0ea950
&eth0_udma0->gen.axi_error_detection_table[1].addr5 = 0xfc0ea954
&eth0_udma0->gen.axi_error_detection_table[1].addr6 = 0xfc0ea958
&eth0_udma0->gen.axi_error_detection_table[1].addr7 = 0xfc0ea95c
&eth0_udma0->gen.axi_error_detection_table[1].addr8 = 0xfc0ea960
&eth0_udma0->gen.axi_error_detection_table[1].addr9 = 0xfc0ea964
&eth0_udma0->gen.axi_error_detection_table[1].addr10 = 0xfc0ea968
&eth0_udma0->gen.axi_error_detection_table[1].addr11 = 0xfc0ea96c
&eth0_udma0->gen.axi_error_detection_table[1].addr12 = 0xfc0ea970
&eth0_udma0->gen.axi_error_detection_table[1].addr13 = 0xfc0ea974
&eth0_udma0->gen.axi_error_detection_table[1].addr14 = 0xfc0ea978
&eth0_udma0->gen.axi_error_detection_table[1].addr15 = 0xfc0ea97c
&eth0_udma0->gen.axi_error_detection_table[2].addr0 = 0xfc0ea980
&eth0_udma0->gen.axi_error_detection_table[2].addr1 = 0xfc0ea984
&eth0_udma0->gen.axi_error_detection_table[2].addr2 = 0xfc0ea988
&eth0_udma0->gen.axi_error_detection_table[2].addr3 = 0xfc0ea98c
&eth0_udma0->gen.axi_error_detection_table[2].addr4 = 0xfc0ea990
&eth0_udma0->gen.axi_error_detection_table[2].addr5 = 0xfc0ea994
&eth0_udma0->gen.axi_error_detection_table[2].addr6 = 0xfc0ea998
&eth0_udma0->gen.axi_error_detection_table[2].addr7 = 0xfc0ea99c
&eth0_udma0->gen.axi_error_detection_table[2].addr8 = 0xfc0ea9a0
&eth0_udma0->gen.axi_error_detection_table[2].addr9 = 0xfc0ea9a4
&eth0_udma0->gen.axi_error_detection_table[2].addr10 = 0xfc0ea9a8
&eth0_udma0->gen.axi_error_detection_table[2].addr11 = 0xfc0ea9ac
&eth0_udma0->gen.axi_error_detection_table[2].addr12 = 0xfc0ea9b0
&eth0_udma0->gen.axi_error_detection_table[2].addr13 = 0xfc0ea9b4
&eth0_udma0->gen.axi_error_detection_table[2].addr14 = 0xfc0ea9b8
&eth0_udma0->gen.axi_error_detection_table[2].addr15 = 0xfc0ea9bc
&eth0_udma0->gen.axi_error_detection_table[3].addr0 = 0xfc0ea9c0
&eth0_udma0->gen.axi_error_detection_table[3].addr1 = 0xfc0ea9c4
&eth0_udma0->gen.axi_error_detection_table[3].addr2 = 0xfc0ea9c8
&eth0_udma0->gen.axi_error_detection_table[3].addr3 = 0xfc0ea9cc
&eth0_udma0->gen.axi_error_detection_table[3].addr4 = 0xfc0ea9d0
&eth0_udma0->gen.axi_error_detection_table[3].addr5 = 0xfc0ea9d4
&eth0_udma0->gen.axi_error_detection_table[3].addr6 = 0xfc0ea9d8
&eth0_udma0->gen.axi_error_detection_table[3].addr7 = 0xfc0ea9dc
&eth0_udma0->gen.axi_error_detection_table[3].addr8 = 0xfc0ea9e0
&eth0_udma0->gen.axi_error_detection_table[3].addr9 = 0xfc0ea9e4
&eth0_udma0->gen.axi_error_detection_table[3].addr10 = 0xfc0ea9e8
&eth0_udma0->gen.axi_error_detection_table[3].addr11 = 0xfc0ea9ec
&eth0_udma0->gen.axi_error_detection_table[3].addr12 = 0xfc0ea9f0
&eth0_udma0->gen.axi_error_detection_table[3].addr13 = 0xfc0ea9f4
&eth0_udma0->gen.axi_error_detection_table[3].addr14 = 0xfc0ea9f8
&eth0_udma0->gen.axi_error_detection_table[3].addr15 = 0xfc0ea9fc
&eth0_udma0->gen.axi_error_detection_table[4].addr0 = 0xfc0eaa00
&eth0_udma0->gen.axi_error_detection_table[4].addr1 = 0xfc0eaa04
&eth0_udma0->gen.axi_error_detection_table[4].addr2 = 0xfc0eaa08
&eth0_udma0->gen.axi_error_detection_table[4].addr3 = 0xfc0eaa0c
&eth0_udma0->gen.axi_error_detection_table[4].addr4 = 0xfc0eaa10
&eth0_udma0->gen.axi_error_detection_table[4].addr5 = 0xfc0eaa14
&eth0_udma0->gen.axi_error_detection_table[4].addr6 = 0xfc0eaa18
&eth0_udma0->gen.axi_error_detection_table[4].addr7 = 0xfc0eaa1c
&eth0_udma0->gen.axi_error_detection_table[4].addr8 = 0xfc0eaa20
&eth0_udma0->gen.axi_error_detection_table[4].addr9 = 0xfc0eaa24
&eth0_udma0->gen.axi_error_detection_table[4].addr10 = 0xfc0eaa28
&eth0_udma0->gen.axi_error_detection_table[4].addr11 = 0xfc0eaa2c
&eth0_udma0->gen.axi_error_detection_table[4].addr12 = 0xfc0eaa30
&eth0_udma0->gen.axi_error_detection_table[4].addr13 = 0xfc0eaa34
&eth0_udma0->gen.axi_error_detection_table[4].addr14 = 0xfc0eaa38
&eth0_udma0->gen.axi_error_detection_table[4].addr15 = 0xfc0eaa3c
&eth0_udma0->gen.axi_error_detection_table[5].addr0 = 0xfc0eaa40
&eth0_udma0->gen.axi_error_detection_table[5].addr1 = 0xfc0eaa44
&eth0_udma0->gen.axi_error_detection_table[5].addr2 = 0xfc0eaa48
&eth0_udma0->gen.axi_error_detection_table[5].addr3 = 0xfc0eaa4c
&eth0_udma0->gen.axi_error_detection_table[5].addr4 = 0xfc0eaa50
&eth0_udma0->gen.axi_error_detection_table[5].addr5 = 0xfc0eaa54
&eth0_udma0->gen.axi_error_detection_table[5].addr6 = 0xfc0eaa58
&eth0_udma0->gen.axi_error_detection_table[5].addr7 = 0xfc0eaa5c
&eth0_udma0->gen.axi_error_detection_table[5].addr8 = 0xfc0eaa60
&eth0_udma0->gen.axi_error_detection_table[5].addr9 = 0xfc0eaa64
&eth0_udma0->gen.axi_error_detection_table[5].addr10 = 0xfc0eaa68
&eth0_udma0->gen.axi_error_detection_table[5].addr11 = 0xfc0eaa6c
&eth0_udma0->gen.axi_error_detection_table[5].addr12 = 0xfc0eaa70
&eth0_udma0->gen.axi_error_detection_table[5].addr13 = 0xfc0eaa74
&eth0_udma0->gen.axi_error_detection_table[5].addr14 = 0xfc0eaa78
&eth0_udma0->gen.axi_error_detection_table[5].addr15 = 0xfc0eaa7c
&eth0_udma0->gen.axi_error_detection_table[6].addr0 = 0xfc0eaa80
&eth0_udma0->gen.axi_error_detection_table[6].addr1 = 0xfc0eaa84
&eth0_udma0->gen.axi_error_detection_table[6].addr2 = 0xfc0eaa88
&eth0_udma0->gen.axi_error_detection_table[6].addr3 = 0xfc0eaa8c
&eth0_udma0->gen.axi_error_detection_table[6].addr4 = 0xfc0eaa90
&eth0_udma0->gen.axi_error_detection_table[6].addr5 = 0xfc0eaa94
&eth0_udma0->gen.axi_error_detection_table[6].addr6 = 0xfc0eaa98
&eth0_udma0->gen.axi_error_detection_table[6].addr7 = 0xfc0eaa9c
&eth0_udma0->gen.axi_error_detection_table[6].addr8 = 0xfc0eaaa0
&eth0_udma0->gen.axi_error_detection_table[6].addr9 = 0xfc0eaaa4
&eth0_udma0->gen.axi_error_detection_table[6].addr10 = 0xfc0eaaa8
&eth0_udma0->gen.axi_error_detection_table[6].addr11 = 0xfc0eaaac
&eth0_udma0->gen.axi_error_detection_table[6].addr12 = 0xfc0eaab0
&eth0_udma0->gen.axi_error_detection_table[6].addr13 = 0xfc0eaab4
&eth0_udma0->gen.axi_error_detection_table[6].addr14 = 0xfc0eaab8
&eth0_udma0->gen.axi_error_detection_table[6].addr15 = 0xfc0eaabc
&eth0_udma0->gen.axi_error_control[0].table_addr = 0xfc0eab00
&eth0_udma0->gen.axi_error_control[0].table_data = 0xfc0eab04
&eth0_udma0->gen.axi_error_control[1].table_addr = 0xfc0eab08
&eth0_udma0->gen.axi_error_control[1].table_data = 0xfc0eab0c
&eth0_udma0->gen.axi_error_control[2].table_addr = 0xfc0eab10
&eth0_udma0->gen.axi_error_control[2].table_data = 0xfc0eab14
&eth0_udma0->gen.axi_error_control[3].table_addr = 0xfc0eab18
&eth0_udma0->gen.axi_error_control[3].table_data = 0xfc0eab1c
&eth0_udma0->gen.axi_error_control[4].table_addr = 0xfc0eab20
&eth0_udma0->gen.axi_error_control[4].table_data = 0xfc0eab24
&eth0_udma0->gen.axi_error_control[5].table_addr = 0xfc0eab28
&eth0_udma0->gen.axi_error_control[5].table_data = 0xfc0eab2c
&eth0_udma0->gen.axi_error_control[6].table_addr = 0xfc0eab30
&eth0_udma0->gen.axi_error_control[6].table_data = 0xfc0eab34
&eth0_udma0->gen.axi_queue[0].state_request = 0xfc0eac00
&eth0_udma0->gen.axi_queue[0].error_status = 0xfc0eac04
&eth0_udma0->gen.axi_queue[0].cfg = 0xfc0eac08
&eth0_udma0->gen.axi_queue[1].state_request = 0xfc0eac0c
&eth0_udma0->gen.axi_queue[1].error_status = 0xfc0eac10
&eth0_udma0->gen.axi_queue[1].cfg = 0xfc0eac14
&eth0_udma0->gen.axi_queue[2].state_request = 0xfc0eac18
&eth0_udma0->gen.axi_queue[2].error_status = 0xfc0eac1c
&eth0_udma0->gen.axi_queue[2].cfg = 0xfc0eac20
&eth0_udma0->gen.axi_queue[3].state_request = 0xfc0eac24
&eth0_udma0->gen.axi_queue[3].error_status = 0xfc0eac28
&eth0_udma0->gen.axi_queue[3].cfg = 0xfc0eac2c
&eth0_udma0->gen.axi_queue[4].state_request = 0xfc0eac30
&eth0_udma0->gen.axi_queue[4].error_status = 0xfc0eac34
&eth0_udma0->gen.axi_queue[4].cfg = 0xfc0eac38
&eth0_udma0->gen.axi_queue[5].state_request = 0xfc0eac3c
&eth0_udma0->gen.axi_queue[5].error_status = 0xfc0eac40
&eth0_udma0->gen.axi_queue[5].cfg = 0xfc0eac44
&eth0_udma0->gen.axi_queue[6].state_request = 0xfc0eac48
&eth0_udma0->gen.axi_queue[6].error_status = 0xfc0eac4c
&eth0_udma0->gen.axi_queue[6].cfg = 0xfc0eac50
&eth0_udma0->gen.axi_queue[7].state_request = 0xfc0eac54
&eth0_udma0->gen.axi_queue[7].error_status = 0xfc0eac58
&eth0_udma0->gen.axi_queue[7].cfg = 0xfc0eac5c
&eth0_udma0->gen.axi_queue[8].state_request = 0xfc0eac60
&eth0_udma0->gen.axi_queue[8].error_status = 0xfc0eac64
&eth0_udma0->gen.axi_queue[8].cfg = 0xfc0eac68
&eth0_udma0->gen.axi_queue[9].state_request = 0xfc0eac6c
&eth0_udma0->gen.axi_queue[9].error_status = 0xfc0eac70
&eth0_udma0->gen.axi_queue[9].cfg = 0xfc0eac74
&eth0_udma0->gen.axi_queue[10].state_request = 0xfc0eac78
&eth0_udma0->gen.axi_queue[10].error_status = 0xfc0eac7c
&eth0_udma0->gen.axi_queue[10].cfg = 0xfc0eac80
&eth0_udma0->gen.axi_queue[11].state_request = 0xfc0eac84
&eth0_udma0->gen.axi_queue[11].error_status = 0xfc0eac88
&eth0_udma0->gen.axi_queue[11].cfg = 0xfc0eac8c
&eth0_udma0->gen.axi_queue[12].state_request = 0xfc0eac90
&eth0_udma0->gen.axi_queue[12].error_status = 0xfc0eac94
&eth0_udma0->gen.axi_queue[12].cfg = 0xfc0eac98
&eth0_udma0->gen.axi_queue[13].state_request = 0xfc0eac9c
&eth0_udma0->gen.axi_queue[13].error_status = 0xfc0eaca0
&eth0_udma0->gen.axi_queue[13].cfg = 0xfc0eaca4
&eth0_udma0->gen.axi_queue[14].state_request = 0xfc0eaca8
&eth0_udma0->gen.axi_queue[14].error_status = 0xfc0eacac
&eth0_udma0->gen.axi_queue[14].cfg = 0xfc0eacb0
&eth0_udma0->gen.axi_queue[15].state_request = 0xfc0eacb4
&eth0_udma0->gen.axi_queue[15].error_status = 0xfc0eacb8
&eth0_udma0->gen.axi_queue[15].cfg = 0xfc0eacbc
&eth0_udma0->gen.iofic_base_m2s_desc_rd = 0xfc0ead00
&eth0_udma0->gen.iofic_base_m2s_data_rd = 0xfc0eae00
&eth0_udma0->gen.iofic_base_m2s_cmpl_wr = 0xfc0eaf00
&eth0_udma0->gen.iofic_base_s2m_desc_rd = 0xfc0eb000
&eth0_udma0->gen.iofic_base_s2m_data_wr = 0xfc0eb100
&eth0_udma0->gen.iofic_base_s2m_cmpl_wr = 0xfc0eb200
&eth0_udma0->gen.iofic_base_msix = 0xfc0eb300
&eth0_udma0->gen.pmu.rx_hdr = 0xfc0eb400
&eth0_udma0->gen.pmu.rx_data = 0xfc0eb404
&eth0_udma0->gen.pmu.tx_data = 0xfc0eb408
&eth0_udma0->gen.pmu.rx_drop = 0xfc0eb40c
&eth0_udma0->gen.init_memory.rx_init_trigger = 0xfc0eb420
&eth0_udma0->gen.init_memory.rx_init_in_progress = 0xfc0eb424
&eth0_udma0->gen.init_memory.tx_init_trigger = 0xfc0eb428
&eth0_udma0->gen.init_memory.tx_init_in_progress = 0xfc0eb42c
&eth0_udma0->gen.spare_reg.zeroes0 = 0xfc0eb460
&eth0_udma0->gen.spare_reg.zeroes1 = 0xfc0eb464
&eth0_udma0->gen.spare_reg.ones0 = 0xfc0eb468
&eth0_udma0->gen.spare_reg.ones1 = 0xfc0eb46c
&eth0_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc0ec400
&eth0_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc0ec404
&eth0_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc0ec408
&eth0_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc0ec40c
&eth0_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc0ec440
&eth0_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc0ec444
&eth0_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc0ec448
&eth0_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc0ec44c
&eth0_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc0ec480
&eth0_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc0ec484
&eth0_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc0ec488
&eth0_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc0ec48c
&eth0_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc0ec4c0
&eth0_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc0ec4c4
&eth0_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc0ec4c8
&eth0_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc0ec4cc
&eth0_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc0ec500
&eth0_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc0ec504
&eth0_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc0ec508
&eth0_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc0ec50c
&eth0_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc0ec540
&eth0_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc0ec544
&eth0_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc0ec548
&eth0_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc0ec54c
&eth0_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc0ec580
&eth0_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc0ec584
&eth0_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc0ec588
&eth0_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc0ec58c
&eth0_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc0ec5c0
&eth0_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc0ec5c4
&eth0_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc0ec5c8
&eth0_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc0ec5cc
&eth0_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc0ec600
&eth0_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc0ec604
&eth0_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc0ec608
&eth0_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc0ec60c
&eth0_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc0ec640
&eth0_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc0ec644
&eth0_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc0ec648
&eth0_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc0ec64c
&eth0_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc0ec680
&eth0_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc0ec684
&eth0_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc0ec688
&eth0_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc0ec68c
&eth0_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc0ec6c0
&eth0_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc0ec6c4
&eth0_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc0ec6c8
&eth0_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc0ec6cc
&eth0_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc0ec700
&eth0_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc0ec704
&eth0_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc0ec708
&eth0_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc0ec70c
&eth0_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc0ec740
&eth0_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc0ec744
&eth0_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc0ec748
&eth0_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc0ec74c
&eth0_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc0ec780
&eth0_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc0ec784
&eth0_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc0ec788
&eth0_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc0ec78c
&eth0_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc0ec7c0
&eth0_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc0ec7c4
&eth0_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc0ec7c8
&eth0_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc0ec7cc
&eth1_adapter->pci_e_gen.device_id_vendor_id = 0xfc100000
&eth1_adapter->pci_e_gen.pci_command_and_status = 0xfc100004
&eth1_adapter->pci_e_gen.revision_and_class = 0xfc100008
&eth1_adapter->pci_e_gen.pci_register_c = 0xfc10000c
&eth1_adapter->pci_e_gen.pf_bar_0 = 0xfc100010
&eth1_adapter->pci_e_gen.pf_bar_0_high = 0xfc100014
&eth1_adapter->pci_e_gen.pf_bar_2 = 0xfc100018
&eth1_adapter->pci_e_gen.pf_bar_2_high = 0xfc10001c
&eth1_adapter->pci_e_gen.pf_bar_4 = 0xfc100020
&eth1_adapter->pci_e_gen.pf_bar_4_high = 0xfc100024
&eth1_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc100028
&eth1_adapter->pci_e_gen.subsystem_id = 0xfc10002c
&eth1_adapter->pci_e_gen.cap_pointer = 0xfc100034
&eth1_adapter->pci_e_gen.interrupt_line_pin = 0xfc10003c
&eth1_adapter->pci_e_cap.pci_e_cap = 0xfc100040
&eth1_adapter->pci_e_cap.pci_e_device_cap = 0xfc100044
&eth1_adapter->pci_e_cap.pci_e_control_and_status = 0xfc100048
&eth1_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc100090
&eth1_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc100094
&eth1_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc100098
&eth1_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc100110
&eth1_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc100114
&eth1_adapter->sub_master_cfg_ctrl[0].remap = 0xfc100118
&eth1_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc10011c
&eth1_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc100120
&eth1_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc100130
&eth1_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc100134
&eth1_adapter->sub_master_cfg_ctrl[1].remap = 0xfc100138
&eth1_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc10013c
&eth1_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc100140
&eth1_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc100150
&eth1_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc100154
&eth1_adapter->sub_master_cfg_ctrl[2].remap = 0xfc100158
&eth1_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc10015c
&eth1_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc100160
&eth1_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc100170
&eth1_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc100174
&eth1_adapter->sub_master_cfg_ctrl[3].remap = 0xfc100178
&eth1_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc10017c
&eth1_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc100180
&eth1_adapter->gen_ctrl_reg_0.data = 0xfc1001e0
&eth1_adapter->gen_ctrl_reg_1.data = 0xfc1001e4
&eth1_adapter->gen_ctrl_reg_2.data = 0xfc1001e8
&eth1_adapter->gen_ctrl_reg_3.data = 0xfc1001ec
&eth1_adapter->generic_status_registers.generic_status = 0xfc1001f0
&eth1_adapter->metal_fix_registers.metal_fix = 0xfc100200
&eth1_adapter->gen_ctrl_reg_4.data = 0xfc100204
&eth1_adapter->gen_ctrl_reg_5.data = 0xfc100208
&eth1_adapter->gen_ctrl_reg_6.data = 0xfc10020c
&eth1_adapter->gen_ctrl_reg_7.data = 0xfc100210
&eth1_adapter->gen_ctrl_reg_8.data = 0xfc100214
&eth1_adapter->gen_ctrl_reg_9.data = 0xfc100218
&eth1_adapter->gen_ctrl_reg_10.data = 0xfc10021c
&eth1_adapter->gen_ctrl_reg_11.data = 0xfc100220
&eth1_adapter->gen_ctrl_reg_12.data = 0xfc100224
&eth1_adapter->gen_ctrl_reg_13.data = 0xfc100228
&eth1_adapter->gen_ctrl_reg_14.data = 0xfc10022c
&eth1_adapter->gen_ctrl_reg_15.data = 0xfc100230
&eth1_adapter->gen_ctrl_reg_16.data = 0xfc100234
&eth1_adapter->gen_ctrl_reg_17.data = 0xfc100238
&eth1_adapter->gen_ctrl_reg_18.data = 0xfc10023c
&eth1_adapter->gen_ctrl_reg_19.data = 0xfc100240
&eth1_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc100300
&eth1_adapter->sriov_cap.sriov_caps = 0xfc100304
&eth1_adapter->sriov_cap.sriov_status_and_control = 0xfc100308
&eth1_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc10030c
&eth1_adapter->sriov_cap.sriov_register_10 = 0xfc100310
&eth1_adapter->sriov_cap.sriov_register_14 = 0xfc100314
&eth1_adapter->sriov_cap.sriov_vf_device_id = 0xfc100318
&eth1_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc10031c
&eth1_adapter->sriov_cap.sriov_system_page_size = 0xfc100320
&eth1_adapter->sriov_cap.vf_bar_0 = 0xfc100324
&eth1_adapter->sriov_cap.vf_bar_0_high = 0xfc100328
&eth1_adapter->sriov_cap.vf_bar_2 = 0xfc10032c
&eth1_adapter->sriov_cap.vf_bar_2_high = 0xfc100330
&eth1_adapter->sriov_cap.vf_bar_4 = 0xfc100334
&eth1_adapter->sriov_cap.vf_bar_4_high = 0xfc100338
&eth1_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc101000
&eth1_adapter->vf_regs[0].command_and_status_vf = 0xfc101004
&eth1_adapter->vf_regs[0].revision_and_class_vf = 0xfc101008
&eth1_adapter->vf_regs[0].pci_register_c_vf = 0xfc10100c
&eth1_adapter->vf_regs[0].cap_pointer_vf = 0xfc101034
&eth1_adapter->vf_regs[0].pci_e_cap_vf = 0xfc101040
&eth1_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc101044
&eth1_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc101048
&eth1_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc101090
&eth1_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc101094
&eth1_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc101098
&eth1_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc102000
&eth1_adapter->vf_regs[1].command_and_status_vf = 0xfc102004
&eth1_adapter->vf_regs[1].revision_and_class_vf = 0xfc102008
&eth1_adapter->vf_regs[1].pci_register_c_vf = 0xfc10200c
&eth1_adapter->vf_regs[1].cap_pointer_vf = 0xfc102034
&eth1_adapter->vf_regs[1].pci_e_cap_vf = 0xfc102040
&eth1_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc102044
&eth1_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc102048
&eth1_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc102090
&eth1_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc102094
&eth1_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc102098
&eth1_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc103000
&eth1_adapter->vf_regs[2].command_and_status_vf = 0xfc103004
&eth1_adapter->vf_regs[2].revision_and_class_vf = 0xfc103008
&eth1_adapter->vf_regs[2].pci_register_c_vf = 0xfc10300c
&eth1_adapter->vf_regs[2].cap_pointer_vf = 0xfc103034
&eth1_adapter->vf_regs[2].pci_e_cap_vf = 0xfc103040
&eth1_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc103044
&eth1_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc103048
&eth1_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc103090
&eth1_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc103094
&eth1_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc103098
&eth1_ec->gen.version = 0xfc106080
&eth1_ec->gen.en = 0xfc106084
&eth1_ec->gen.fifo_en = 0xfc106088
&eth1_ec->gen.l2 = 0xfc10608c
&eth1_ec->gen.cfg_i = 0xfc106090
&eth1_ec->gen.cfg_i_ext = 0xfc106094
&eth1_ec->gen.en_ext = 0xfc106098
&eth1_ec->gen.mem_init = 0xfc10609c
&eth1_ec->gen.sw_reset = 0xfc1060a0
&eth1_ec->gen.scratch_pad_1 = 0xfc1060a4
&eth1_ec->gen.scratch_pad_2 = 0xfc1060a8
&eth1_ec->gen.scratch_pad_3 = 0xfc1060ac
&eth1_ec->gen.scratch_pad_4 = 0xfc1060b0
&eth1_ec->gen.scratch_pad_5 = 0xfc1060b4
&eth1_ec->mac.gen = 0xfc1060c0
&eth1_ec->mac.min_pkt = 0xfc1060c4
&eth1_ec->mac.max_pkt = 0xfc1060c8
&eth1_ec->rxf.cfg_1 = 0xfc106100
&eth1_ec->rxf.cfg_2 = 0xfc106104
&eth1_ec->rxf.rd_fifo = 0xfc106108
&eth1_ec->rxf.wr_fifo = 0xfc10610c
&eth1_ec->rxf.lb_fifo = 0xfc106110
&eth1_ec->rxf.cfg_lb = 0xfc106114
&eth1_ec->rxf.out_drop = 0xfc106118
&eth1_ec->rxf.data = 0xfc10611c
&eth1_ec->rxf.info = 0xfc106120
&eth1_ec->epe[0].parse_cfg = 0xfc106180
&eth1_ec->epe[0].act_table_addr = 0xfc106184
&eth1_ec->epe[0].act_table_data_1 = 0xfc106188
&eth1_ec->epe[0].act_table_data_2 = 0xfc10618c
&eth1_ec->epe[0].act_table_data_3 = 0xfc106190
&eth1_ec->epe[0].act_table_data_4 = 0xfc106194
&eth1_ec->epe[0].act_table_data_5 = 0xfc106198
&eth1_ec->epe[0].act_table_data_6 = 0xfc10619c
&eth1_ec->epe[0].res_def = 0xfc1061a0
&eth1_ec->epe[0].res_in = 0xfc1061a4
&eth1_ec->epe[1].parse_cfg = 0xfc1061c0
&eth1_ec->epe[1].act_table_addr = 0xfc1061c4
&eth1_ec->epe[1].act_table_data_1 = 0xfc1061c8
&eth1_ec->epe[1].act_table_data_2 = 0xfc1061cc
&eth1_ec->epe[1].act_table_data_3 = 0xfc1061d0
&eth1_ec->epe[1].act_table_data_4 = 0xfc1061d4
&eth1_ec->epe[1].act_table_data_5 = 0xfc1061d8
&eth1_ec->epe[1].act_table_data_6 = 0xfc1061dc
&eth1_ec->epe[1].res_def = 0xfc1061e0
&eth1_ec->epe[1].res_in = 0xfc1061e4
&eth1_ec->epe_res.p1 = 0xfc106200
&eth1_ec->epe_res.p2 = 0xfc106204
&eth1_ec->epe_res.p3 = 0xfc106208
&eth1_ec->epe_res.p4 = 0xfc10620c
&eth1_ec->epe_res.p5 = 0xfc106210
&eth1_ec->epe_res.p6 = 0xfc106214
&eth1_ec->epe_res.p7 = 0xfc106218
&eth1_ec->epe_res.p8 = 0xfc10621c
&eth1_ec->epe_res.p9 = 0xfc106220
&eth1_ec->epe_res.p10 = 0xfc106224
&eth1_ec->epe_res.p11 = 0xfc106228
&eth1_ec->epe_res.p12 = 0xfc10622c
&eth1_ec->epe_res.p13 = 0xfc106230
&eth1_ec->epe_res.p14 = 0xfc106234
&eth1_ec->epe_res.p15 = 0xfc106238
&eth1_ec->epe_res.p16 = 0xfc10623c
&eth1_ec->epe_res.p17 = 0xfc106240
&eth1_ec->epe_res.p18 = 0xfc106244
&eth1_ec->epe_res.p19 = 0xfc106248
&eth1_ec->epe_res.p20 = 0xfc10624c
&eth1_ec->epe_res.p21 = 0xfc106250
&eth1_ec->epe_res.p22 = 0xfc106254
&eth1_ec->epe_h[0].hdr_len = 0xfc106280
&eth1_ec->epe_h[1].hdr_len = 0xfc106284
&eth1_ec->epe_h[2].hdr_len = 0xfc106288
&eth1_ec->epe_h[3].hdr_len = 0xfc10628c
&eth1_ec->epe_h[4].hdr_len = 0xfc106290
&eth1_ec->epe_h[5].hdr_len = 0xfc106294
&eth1_ec->epe_h[6].hdr_len = 0xfc106298
&eth1_ec->epe_h[7].hdr_len = 0xfc10629c
&eth1_ec->epe_h[8].hdr_len = 0xfc1062a0
&eth1_ec->epe_h[9].hdr_len = 0xfc1062a4
&eth1_ec->epe_h[10].hdr_len = 0xfc1062a8
&eth1_ec->epe_h[11].hdr_len = 0xfc1062ac
&eth1_ec->epe_h[12].hdr_len = 0xfc1062b0
&eth1_ec->epe_h[13].hdr_len = 0xfc1062b4
&eth1_ec->epe_h[14].hdr_len = 0xfc1062b8
&eth1_ec->epe_h[15].hdr_len = 0xfc1062bc
&eth1_ec->epe_h[16].hdr_len = 0xfc1062c0
&eth1_ec->epe_h[17].hdr_len = 0xfc1062c4
&eth1_ec->epe_h[18].hdr_len = 0xfc1062c8
&eth1_ec->epe_h[19].hdr_len = 0xfc1062cc
&eth1_ec->epe_h[20].hdr_len = 0xfc1062d0
&eth1_ec->epe_h[21].hdr_len = 0xfc1062d4
&eth1_ec->epe_h[22].hdr_len = 0xfc1062d8
&eth1_ec->epe_h[23].hdr_len = 0xfc1062dc
&eth1_ec->epe_h[24].hdr_len = 0xfc1062e0
&eth1_ec->epe_h[25].hdr_len = 0xfc1062e4
&eth1_ec->epe_h[26].hdr_len = 0xfc1062e8
&eth1_ec->epe_h[27].hdr_len = 0xfc1062ec
&eth1_ec->epe_h[28].hdr_len = 0xfc1062f0
&eth1_ec->epe_h[29].hdr_len = 0xfc1062f4
&eth1_ec->epe_h[30].hdr_len = 0xfc1062f8
&eth1_ec->epe_h[31].hdr_len = 0xfc1062fc
&eth1_ec->epe_p[0].comp_data = 0xfc106300
&eth1_ec->epe_p[0].comp_mask = 0xfc106304
&eth1_ec->epe_p[0].comp_ctrl = 0xfc106308
&eth1_ec->epe_p[1].comp_data = 0xfc10631c
&eth1_ec->epe_p[1].comp_mask = 0xfc106320
&eth1_ec->epe_p[1].comp_ctrl = 0xfc106324
&eth1_ec->epe_p[2].comp_data = 0xfc106338
&eth1_ec->epe_p[2].comp_mask = 0xfc10633c
&eth1_ec->epe_p[2].comp_ctrl = 0xfc106340
&eth1_ec->epe_p[3].comp_data = 0xfc106354
&eth1_ec->epe_p[3].comp_mask = 0xfc106358
&eth1_ec->epe_p[3].comp_ctrl = 0xfc10635c
&eth1_ec->epe_p[4].comp_data = 0xfc106370
&eth1_ec->epe_p[4].comp_mask = 0xfc106374
&eth1_ec->epe_p[4].comp_ctrl = 0xfc106378
&eth1_ec->epe_p[5].comp_data = 0xfc10638c
&eth1_ec->epe_p[5].comp_mask = 0xfc106390
&eth1_ec->epe_p[5].comp_ctrl = 0xfc106394
&eth1_ec->epe_p[6].comp_data = 0xfc1063a8
&eth1_ec->epe_p[6].comp_mask = 0xfc1063ac
&eth1_ec->epe_p[6].comp_ctrl = 0xfc1063b0
&eth1_ec->epe_p[7].comp_data = 0xfc1063c4
&eth1_ec->epe_p[7].comp_mask = 0xfc1063c8
&eth1_ec->epe_p[7].comp_ctrl = 0xfc1063cc
&eth1_ec->epe_p[8].comp_data = 0xfc1063e0
&eth1_ec->epe_p[8].comp_mask = 0xfc1063e4
&eth1_ec->epe_p[8].comp_ctrl = 0xfc1063e8
&eth1_ec->epe_p[9].comp_data = 0xfc1063fc
&eth1_ec->epe_p[9].comp_mask = 0xfc106400
&eth1_ec->epe_p[9].comp_ctrl = 0xfc106404
&eth1_ec->epe_p[10].comp_data = 0xfc106418
&eth1_ec->epe_p[10].comp_mask = 0xfc10641c
&eth1_ec->epe_p[10].comp_ctrl = 0xfc106420
&eth1_ec->epe_p[11].comp_data = 0xfc106434
&eth1_ec->epe_p[11].comp_mask = 0xfc106438
&eth1_ec->epe_p[11].comp_ctrl = 0xfc10643c
&eth1_ec->epe_p[12].comp_data = 0xfc106450
&eth1_ec->epe_p[12].comp_mask = 0xfc106454
&eth1_ec->epe_p[12].comp_ctrl = 0xfc106458
&eth1_ec->epe_p[13].comp_data = 0xfc10646c
&eth1_ec->epe_p[13].comp_mask = 0xfc106470
&eth1_ec->epe_p[13].comp_ctrl = 0xfc106474
&eth1_ec->epe_p[14].comp_data = 0xfc106488
&eth1_ec->epe_p[14].comp_mask = 0xfc10648c
&eth1_ec->epe_p[14].comp_ctrl = 0xfc106490
&eth1_ec->epe_p[15].comp_data = 0xfc1064a4
&eth1_ec->epe_p[15].comp_mask = 0xfc1064a8
&eth1_ec->epe_p[15].comp_ctrl = 0xfc1064ac
&eth1_ec->epe_p[16].comp_data = 0xfc1064c0
&eth1_ec->epe_p[16].comp_mask = 0xfc1064c4
&eth1_ec->epe_p[16].comp_ctrl = 0xfc1064c8
&eth1_ec->epe_p[17].comp_data = 0xfc1064dc
&eth1_ec->epe_p[17].comp_mask = 0xfc1064e0
&eth1_ec->epe_p[17].comp_ctrl = 0xfc1064e4
&eth1_ec->epe_p[18].comp_data = 0xfc1064f8
&eth1_ec->epe_p[18].comp_mask = 0xfc1064fc
&eth1_ec->epe_p[18].comp_ctrl = 0xfc106500
&eth1_ec->epe_p[19].comp_data = 0xfc106514
&eth1_ec->epe_p[19].comp_mask = 0xfc106518
&eth1_ec->epe_p[19].comp_ctrl = 0xfc10651c
&eth1_ec->epe_p[20].comp_data = 0xfc106530
&eth1_ec->epe_p[20].comp_mask = 0xfc106534
&eth1_ec->epe_p[20].comp_ctrl = 0xfc106538
&eth1_ec->epe_p[21].comp_data = 0xfc10654c
&eth1_ec->epe_p[21].comp_mask = 0xfc106550
&eth1_ec->epe_p[21].comp_ctrl = 0xfc106554
&eth1_ec->epe_p[22].comp_data = 0xfc106568
&eth1_ec->epe_p[22].comp_mask = 0xfc10656c
&eth1_ec->epe_p[22].comp_ctrl = 0xfc106570
&eth1_ec->epe_p[23].comp_data = 0xfc106584
&eth1_ec->epe_p[23].comp_mask = 0xfc106588
&eth1_ec->epe_p[23].comp_ctrl = 0xfc10658c
&eth1_ec->epe_p[24].comp_data = 0xfc1065a0
&eth1_ec->epe_p[24].comp_mask = 0xfc1065a4
&eth1_ec->epe_p[24].comp_ctrl = 0xfc1065a8
&eth1_ec->epe_p[25].comp_data = 0xfc1065bc
&eth1_ec->epe_p[25].comp_mask = 0xfc1065c0
&eth1_ec->epe_p[25].comp_ctrl = 0xfc1065c4
&eth1_ec->epe_p[26].comp_data = 0xfc1065d8
&eth1_ec->epe_p[26].comp_mask = 0xfc1065dc
&eth1_ec->epe_p[26].comp_ctrl = 0xfc1065e0
&eth1_ec->epe_p[27].comp_data = 0xfc1065f4
&eth1_ec->epe_p[27].comp_mask = 0xfc1065f8
&eth1_ec->epe_p[27].comp_ctrl = 0xfc1065fc
&eth1_ec->epe_p[28].comp_data = 0xfc106610
&eth1_ec->epe_p[28].comp_mask = 0xfc106614
&eth1_ec->epe_p[28].comp_ctrl = 0xfc106618
&eth1_ec->epe_p[29].comp_data = 0xfc10662c
&eth1_ec->epe_p[29].comp_mask = 0xfc106630
&eth1_ec->epe_p[29].comp_ctrl = 0xfc106634
&eth1_ec->epe_p[30].comp_data = 0xfc106648
&eth1_ec->epe_p[30].comp_mask = 0xfc10664c
&eth1_ec->epe_p[30].comp_ctrl = 0xfc106650
&eth1_ec->epe_p[31].comp_data = 0xfc106664
&eth1_ec->epe_p[31].comp_mask = 0xfc106668
&eth1_ec->epe_p[31].comp_ctrl = 0xfc10666c
&eth1_ec->epe_a[0].prot_act = 0xfc106680
&eth1_ec->epe_a[1].prot_act = 0xfc106684
&eth1_ec->epe_a[2].prot_act = 0xfc106688
&eth1_ec->epe_a[3].prot_act = 0xfc10668c
&eth1_ec->epe_a[4].prot_act = 0xfc106690
&eth1_ec->epe_a[5].prot_act = 0xfc106694
&eth1_ec->epe_a[6].prot_act = 0xfc106698
&eth1_ec->epe_a[7].prot_act = 0xfc10669c
&eth1_ec->epe_a[8].prot_act = 0xfc1066a0
&eth1_ec->epe_a[9].prot_act = 0xfc1066a4
&eth1_ec->epe_a[10].prot_act = 0xfc1066a8
&eth1_ec->epe_a[11].prot_act = 0xfc1066ac
&eth1_ec->epe_a[12].prot_act = 0xfc1066b0
&eth1_ec->epe_a[13].prot_act = 0xfc1066b4
&eth1_ec->epe_a[14].prot_act = 0xfc1066b8
&eth1_ec->epe_a[15].prot_act = 0xfc1066bc
&eth1_ec->epe_a[16].prot_act = 0xfc1066c0
&eth1_ec->epe_a[17].prot_act = 0xfc1066c4
&eth1_ec->epe_a[18].prot_act = 0xfc1066c8
&eth1_ec->epe_a[19].prot_act = 0xfc1066cc
&eth1_ec->epe_a[20].prot_act = 0xfc1066d0
&eth1_ec->epe_a[21].prot_act = 0xfc1066d4
&eth1_ec->epe_a[22].prot_act = 0xfc1066d8
&eth1_ec->epe_a[23].prot_act = 0xfc1066dc
&eth1_ec->epe_a[24].prot_act = 0xfc1066e0
&eth1_ec->epe_a[25].prot_act = 0xfc1066e4
&eth1_ec->epe_a[26].prot_act = 0xfc1066e8
&eth1_ec->epe_a[27].prot_act = 0xfc1066ec
&eth1_ec->epe_a[28].prot_act = 0xfc1066f0
&eth1_ec->epe_a[29].prot_act = 0xfc1066f4
&eth1_ec->epe_a[30].prot_act = 0xfc1066f8
&eth1_ec->epe_a[31].prot_act = 0xfc1066fc
&eth1_ec->rfw.thash_cfg_1 = 0xfc106700
&eth1_ec->rfw.thash_cfg_2 = 0xfc106704
&eth1_ec->rfw.mhash_cfg_1 = 0xfc106708
&eth1_ec->rfw.mhash_cfg_2 = 0xfc10670c
&eth1_ec->rfw.hdr_split = 0xfc106710
&eth1_ec->rfw.meta_err = 0xfc106714
&eth1_ec->rfw.meta = 0xfc106718
&eth1_ec->rfw.filter = 0xfc10671c
&eth1_ec->rfw.thash_table_addr = 0xfc106720
&eth1_ec->rfw.thash_table_data = 0xfc106724
&eth1_ec->rfw.mhash_table_addr = 0xfc106728
&eth1_ec->rfw.mhash_table_data = 0xfc10672c
&eth1_ec->rfw.vid_table_addr = 0xfc106730
&eth1_ec->rfw.vid_table_data = 0xfc106734
&eth1_ec->rfw.pbits_table_addr = 0xfc106738
&eth1_ec->rfw.pbits_table_data = 0xfc10673c
&eth1_ec->rfw.dscp_table_addr = 0xfc106740
&eth1_ec->rfw.dscp_table_data = 0xfc106744
&eth1_ec->rfw.tc_table_addr = 0xfc106748
&eth1_ec->rfw.tc_table_data = 0xfc10674c
&eth1_ec->rfw.ctrl_table_addr = 0xfc106750
&eth1_ec->rfw.ctrl_table_data = 0xfc106754
&eth1_ec->rfw.out_cfg = 0xfc106758
&eth1_ec->rfw.fsm_table_addr = 0xfc10675c
&eth1_ec->rfw.fsm_table_data = 0xfc106760
&eth1_ec->rfw.ctrl_sel = 0xfc106764
&eth1_ec->rfw.default_vlan = 0xfc106768
&eth1_ec->rfw.default_hash = 0xfc10676c
&eth1_ec->rfw.default_or = 0xfc106770
&eth1_ec->rfw.drop_latch = 0xfc106774
&eth1_ec->rfw.checksum = 0xfc106778
&eth1_ec->rfw.lro_cfg_1 = 0xfc10677c
&eth1_ec->rfw.lro_check_ipv4 = 0xfc106780
&eth1_ec->rfw.lro_ipv4 = 0xfc106784
&eth1_ec->rfw.lro_check_ipv6 = 0xfc106788
&eth1_ec->rfw.lro_ipv6 = 0xfc10678c
&eth1_ec->rfw.lro_check_tcp = 0xfc106790
&eth1_ec->rfw.lro_tcp = 0xfc106794
&eth1_ec->rfw.lro_check_udp = 0xfc106798
&eth1_ec->rfw.lro_check_l2 = 0xfc10679c
&eth1_ec->rfw.lro_check_gen = 0xfc1067a0
&eth1_ec->rfw.lro_store = 0xfc1067a4
&eth1_ec->rfw.vid_table_def = 0xfc1067a8
&eth1_ec->rfw.ctrl_table_def = 0xfc1067ac
&eth1_ec->rfw.cfg_a_0 = 0xfc1067b0
&eth1_ec->rfw.thash_cfg_3 = 0xfc1067b4
&eth1_ec->rfw.thash_mask_outer_ipv6 = 0xfc1067b8
&eth1_ec->rfw.thash_mask_outer = 0xfc1067bc
&eth1_ec->rfw.thash_mask_inner_ipv6 = 0xfc1067c0
&eth1_ec->rfw.thash_mask_inner = 0xfc1067c4
&eth1_ec->rfw.rx_checksum = 0xfc1067c8
&eth1_ec->rfw.l3_tlen_err = 0xfc1067cc
&eth1_ec->rfw.l3_tlen_err_table_1 = 0xfc1067d0
&eth1_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc1067d4
&eth1_ec->rfw_udma[0].def_cfg = 0xfc1067f0
&eth1_ec->rfw_udma[1].def_cfg = 0xfc1067f4
&eth1_ec->rfw_udma[2].def_cfg = 0xfc1067f8
&eth1_ec->rfw_udma[3].def_cfg = 0xfc1067fc
&eth1_ec->rfw_hash[0].key = 0xfc106800
&eth1_ec->rfw_hash[1].key = 0xfc106804
&eth1_ec->rfw_hash[2].key = 0xfc106808
&eth1_ec->rfw_hash[3].key = 0xfc10680c
&eth1_ec->rfw_hash[4].key = 0xfc106810
&eth1_ec->rfw_hash[5].key = 0xfc106814
&eth1_ec->rfw_hash[6].key = 0xfc106818
&eth1_ec->rfw_hash[7].key = 0xfc10681c
&eth1_ec->rfw_hash[8].key = 0xfc106820
&eth1_ec->rfw_hash[9].key = 0xfc106824
&eth1_ec->rfw_priority[0].queue = 0xfc106828
&eth1_ec->rfw_priority[1].queue = 0xfc10682c
&eth1_ec->rfw_priority[2].queue = 0xfc106830
&eth1_ec->rfw_priority[3].queue = 0xfc106834
&eth1_ec->rfw_priority[4].queue = 0xfc106838
&eth1_ec->rfw_priority[5].queue = 0xfc10683c
&eth1_ec->rfw_priority[6].queue = 0xfc106840
&eth1_ec->rfw_priority[7].queue = 0xfc106844
&eth1_ec->rfw_default[0].opt_1 = 0xfc106848
&eth1_ec->rfw_default[1].opt_1 = 0xfc10684c
&eth1_ec->rfw_default[2].opt_1 = 0xfc106850
&eth1_ec->rfw_default[3].opt_1 = 0xfc106854
&eth1_ec->rfw_default[4].opt_1 = 0xfc106858
&eth1_ec->rfw_default[5].opt_1 = 0xfc10685c
&eth1_ec->rfw_default[6].opt_1 = 0xfc106860
&eth1_ec->rfw_default[7].opt_1 = 0xfc106864
&eth1_ec->fwd_mac[0].data_l = 0xfc106868
&eth1_ec->fwd_mac[0].data_h = 0xfc10686c
&eth1_ec->fwd_mac[0].mask_l = 0xfc106870
&eth1_ec->fwd_mac[0].mask_h = 0xfc106874
&eth1_ec->fwd_mac[0].ctrl = 0xfc106878
&eth1_ec->fwd_mac[1].data_l = 0xfc10687c
&eth1_ec->fwd_mac[1].data_h = 0xfc106880
&eth1_ec->fwd_mac[1].mask_l = 0xfc106884
&eth1_ec->fwd_mac[1].mask_h = 0xfc106888
&eth1_ec->fwd_mac[1].ctrl = 0xfc10688c
&eth1_ec->fwd_mac[2].data_l = 0xfc106890
&eth1_ec->fwd_mac[2].data_h = 0xfc106894
&eth1_ec->fwd_mac[2].mask_l = 0xfc106898
&eth1_ec->fwd_mac[2].mask_h = 0xfc10689c
&eth1_ec->fwd_mac[2].ctrl = 0xfc1068a0
&eth1_ec->fwd_mac[3].data_l = 0xfc1068a4
&eth1_ec->fwd_mac[3].data_h = 0xfc1068a8
&eth1_ec->fwd_mac[3].mask_l = 0xfc1068ac
&eth1_ec->fwd_mac[3].mask_h = 0xfc1068b0
&eth1_ec->fwd_mac[3].ctrl = 0xfc1068b4
&eth1_ec->fwd_mac[4].data_l = 0xfc1068b8
&eth1_ec->fwd_mac[4].data_h = 0xfc1068bc
&eth1_ec->fwd_mac[4].mask_l = 0xfc1068c0
&eth1_ec->fwd_mac[4].mask_h = 0xfc1068c4
&eth1_ec->fwd_mac[4].ctrl = 0xfc1068c8
&eth1_ec->fwd_mac[5].data_l = 0xfc1068cc
&eth1_ec->fwd_mac[5].data_h = 0xfc1068d0
&eth1_ec->fwd_mac[5].mask_l = 0xfc1068d4
&eth1_ec->fwd_mac[5].mask_h = 0xfc1068d8
&eth1_ec->fwd_mac[5].ctrl = 0xfc1068dc
&eth1_ec->fwd_mac[6].data_l = 0xfc1068e0
&eth1_ec->fwd_mac[6].data_h = 0xfc1068e4
&eth1_ec->fwd_mac[6].mask_l = 0xfc1068e8
&eth1_ec->fwd_mac[6].mask_h = 0xfc1068ec
&eth1_ec->fwd_mac[6].ctrl = 0xfc1068f0
&eth1_ec->fwd_mac[7].data_l = 0xfc1068f4
&eth1_ec->fwd_mac[7].data_h = 0xfc1068f8
&eth1_ec->fwd_mac[7].mask_l = 0xfc1068fc
&eth1_ec->fwd_mac[7].mask_h = 0xfc106900
&eth1_ec->fwd_mac[7].ctrl = 0xfc106904
&eth1_ec->fwd_mac[8].data_l = 0xfc106908
&eth1_ec->fwd_mac[8].data_h = 0xfc10690c
&eth1_ec->fwd_mac[8].mask_l = 0xfc106910
&eth1_ec->fwd_mac[8].mask_h = 0xfc106914
&eth1_ec->fwd_mac[8].ctrl = 0xfc106918
&eth1_ec->fwd_mac[9].data_l = 0xfc10691c
&eth1_ec->fwd_mac[9].data_h = 0xfc106920
&eth1_ec->fwd_mac[9].mask_l = 0xfc106924
&eth1_ec->fwd_mac[9].mask_h = 0xfc106928
&eth1_ec->fwd_mac[9].ctrl = 0xfc10692c
&eth1_ec->fwd_mac[10].data_l = 0xfc106930
&eth1_ec->fwd_mac[10].data_h = 0xfc106934
&eth1_ec->fwd_mac[10].mask_l = 0xfc106938
&eth1_ec->fwd_mac[10].mask_h = 0xfc10693c
&eth1_ec->fwd_mac[10].ctrl = 0xfc106940
&eth1_ec->fwd_mac[11].data_l = 0xfc106944
&eth1_ec->fwd_mac[11].data_h = 0xfc106948
&eth1_ec->fwd_mac[11].mask_l = 0xfc10694c
&eth1_ec->fwd_mac[11].mask_h = 0xfc106950
&eth1_ec->fwd_mac[11].ctrl = 0xfc106954
&eth1_ec->fwd_mac[12].data_l = 0xfc106958
&eth1_ec->fwd_mac[12].data_h = 0xfc10695c
&eth1_ec->fwd_mac[12].mask_l = 0xfc106960
&eth1_ec->fwd_mac[12].mask_h = 0xfc106964
&eth1_ec->fwd_mac[12].ctrl = 0xfc106968
&eth1_ec->fwd_mac[13].data_l = 0xfc10696c
&eth1_ec->fwd_mac[13].data_h = 0xfc106970
&eth1_ec->fwd_mac[13].mask_l = 0xfc106974
&eth1_ec->fwd_mac[13].mask_h = 0xfc106978
&eth1_ec->fwd_mac[13].ctrl = 0xfc10697c
&eth1_ec->fwd_mac[14].data_l = 0xfc106980
&eth1_ec->fwd_mac[14].data_h = 0xfc106984
&eth1_ec->fwd_mac[14].mask_l = 0xfc106988
&eth1_ec->fwd_mac[14].mask_h = 0xfc10698c
&eth1_ec->fwd_mac[14].ctrl = 0xfc106990
&eth1_ec->fwd_mac[15].data_l = 0xfc106994
&eth1_ec->fwd_mac[15].data_h = 0xfc106998
&eth1_ec->fwd_mac[15].mask_l = 0xfc10699c
&eth1_ec->fwd_mac[15].mask_h = 0xfc1069a0
&eth1_ec->fwd_mac[15].ctrl = 0xfc1069a4
&eth1_ec->fwd_mac[16].data_l = 0xfc1069a8
&eth1_ec->fwd_mac[16].data_h = 0xfc1069ac
&eth1_ec->fwd_mac[16].mask_l = 0xfc1069b0
&eth1_ec->fwd_mac[16].mask_h = 0xfc1069b4
&eth1_ec->fwd_mac[16].ctrl = 0xfc1069b8
&eth1_ec->fwd_mac[17].data_l = 0xfc1069bc
&eth1_ec->fwd_mac[17].data_h = 0xfc1069c0
&eth1_ec->fwd_mac[17].mask_l = 0xfc1069c4
&eth1_ec->fwd_mac[17].mask_h = 0xfc1069c8
&eth1_ec->fwd_mac[17].ctrl = 0xfc1069cc
&eth1_ec->fwd_mac[18].data_l = 0xfc1069d0
&eth1_ec->fwd_mac[18].data_h = 0xfc1069d4
&eth1_ec->fwd_mac[18].mask_l = 0xfc1069d8
&eth1_ec->fwd_mac[18].mask_h = 0xfc1069dc
&eth1_ec->fwd_mac[18].ctrl = 0xfc1069e0
&eth1_ec->fwd_mac[19].data_l = 0xfc1069e4
&eth1_ec->fwd_mac[19].data_h = 0xfc1069e8
&eth1_ec->fwd_mac[19].mask_l = 0xfc1069ec
&eth1_ec->fwd_mac[19].mask_h = 0xfc1069f0
&eth1_ec->fwd_mac[19].ctrl = 0xfc1069f4
&eth1_ec->fwd_mac[20].data_l = 0xfc1069f8
&eth1_ec->fwd_mac[20].data_h = 0xfc1069fc
&eth1_ec->fwd_mac[20].mask_l = 0xfc106a00
&eth1_ec->fwd_mac[20].mask_h = 0xfc106a04
&eth1_ec->fwd_mac[20].ctrl = 0xfc106a08
&eth1_ec->fwd_mac[21].data_l = 0xfc106a0c
&eth1_ec->fwd_mac[21].data_h = 0xfc106a10
&eth1_ec->fwd_mac[21].mask_l = 0xfc106a14
&eth1_ec->fwd_mac[21].mask_h = 0xfc106a18
&eth1_ec->fwd_mac[21].ctrl = 0xfc106a1c
&eth1_ec->fwd_mac[22].data_l = 0xfc106a20
&eth1_ec->fwd_mac[22].data_h = 0xfc106a24
&eth1_ec->fwd_mac[22].mask_l = 0xfc106a28
&eth1_ec->fwd_mac[22].mask_h = 0xfc106a2c
&eth1_ec->fwd_mac[22].ctrl = 0xfc106a30
&eth1_ec->fwd_mac[23].data_l = 0xfc106a34
&eth1_ec->fwd_mac[23].data_h = 0xfc106a38
&eth1_ec->fwd_mac[23].mask_l = 0xfc106a3c
&eth1_ec->fwd_mac[23].mask_h = 0xfc106a40
&eth1_ec->fwd_mac[23].ctrl = 0xfc106a44
&eth1_ec->fwd_mac[24].data_l = 0xfc106a48
&eth1_ec->fwd_mac[24].data_h = 0xfc106a4c
&eth1_ec->fwd_mac[24].mask_l = 0xfc106a50
&eth1_ec->fwd_mac[24].mask_h = 0xfc106a54
&eth1_ec->fwd_mac[24].ctrl = 0xfc106a58
&eth1_ec->fwd_mac[25].data_l = 0xfc106a5c
&eth1_ec->fwd_mac[25].data_h = 0xfc106a60
&eth1_ec->fwd_mac[25].mask_l = 0xfc106a64
&eth1_ec->fwd_mac[25].mask_h = 0xfc106a68
&eth1_ec->fwd_mac[25].ctrl = 0xfc106a6c
&eth1_ec->fwd_mac[26].data_l = 0xfc106a70
&eth1_ec->fwd_mac[26].data_h = 0xfc106a74
&eth1_ec->fwd_mac[26].mask_l = 0xfc106a78
&eth1_ec->fwd_mac[26].mask_h = 0xfc106a7c
&eth1_ec->fwd_mac[26].ctrl = 0xfc106a80
&eth1_ec->fwd_mac[27].data_l = 0xfc106a84
&eth1_ec->fwd_mac[27].data_h = 0xfc106a88
&eth1_ec->fwd_mac[27].mask_l = 0xfc106a8c
&eth1_ec->fwd_mac[27].mask_h = 0xfc106a90
&eth1_ec->fwd_mac[27].ctrl = 0xfc106a94
&eth1_ec->fwd_mac[28].data_l = 0xfc106a98
&eth1_ec->fwd_mac[28].data_h = 0xfc106a9c
&eth1_ec->fwd_mac[28].mask_l = 0xfc106aa0
&eth1_ec->fwd_mac[28].mask_h = 0xfc106aa4
&eth1_ec->fwd_mac[28].ctrl = 0xfc106aa8
&eth1_ec->fwd_mac[29].data_l = 0xfc106aac
&eth1_ec->fwd_mac[29].data_h = 0xfc106ab0
&eth1_ec->fwd_mac[29].mask_l = 0xfc106ab4
&eth1_ec->fwd_mac[29].mask_h = 0xfc106ab8
&eth1_ec->fwd_mac[29].ctrl = 0xfc106abc
&eth1_ec->fwd_mac[30].data_l = 0xfc106ac0
&eth1_ec->fwd_mac[30].data_h = 0xfc106ac4
&eth1_ec->fwd_mac[30].mask_l = 0xfc106ac8
&eth1_ec->fwd_mac[30].mask_h = 0xfc106acc
&eth1_ec->fwd_mac[30].ctrl = 0xfc106ad0
&eth1_ec->fwd_mac[31].data_l = 0xfc106ad4
&eth1_ec->fwd_mac[31].data_h = 0xfc106ad8
&eth1_ec->fwd_mac[31].mask_l = 0xfc106adc
&eth1_ec->fwd_mac[31].mask_h = 0xfc106ae0
&eth1_ec->fwd_mac[31].ctrl = 0xfc106ae4
&eth1_ec->msw.uc = 0xfc106ae8
&eth1_ec->msw.mc = 0xfc106aec
&eth1_ec->msw.bc = 0xfc106af0
&eth1_ec->tso.in_cfg = 0xfc106b00
&eth1_ec->tso.cache_table_addr = 0xfc106b04
&eth1_ec->tso.cache_table_data_1 = 0xfc106b08
&eth1_ec->tso.cache_table_data_2 = 0xfc106b0c
&eth1_ec->tso.cache_table_data_3 = 0xfc106b10
&eth1_ec->tso.cache_table_data_4 = 0xfc106b14
&eth1_ec->tso.ctrl_first = 0xfc106b18
&eth1_ec->tso.ctrl_middle = 0xfc106b1c
&eth1_ec->tso.ctrl_last = 0xfc106b20
&eth1_ec->tso.cfg_add_0 = 0xfc106b24
&eth1_ec->tso.cfg_tunnel = 0xfc106b28
&eth1_ec->tso.arb_config = 0xfc106b2c
&eth1_ec->tso.arb_cred_level = 0xfc106b30
&eth1_ec->tso.arb_cred_grant = 0xfc106b34
&eth1_ec->tso.arb_sop_cost = 0xfc106b38
&eth1_ec->tso.arb_eop_cost = 0xfc106b3c
&eth1_ec->tso.arb_data_cost = 0xfc106b40
&eth1_ec->tso_sel[0].mss = 0xfc106b60
&eth1_ec->tso_sel[1].mss = 0xfc106b64
&eth1_ec->tso_sel[2].mss = 0xfc106b68
&eth1_ec->tso_sel[3].mss = 0xfc106b6c
&eth1_ec->tso_sel[4].mss = 0xfc106b70
&eth1_ec->tso_sel[5].mss = 0xfc106b74
&eth1_ec->tso_sel[6].mss = 0xfc106b78
&eth1_ec->tso_sel[7].mss = 0xfc106b7c
&eth1_ec->tpe.parse = 0xfc106b80
&eth1_ec->tpm_udma[0].vlan_data = 0xfc106bc0
&eth1_ec->tpm_udma[0].mac_sa_1 = 0xfc106bc4
&eth1_ec->tpm_udma[0].mac_sa_2 = 0xfc106bc8
&eth1_ec->tpm_udma[1].vlan_data = 0xfc106bcc
&eth1_ec->tpm_udma[1].mac_sa_1 = 0xfc106bd0
&eth1_ec->tpm_udma[1].mac_sa_2 = 0xfc106bd4
&eth1_ec->tpm_udma[2].vlan_data = 0xfc106bd8
&eth1_ec->tpm_udma[2].mac_sa_1 = 0xfc106bdc
&eth1_ec->tpm_udma[2].mac_sa_2 = 0xfc106be0
&eth1_ec->tpm_udma[3].vlan_data = 0xfc106be4
&eth1_ec->tpm_udma[3].mac_sa_1 = 0xfc106be8
&eth1_ec->tpm_udma[3].mac_sa_2 = 0xfc106bec
&eth1_ec->tpm_sel[0].etype = 0xfc106bf0
&eth1_ec->tpm_sel[1].etype = 0xfc106bf4
&eth1_ec->tpm_sel[2].etype = 0xfc106bf8
&eth1_ec->tpm_sel[3].etype = 0xfc106bfc
&eth1_ec->tfw.tx_wr_fifo = 0xfc106c00
&eth1_ec->tfw.tx_vid_table_addr = 0xfc106c04
&eth1_ec->tfw.tx_vid_table_data = 0xfc106c08
&eth1_ec->tfw.tx_rd_fifo = 0xfc106c0c
&eth1_ec->tfw.tx_checksum = 0xfc106c10
&eth1_ec->tfw.tx_gen = 0xfc106c14
&eth1_ec->tfw.tx_spf = 0xfc106c18
&eth1_ec->tfw.data_fifo = 0xfc106c1c
&eth1_ec->tfw.ctrl_fifo = 0xfc106c20
&eth1_ec->tfw.hdr_fifo = 0xfc106c24
&eth1_ec->tfw.out = 0xfc106c28
&eth1_ec->tfw_udma[0].uc_udma = 0xfc106c60
&eth1_ec->tfw_udma[0].mc_udma = 0xfc106c64
&eth1_ec->tfw_udma[0].bc_udma = 0xfc106c68
&eth1_ec->tfw_udma[0].spf_cmd = 0xfc106c6c
&eth1_ec->tfw_udma[0].fwd_dec = 0xfc106c70
&eth1_ec->tfw_udma[1].uc_udma = 0xfc106c78
&eth1_ec->tfw_udma[1].mc_udma = 0xfc106c7c
&eth1_ec->tfw_udma[1].bc_udma = 0xfc106c80
&eth1_ec->tfw_udma[1].spf_cmd = 0xfc106c84
&eth1_ec->tfw_udma[1].fwd_dec = 0xfc106c88
&eth1_ec->tfw_udma[2].uc_udma = 0xfc106c90
&eth1_ec->tfw_udma[2].mc_udma = 0xfc106c94
&eth1_ec->tfw_udma[2].bc_udma = 0xfc106c98
&eth1_ec->tfw_udma[2].spf_cmd = 0xfc106c9c
&eth1_ec->tfw_udma[2].fwd_dec = 0xfc106ca0
&eth1_ec->tfw_udma[3].uc_udma = 0xfc106ca8
&eth1_ec->tfw_udma[3].mc_udma = 0xfc106cac
&eth1_ec->tfw_udma[3].bc_udma = 0xfc106cb0
&eth1_ec->tfw_udma[3].spf_cmd = 0xfc106cb4
&eth1_ec->tfw_udma[3].fwd_dec = 0xfc106cb8
&eth1_ec->tmi.tx_cfg = 0xfc106cc0
&eth1_ec->efc.ec_pause = 0xfc106cd0
&eth1_ec->efc.ec_xoff = 0xfc106cd4
&eth1_ec->efc.xon = 0xfc106cd8
&eth1_ec->efc.gpio = 0xfc106cdc
&eth1_ec->efc.rx_fifo_af = 0xfc106ce0
&eth1_ec->efc.rx_fifo_hyst = 0xfc106ce4
&eth1_ec->efc.stat = 0xfc106ce8
&eth1_ec->efc.xoff_timer_1g = 0xfc106cec
&eth1_ec->efc.ec_pfc = 0xfc106cf0
&eth1_ec->fc_udma[0].q_pause_0 = 0xfc106d00
&eth1_ec->fc_udma[0].q_pause_1 = 0xfc106d04
&eth1_ec->fc_udma[0].q_pause_2 = 0xfc106d08
&eth1_ec->fc_udma[0].q_pause_3 = 0xfc106d0c
&eth1_ec->fc_udma[0].q_pause_4 = 0xfc106d10
&eth1_ec->fc_udma[0].q_pause_5 = 0xfc106d14
&eth1_ec->fc_udma[0].q_pause_6 = 0xfc106d18
&eth1_ec->fc_udma[0].q_pause_7 = 0xfc106d1c
&eth1_ec->fc_udma[0].q_gpio_0 = 0xfc106d20
&eth1_ec->fc_udma[0].q_gpio_1 = 0xfc106d24
&eth1_ec->fc_udma[0].q_gpio_2 = 0xfc106d28
&eth1_ec->fc_udma[0].q_gpio_3 = 0xfc106d2c
&eth1_ec->fc_udma[0].q_gpio_4 = 0xfc106d30
&eth1_ec->fc_udma[0].q_gpio_5 = 0xfc106d34
&eth1_ec->fc_udma[0].q_gpio_6 = 0xfc106d38
&eth1_ec->fc_udma[0].q_gpio_7 = 0xfc106d3c
&eth1_ec->fc_udma[0].s_pause = 0xfc106d40
&eth1_ec->fc_udma[0].q_xoff_0 = 0xfc106d44
&eth1_ec->fc_udma[0].q_xoff_1 = 0xfc106d48
&eth1_ec->fc_udma[0].q_xoff_2 = 0xfc106d4c
&eth1_ec->fc_udma[0].q_xoff_3 = 0xfc106d50
&eth1_ec->fc_udma[0].q_xoff_4 = 0xfc106d54
&eth1_ec->fc_udma[0].q_xoff_5 = 0xfc106d58
&eth1_ec->fc_udma[0].q_xoff_6 = 0xfc106d5c
&eth1_ec->fc_udma[0].q_xoff_7 = 0xfc106d60
&eth1_ec->fc_udma[1].q_pause_0 = 0xfc106d80
&eth1_ec->fc_udma[1].q_pause_1 = 0xfc106d84
&eth1_ec->fc_udma[1].q_pause_2 = 0xfc106d88
&eth1_ec->fc_udma[1].q_pause_3 = 0xfc106d8c
&eth1_ec->fc_udma[1].q_pause_4 = 0xfc106d90
&eth1_ec->fc_udma[1].q_pause_5 = 0xfc106d94
&eth1_ec->fc_udma[1].q_pause_6 = 0xfc106d98
&eth1_ec->fc_udma[1].q_pause_7 = 0xfc106d9c
&eth1_ec->fc_udma[1].q_gpio_0 = 0xfc106da0
&eth1_ec->fc_udma[1].q_gpio_1 = 0xfc106da4
&eth1_ec->fc_udma[1].q_gpio_2 = 0xfc106da8
&eth1_ec->fc_udma[1].q_gpio_3 = 0xfc106dac
&eth1_ec->fc_udma[1].q_gpio_4 = 0xfc106db0
&eth1_ec->fc_udma[1].q_gpio_5 = 0xfc106db4
&eth1_ec->fc_udma[1].q_gpio_6 = 0xfc106db8
&eth1_ec->fc_udma[1].q_gpio_7 = 0xfc106dbc
&eth1_ec->fc_udma[1].s_pause = 0xfc106dc0
&eth1_ec->fc_udma[1].q_xoff_0 = 0xfc106dc4
&eth1_ec->fc_udma[1].q_xoff_1 = 0xfc106dc8
&eth1_ec->fc_udma[1].q_xoff_2 = 0xfc106dcc
&eth1_ec->fc_udma[1].q_xoff_3 = 0xfc106dd0
&eth1_ec->fc_udma[1].q_xoff_4 = 0xfc106dd4
&eth1_ec->fc_udma[1].q_xoff_5 = 0xfc106dd8
&eth1_ec->fc_udma[1].q_xoff_6 = 0xfc106ddc
&eth1_ec->fc_udma[1].q_xoff_7 = 0xfc106de0
&eth1_ec->fc_udma[2].q_pause_0 = 0xfc106e00
&eth1_ec->fc_udma[2].q_pause_1 = 0xfc106e04
&eth1_ec->fc_udma[2].q_pause_2 = 0xfc106e08
&eth1_ec->fc_udma[2].q_pause_3 = 0xfc106e0c
&eth1_ec->fc_udma[2].q_pause_4 = 0xfc106e10
&eth1_ec->fc_udma[2].q_pause_5 = 0xfc106e14
&eth1_ec->fc_udma[2].q_pause_6 = 0xfc106e18
&eth1_ec->fc_udma[2].q_pause_7 = 0xfc106e1c
&eth1_ec->fc_udma[2].q_gpio_0 = 0xfc106e20
&eth1_ec->fc_udma[2].q_gpio_1 = 0xfc106e24
&eth1_ec->fc_udma[2].q_gpio_2 = 0xfc106e28
&eth1_ec->fc_udma[2].q_gpio_3 = 0xfc106e2c
&eth1_ec->fc_udma[2].q_gpio_4 = 0xfc106e30
&eth1_ec->fc_udma[2].q_gpio_5 = 0xfc106e34
&eth1_ec->fc_udma[2].q_gpio_6 = 0xfc106e38
&eth1_ec->fc_udma[2].q_gpio_7 = 0xfc106e3c
&eth1_ec->fc_udma[2].s_pause = 0xfc106e40
&eth1_ec->fc_udma[2].q_xoff_0 = 0xfc106e44
&eth1_ec->fc_udma[2].q_xoff_1 = 0xfc106e48
&eth1_ec->fc_udma[2].q_xoff_2 = 0xfc106e4c
&eth1_ec->fc_udma[2].q_xoff_3 = 0xfc106e50
&eth1_ec->fc_udma[2].q_xoff_4 = 0xfc106e54
&eth1_ec->fc_udma[2].q_xoff_5 = 0xfc106e58
&eth1_ec->fc_udma[2].q_xoff_6 = 0xfc106e5c
&eth1_ec->fc_udma[2].q_xoff_7 = 0xfc106e60
&eth1_ec->fc_udma[3].q_pause_0 = 0xfc106e80
&eth1_ec->fc_udma[3].q_pause_1 = 0xfc106e84
&eth1_ec->fc_udma[3].q_pause_2 = 0xfc106e88
&eth1_ec->fc_udma[3].q_pause_3 = 0xfc106e8c
&eth1_ec->fc_udma[3].q_pause_4 = 0xfc106e90
&eth1_ec->fc_udma[3].q_pause_5 = 0xfc106e94
&eth1_ec->fc_udma[3].q_pause_6 = 0xfc106e98
&eth1_ec->fc_udma[3].q_pause_7 = 0xfc106e9c
&eth1_ec->fc_udma[3].q_gpio_0 = 0xfc106ea0
&eth1_ec->fc_udma[3].q_gpio_1 = 0xfc106ea4
&eth1_ec->fc_udma[3].q_gpio_2 = 0xfc106ea8
&eth1_ec->fc_udma[3].q_gpio_3 = 0xfc106eac
&eth1_ec->fc_udma[3].q_gpio_4 = 0xfc106eb0
&eth1_ec->fc_udma[3].q_gpio_5 = 0xfc106eb4
&eth1_ec->fc_udma[3].q_gpio_6 = 0xfc106eb8
&eth1_ec->fc_udma[3].q_gpio_7 = 0xfc106ebc
&eth1_ec->fc_udma[3].s_pause = 0xfc106ec0
&eth1_ec->fc_udma[3].q_xoff_0 = 0xfc106ec4
&eth1_ec->fc_udma[3].q_xoff_1 = 0xfc106ec8
&eth1_ec->fc_udma[3].q_xoff_2 = 0xfc106ecc
&eth1_ec->fc_udma[3].q_xoff_3 = 0xfc106ed0
&eth1_ec->fc_udma[3].q_xoff_4 = 0xfc106ed4
&eth1_ec->fc_udma[3].q_xoff_5 = 0xfc106ed8
&eth1_ec->fc_udma[3].q_xoff_6 = 0xfc106edc
&eth1_ec->fc_udma[3].q_xoff_7 = 0xfc106ee0
&eth1_ec->tpg_rpa_res.not_used = 0xfc106f00
&eth1_ec->eee.cfg_e = 0xfc107000
&eth1_ec->eee.pre_cnt = 0xfc107004
&eth1_ec->eee.post_cnt = 0xfc107008
&eth1_ec->eee.stop_cnt = 0xfc10700c
&eth1_ec->eee.stat_eee = 0xfc107010
&eth1_ec->stat.faf_in_rx_pkt = 0xfc107100
&eth1_ec->stat.faf_in_rx_short = 0xfc107104
&eth1_ec->stat.faf_in_rx_long = 0xfc107108
&eth1_ec->stat.faf_out_rx_pkt = 0xfc10710c
&eth1_ec->stat.faf_out_rx_short = 0xfc107110
&eth1_ec->stat.faf_out_rx_long = 0xfc107114
&eth1_ec->stat.faf_out_drop = 0xfc107118
&eth1_ec->stat.rxf_in_rx_pkt = 0xfc10711c
&eth1_ec->stat.rxf_in_fifo_err = 0xfc107120
&eth1_ec->stat.lbf_in_rx_pkt = 0xfc107124
&eth1_ec->stat.lbf_in_fifo_err = 0xfc107128
&eth1_ec->stat.rxf_out_rx_1_pkt = 0xfc10712c
&eth1_ec->stat.rxf_out_rx_2_pkt = 0xfc107130
&eth1_ec->stat.rxf_out_drop_1_pkt = 0xfc107134
&eth1_ec->stat.rxf_out_drop_2_pkt = 0xfc107138
&eth1_ec->stat.rpe_1_in_rx_pkt = 0xfc10713c
&eth1_ec->stat.rpe_1_out_rx_pkt = 0xfc107140
&eth1_ec->stat.rpe_2_in_rx_pkt = 0xfc107144
&eth1_ec->stat.rpe_2_out_rx_pkt = 0xfc107148
&eth1_ec->stat.rpe_3_in_rx_pkt = 0xfc10714c
&eth1_ec->stat.rpe_3_out_rx_pkt = 0xfc107150
&eth1_ec->stat.tpe_in_tx_pkt = 0xfc107154
&eth1_ec->stat.tpe_out_tx_pkt = 0xfc107158
&eth1_ec->stat.tpm_tx_pkt = 0xfc10715c
&eth1_ec->stat.tfw_in_tx_pkt = 0xfc107160
&eth1_ec->stat.tfw_out_tx_pkt = 0xfc107164
&eth1_ec->stat.rfw_in_rx_pkt = 0xfc107168
&eth1_ec->stat.rfw_in_vlan_drop = 0xfc10716c
&eth1_ec->stat.rfw_in_parse_drop = 0xfc107170
&eth1_ec->stat.rfw_in_mc = 0xfc107174
&eth1_ec->stat.rfw_in_bc = 0xfc107178
&eth1_ec->stat.rfw_in_vlan_exist = 0xfc10717c
&eth1_ec->stat.rfw_in_vlan_nexist = 0xfc107180
&eth1_ec->stat.rfw_in_mac_drop = 0xfc107184
&eth1_ec->stat.rfw_in_mac_ndet_drop = 0xfc107188
&eth1_ec->stat.rfw_in_ctrl_drop = 0xfc10718c
&eth1_ec->stat.rfw_in_prot_i_drop = 0xfc107190
&eth1_ec->stat.eee_in = 0xfc107194
&eth1_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc107300
&eth1_ec->stat_udma[0].rfw_out_drop = 0xfc107304
&eth1_ec->stat_udma[0].msw_in_rx_pkt = 0xfc107308
&eth1_ec->stat_udma[0].msw_drop_q_full = 0xfc10730c
&eth1_ec->stat_udma[0].msw_drop_sop = 0xfc107310
&eth1_ec->stat_udma[0].msw_drop_eop = 0xfc107314
&eth1_ec->stat_udma[0].msw_wr_eop = 0xfc107318
&eth1_ec->stat_udma[0].msw_out_rx_pkt = 0xfc10731c
&eth1_ec->stat_udma[0].tso_no_tso_pkt = 0xfc107320
&eth1_ec->stat_udma[0].tso_tso_pkt = 0xfc107324
&eth1_ec->stat_udma[0].tso_seg_pkt = 0xfc107328
&eth1_ec->stat_udma[0].tso_pad_pkt = 0xfc10732c
&eth1_ec->stat_udma[0].tpm_tx_spoof = 0xfc107330
&eth1_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc107334
&eth1_ec->stat_udma[0].tmi_out_to_mac = 0xfc107338
&eth1_ec->stat_udma[0].tmi_out_to_rx = 0xfc10733c
&eth1_ec->stat_udma[0].tx_q0_bytes = 0xfc107340
&eth1_ec->stat_udma[0].tx_q1_bytes = 0xfc107344
&eth1_ec->stat_udma[0].tx_q2_bytes = 0xfc107348
&eth1_ec->stat_udma[0].tx_q3_bytes = 0xfc10734c
&eth1_ec->stat_udma[0].tx_q0_pkts = 0xfc107350
&eth1_ec->stat_udma[0].tx_q1_pkts = 0xfc107354
&eth1_ec->stat_udma[0].tx_q2_pkts = 0xfc107358
&eth1_ec->stat_udma[0].tx_q3_pkts = 0xfc10735c
&eth1_ec->stat_udma[0].tx_q4_bytes = 0xfc107360
&eth1_ec->stat_udma[0].tx_q5_bytes = 0xfc107364
&eth1_ec->stat_udma[0].tx_q6_bytes = 0xfc107368
&eth1_ec->stat_udma[0].tx_q7_bytes = 0xfc10736c
&eth1_ec->stat_udma[0].tx_q8_bytes = 0xfc107370
&eth1_ec->stat_udma[0].tx_q9_bytes = 0xfc107374
&eth1_ec->stat_udma[0].tx_q10_bytes = 0xfc107378
&eth1_ec->stat_udma[0].tx_q11_bytes = 0xfc10737c
&eth1_ec->stat_udma[0].tx_q12_bytes = 0xfc107380
&eth1_ec->stat_udma[0].tx_q13_bytes = 0xfc107384
&eth1_ec->stat_udma[0].tx_q14_bytes = 0xfc107388
&eth1_ec->stat_udma[0].tx_q15_bytes = 0xfc10738c
&eth1_ec->stat_udma[0].tx_q4_pkts = 0xfc107390
&eth1_ec->stat_udma[0].tx_q5_pkts = 0xfc107394
&eth1_ec->stat_udma[0].tx_q6_pkts = 0xfc107398
&eth1_ec->stat_udma[0].tx_q7_pkts = 0xfc10739c
&eth1_ec->stat_udma[0].tx_q8_pkts = 0xfc1073a0
&eth1_ec->stat_udma[0].tx_q9_pkts = 0xfc1073a4
&eth1_ec->stat_udma[0].tx_q10_pkts = 0xfc1073a8
&eth1_ec->stat_udma[0].tx_q11_pkts = 0xfc1073ac
&eth1_ec->stat_udma[0].tx_q12_pkts = 0xfc1073b0
&eth1_ec->stat_udma[0].tx_q13_pkts = 0xfc1073b4
&eth1_ec->stat_udma[0].tx_q14_pkts = 0xfc1073b8
&eth1_ec->stat_udma[0].tx_q15_pkts = 0xfc1073bc
&eth1_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc107400
&eth1_ec->stat_udma[1].rfw_out_drop = 0xfc107404
&eth1_ec->stat_udma[1].msw_in_rx_pkt = 0xfc107408
&eth1_ec->stat_udma[1].msw_drop_q_full = 0xfc10740c
&eth1_ec->stat_udma[1].msw_drop_sop = 0xfc107410
&eth1_ec->stat_udma[1].msw_drop_eop = 0xfc107414
&eth1_ec->stat_udma[1].msw_wr_eop = 0xfc107418
&eth1_ec->stat_udma[1].msw_out_rx_pkt = 0xfc10741c
&eth1_ec->stat_udma[1].tso_no_tso_pkt = 0xfc107420
&eth1_ec->stat_udma[1].tso_tso_pkt = 0xfc107424
&eth1_ec->stat_udma[1].tso_seg_pkt = 0xfc107428
&eth1_ec->stat_udma[1].tso_pad_pkt = 0xfc10742c
&eth1_ec->stat_udma[1].tpm_tx_spoof = 0xfc107430
&eth1_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc107434
&eth1_ec->stat_udma[1].tmi_out_to_mac = 0xfc107438
&eth1_ec->stat_udma[1].tmi_out_to_rx = 0xfc10743c
&eth1_ec->stat_udma[1].tx_q0_bytes = 0xfc107440
&eth1_ec->stat_udma[1].tx_q1_bytes = 0xfc107444
&eth1_ec->stat_udma[1].tx_q2_bytes = 0xfc107448
&eth1_ec->stat_udma[1].tx_q3_bytes = 0xfc10744c
&eth1_ec->stat_udma[1].tx_q0_pkts = 0xfc107450
&eth1_ec->stat_udma[1].tx_q1_pkts = 0xfc107454
&eth1_ec->stat_udma[1].tx_q2_pkts = 0xfc107458
&eth1_ec->stat_udma[1].tx_q3_pkts = 0xfc10745c
&eth1_ec->stat_udma[1].tx_q4_bytes = 0xfc107460
&eth1_ec->stat_udma[1].tx_q5_bytes = 0xfc107464
&eth1_ec->stat_udma[1].tx_q6_bytes = 0xfc107468
&eth1_ec->stat_udma[1].tx_q7_bytes = 0xfc10746c
&eth1_ec->stat_udma[1].tx_q8_bytes = 0xfc107470
&eth1_ec->stat_udma[1].tx_q9_bytes = 0xfc107474
&eth1_ec->stat_udma[1].tx_q10_bytes = 0xfc107478
&eth1_ec->stat_udma[1].tx_q11_bytes = 0xfc10747c
&eth1_ec->stat_udma[1].tx_q12_bytes = 0xfc107480
&eth1_ec->stat_udma[1].tx_q13_bytes = 0xfc107484
&eth1_ec->stat_udma[1].tx_q14_bytes = 0xfc107488
&eth1_ec->stat_udma[1].tx_q15_bytes = 0xfc10748c
&eth1_ec->stat_udma[1].tx_q4_pkts = 0xfc107490
&eth1_ec->stat_udma[1].tx_q5_pkts = 0xfc107494
&eth1_ec->stat_udma[1].tx_q6_pkts = 0xfc107498
&eth1_ec->stat_udma[1].tx_q7_pkts = 0xfc10749c
&eth1_ec->stat_udma[1].tx_q8_pkts = 0xfc1074a0
&eth1_ec->stat_udma[1].tx_q9_pkts = 0xfc1074a4
&eth1_ec->stat_udma[1].tx_q10_pkts = 0xfc1074a8
&eth1_ec->stat_udma[1].tx_q11_pkts = 0xfc1074ac
&eth1_ec->stat_udma[1].tx_q12_pkts = 0xfc1074b0
&eth1_ec->stat_udma[1].tx_q13_pkts = 0xfc1074b4
&eth1_ec->stat_udma[1].tx_q14_pkts = 0xfc1074b8
&eth1_ec->stat_udma[1].tx_q15_pkts = 0xfc1074bc
&eth1_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc107500
&eth1_ec->stat_udma[2].rfw_out_drop = 0xfc107504
&eth1_ec->stat_udma[2].msw_in_rx_pkt = 0xfc107508
&eth1_ec->stat_udma[2].msw_drop_q_full = 0xfc10750c
&eth1_ec->stat_udma[2].msw_drop_sop = 0xfc107510
&eth1_ec->stat_udma[2].msw_drop_eop = 0xfc107514
&eth1_ec->stat_udma[2].msw_wr_eop = 0xfc107518
&eth1_ec->stat_udma[2].msw_out_rx_pkt = 0xfc10751c
&eth1_ec->stat_udma[2].tso_no_tso_pkt = 0xfc107520
&eth1_ec->stat_udma[2].tso_tso_pkt = 0xfc107524
&eth1_ec->stat_udma[2].tso_seg_pkt = 0xfc107528
&eth1_ec->stat_udma[2].tso_pad_pkt = 0xfc10752c
&eth1_ec->stat_udma[2].tpm_tx_spoof = 0xfc107530
&eth1_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc107534
&eth1_ec->stat_udma[2].tmi_out_to_mac = 0xfc107538
&eth1_ec->stat_udma[2].tmi_out_to_rx = 0xfc10753c
&eth1_ec->stat_udma[2].tx_q0_bytes = 0xfc107540
&eth1_ec->stat_udma[2].tx_q1_bytes = 0xfc107544
&eth1_ec->stat_udma[2].tx_q2_bytes = 0xfc107548
&eth1_ec->stat_udma[2].tx_q3_bytes = 0xfc10754c
&eth1_ec->stat_udma[2].tx_q0_pkts = 0xfc107550
&eth1_ec->stat_udma[2].tx_q1_pkts = 0xfc107554
&eth1_ec->stat_udma[2].tx_q2_pkts = 0xfc107558
&eth1_ec->stat_udma[2].tx_q3_pkts = 0xfc10755c
&eth1_ec->stat_udma[2].tx_q4_bytes = 0xfc107560
&eth1_ec->stat_udma[2].tx_q5_bytes = 0xfc107564
&eth1_ec->stat_udma[2].tx_q6_bytes = 0xfc107568
&eth1_ec->stat_udma[2].tx_q7_bytes = 0xfc10756c
&eth1_ec->stat_udma[2].tx_q8_bytes = 0xfc107570
&eth1_ec->stat_udma[2].tx_q9_bytes = 0xfc107574
&eth1_ec->stat_udma[2].tx_q10_bytes = 0xfc107578
&eth1_ec->stat_udma[2].tx_q11_bytes = 0xfc10757c
&eth1_ec->stat_udma[2].tx_q12_bytes = 0xfc107580
&eth1_ec->stat_udma[2].tx_q13_bytes = 0xfc107584
&eth1_ec->stat_udma[2].tx_q14_bytes = 0xfc107588
&eth1_ec->stat_udma[2].tx_q15_bytes = 0xfc10758c
&eth1_ec->stat_udma[2].tx_q4_pkts = 0xfc107590
&eth1_ec->stat_udma[2].tx_q5_pkts = 0xfc107594
&eth1_ec->stat_udma[2].tx_q6_pkts = 0xfc107598
&eth1_ec->stat_udma[2].tx_q7_pkts = 0xfc10759c
&eth1_ec->stat_udma[2].tx_q8_pkts = 0xfc1075a0
&eth1_ec->stat_udma[2].tx_q9_pkts = 0xfc1075a4
&eth1_ec->stat_udma[2].tx_q10_pkts = 0xfc1075a8
&eth1_ec->stat_udma[2].tx_q11_pkts = 0xfc1075ac
&eth1_ec->stat_udma[2].tx_q12_pkts = 0xfc1075b0
&eth1_ec->stat_udma[2].tx_q13_pkts = 0xfc1075b4
&eth1_ec->stat_udma[2].tx_q14_pkts = 0xfc1075b8
&eth1_ec->stat_udma[2].tx_q15_pkts = 0xfc1075bc
&eth1_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc107600
&eth1_ec->stat_udma[3].rfw_out_drop = 0xfc107604
&eth1_ec->stat_udma[3].msw_in_rx_pkt = 0xfc107608
&eth1_ec->stat_udma[3].msw_drop_q_full = 0xfc10760c
&eth1_ec->stat_udma[3].msw_drop_sop = 0xfc107610
&eth1_ec->stat_udma[3].msw_drop_eop = 0xfc107614
&eth1_ec->stat_udma[3].msw_wr_eop = 0xfc107618
&eth1_ec->stat_udma[3].msw_out_rx_pkt = 0xfc10761c
&eth1_ec->stat_udma[3].tso_no_tso_pkt = 0xfc107620
&eth1_ec->stat_udma[3].tso_tso_pkt = 0xfc107624
&eth1_ec->stat_udma[3].tso_seg_pkt = 0xfc107628
&eth1_ec->stat_udma[3].tso_pad_pkt = 0xfc10762c
&eth1_ec->stat_udma[3].tpm_tx_spoof = 0xfc107630
&eth1_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc107634
&eth1_ec->stat_udma[3].tmi_out_to_mac = 0xfc107638
&eth1_ec->stat_udma[3].tmi_out_to_rx = 0xfc10763c
&eth1_ec->stat_udma[3].tx_q0_bytes = 0xfc107640
&eth1_ec->stat_udma[3].tx_q1_bytes = 0xfc107644
&eth1_ec->stat_udma[3].tx_q2_bytes = 0xfc107648
&eth1_ec->stat_udma[3].tx_q3_bytes = 0xfc10764c
&eth1_ec->stat_udma[3].tx_q0_pkts = 0xfc107650
&eth1_ec->stat_udma[3].tx_q1_pkts = 0xfc107654
&eth1_ec->stat_udma[3].tx_q2_pkts = 0xfc107658
&eth1_ec->stat_udma[3].tx_q3_pkts = 0xfc10765c
&eth1_ec->stat_udma[3].tx_q4_bytes = 0xfc107660
&eth1_ec->stat_udma[3].tx_q5_bytes = 0xfc107664
&eth1_ec->stat_udma[3].tx_q6_bytes = 0xfc107668
&eth1_ec->stat_udma[3].tx_q7_bytes = 0xfc10766c
&eth1_ec->stat_udma[3].tx_q8_bytes = 0xfc107670
&eth1_ec->stat_udma[3].tx_q9_bytes = 0xfc107674
&eth1_ec->stat_udma[3].tx_q10_bytes = 0xfc107678
&eth1_ec->stat_udma[3].tx_q11_bytes = 0xfc10767c
&eth1_ec->stat_udma[3].tx_q12_bytes = 0xfc107680
&eth1_ec->stat_udma[3].tx_q13_bytes = 0xfc107684
&eth1_ec->stat_udma[3].tx_q14_bytes = 0xfc107688
&eth1_ec->stat_udma[3].tx_q15_bytes = 0xfc10768c
&eth1_ec->stat_udma[3].tx_q4_pkts = 0xfc107690
&eth1_ec->stat_udma[3].tx_q5_pkts = 0xfc107694
&eth1_ec->stat_udma[3].tx_q6_pkts = 0xfc107698
&eth1_ec->stat_udma[3].tx_q7_pkts = 0xfc10769c
&eth1_ec->stat_udma[3].tx_q8_pkts = 0xfc1076a0
&eth1_ec->stat_udma[3].tx_q9_pkts = 0xfc1076a4
&eth1_ec->stat_udma[3].tx_q10_pkts = 0xfc1076a8
&eth1_ec->stat_udma[3].tx_q11_pkts = 0xfc1076ac
&eth1_ec->stat_udma[3].tx_q12_pkts = 0xfc1076b0
&eth1_ec->stat_udma[3].tx_q13_pkts = 0xfc1076b4
&eth1_ec->stat_udma[3].tx_q14_pkts = 0xfc1076b8
&eth1_ec->stat_udma[3].tx_q15_pkts = 0xfc1076bc
&eth1_ec->msp.p_parse_cfg = 0xfc107700
&eth1_ec->msp.p_act_table_addr = 0xfc107704
&eth1_ec->msp.p_act_table_data_1 = 0xfc107708
&eth1_ec->msp.p_act_table_data_2 = 0xfc10770c
&eth1_ec->msp.p_act_table_data_3 = 0xfc107710
&eth1_ec->msp.p_act_table_data_4 = 0xfc107714
&eth1_ec->msp.p_act_table_data_5 = 0xfc107718
&eth1_ec->msp.p_act_table_data_6 = 0xfc10771c
&eth1_ec->msp.p_res_def = 0xfc107720
&eth1_ec->msp.p_res_in = 0xfc107724
&eth1_ec->msp_p[0].h_hdr_len = 0xfc107740
&eth1_ec->msp_p[1].h_hdr_len = 0xfc107744
&eth1_ec->msp_p[2].h_hdr_len = 0xfc107748
&eth1_ec->msp_p[3].h_hdr_len = 0xfc10774c
&eth1_ec->msp_p[4].h_hdr_len = 0xfc107750
&eth1_ec->msp_p[5].h_hdr_len = 0xfc107754
&eth1_ec->msp_p[6].h_hdr_len = 0xfc107758
&eth1_ec->msp_p[7].h_hdr_len = 0xfc10775c
&eth1_ec->msp_p[8].h_hdr_len = 0xfc107760
&eth1_ec->msp_p[9].h_hdr_len = 0xfc107764
&eth1_ec->msp_p[10].h_hdr_len = 0xfc107768
&eth1_ec->msp_p[11].h_hdr_len = 0xfc10776c
&eth1_ec->msp_p[12].h_hdr_len = 0xfc107770
&eth1_ec->msp_p[13].h_hdr_len = 0xfc107774
&eth1_ec->msp_p[14].h_hdr_len = 0xfc107778
&eth1_ec->msp_p[15].h_hdr_len = 0xfc10777c
&eth1_ec->msp_p[16].h_hdr_len = 0xfc107780
&eth1_ec->msp_p[17].h_hdr_len = 0xfc107784
&eth1_ec->msp_p[18].h_hdr_len = 0xfc107788
&eth1_ec->msp_p[19].h_hdr_len = 0xfc10778c
&eth1_ec->msp_p[20].h_hdr_len = 0xfc107790
&eth1_ec->msp_p[21].h_hdr_len = 0xfc107794
&eth1_ec->msp_p[22].h_hdr_len = 0xfc107798
&eth1_ec->msp_p[23].h_hdr_len = 0xfc10779c
&eth1_ec->msp_p[24].h_hdr_len = 0xfc1077a0
&eth1_ec->msp_p[25].h_hdr_len = 0xfc1077a4
&eth1_ec->msp_p[26].h_hdr_len = 0xfc1077a8
&eth1_ec->msp_p[27].h_hdr_len = 0xfc1077ac
&eth1_ec->msp_p[28].h_hdr_len = 0xfc1077b0
&eth1_ec->msp_p[29].h_hdr_len = 0xfc1077b4
&eth1_ec->msp_p[30].h_hdr_len = 0xfc1077b8
&eth1_ec->msp_p[31].h_hdr_len = 0xfc1077bc
&eth1_ec->msp_c[0].p_comp_data = 0xfc1077c0
&eth1_ec->msp_c[0].p_comp_mask = 0xfc1077c4
&eth1_ec->msp_c[0].p_comp_ctrl = 0xfc1077c8
&eth1_ec->msp_c[1].p_comp_data = 0xfc1077dc
&eth1_ec->msp_c[1].p_comp_mask = 0xfc1077e0
&eth1_ec->msp_c[1].p_comp_ctrl = 0xfc1077e4
&eth1_ec->msp_c[2].p_comp_data = 0xfc1077f8
&eth1_ec->msp_c[2].p_comp_mask = 0xfc1077fc
&eth1_ec->msp_c[2].p_comp_ctrl = 0xfc107800
&eth1_ec->msp_c[3].p_comp_data = 0xfc107814
&eth1_ec->msp_c[3].p_comp_mask = 0xfc107818
&eth1_ec->msp_c[3].p_comp_ctrl = 0xfc10781c
&eth1_ec->msp_c[4].p_comp_data = 0xfc107830
&eth1_ec->msp_c[4].p_comp_mask = 0xfc107834
&eth1_ec->msp_c[4].p_comp_ctrl = 0xfc107838
&eth1_ec->msp_c[5].p_comp_data = 0xfc10784c
&eth1_ec->msp_c[5].p_comp_mask = 0xfc107850
&eth1_ec->msp_c[5].p_comp_ctrl = 0xfc107854
&eth1_ec->msp_c[6].p_comp_data = 0xfc107868
&eth1_ec->msp_c[6].p_comp_mask = 0xfc10786c
&eth1_ec->msp_c[6].p_comp_ctrl = 0xfc107870
&eth1_ec->msp_c[7].p_comp_data = 0xfc107884
&eth1_ec->msp_c[7].p_comp_mask = 0xfc107888
&eth1_ec->msp_c[7].p_comp_ctrl = 0xfc10788c
&eth1_ec->msp_c[8].p_comp_data = 0xfc1078a0
&eth1_ec->msp_c[8].p_comp_mask = 0xfc1078a4
&eth1_ec->msp_c[8].p_comp_ctrl = 0xfc1078a8
&eth1_ec->msp_c[9].p_comp_data = 0xfc1078bc
&eth1_ec->msp_c[9].p_comp_mask = 0xfc1078c0
&eth1_ec->msp_c[9].p_comp_ctrl = 0xfc1078c4
&eth1_ec->msp_c[10].p_comp_data = 0xfc1078d8
&eth1_ec->msp_c[10].p_comp_mask = 0xfc1078dc
&eth1_ec->msp_c[10].p_comp_ctrl = 0xfc1078e0
&eth1_ec->msp_c[11].p_comp_data = 0xfc1078f4
&eth1_ec->msp_c[11].p_comp_mask = 0xfc1078f8
&eth1_ec->msp_c[11].p_comp_ctrl = 0xfc1078fc
&eth1_ec->msp_c[12].p_comp_data = 0xfc107910
&eth1_ec->msp_c[12].p_comp_mask = 0xfc107914
&eth1_ec->msp_c[12].p_comp_ctrl = 0xfc107918
&eth1_ec->msp_c[13].p_comp_data = 0xfc10792c
&eth1_ec->msp_c[13].p_comp_mask = 0xfc107930
&eth1_ec->msp_c[13].p_comp_ctrl = 0xfc107934
&eth1_ec->msp_c[14].p_comp_data = 0xfc107948
&eth1_ec->msp_c[14].p_comp_mask = 0xfc10794c
&eth1_ec->msp_c[14].p_comp_ctrl = 0xfc107950
&eth1_ec->msp_c[15].p_comp_data = 0xfc107964
&eth1_ec->msp_c[15].p_comp_mask = 0xfc107968
&eth1_ec->msp_c[15].p_comp_ctrl = 0xfc10796c
&eth1_ec->msp_c[16].p_comp_data = 0xfc107980
&eth1_ec->msp_c[16].p_comp_mask = 0xfc107984
&eth1_ec->msp_c[16].p_comp_ctrl = 0xfc107988
&eth1_ec->msp_c[17].p_comp_data = 0xfc10799c
&eth1_ec->msp_c[17].p_comp_mask = 0xfc1079a0
&eth1_ec->msp_c[17].p_comp_ctrl = 0xfc1079a4
&eth1_ec->msp_c[18].p_comp_data = 0xfc1079b8
&eth1_ec->msp_c[18].p_comp_mask = 0xfc1079bc
&eth1_ec->msp_c[18].p_comp_ctrl = 0xfc1079c0
&eth1_ec->msp_c[19].p_comp_data = 0xfc1079d4
&eth1_ec->msp_c[19].p_comp_mask = 0xfc1079d8
&eth1_ec->msp_c[19].p_comp_ctrl = 0xfc1079dc
&eth1_ec->msp_c[20].p_comp_data = 0xfc1079f0
&eth1_ec->msp_c[20].p_comp_mask = 0xfc1079f4
&eth1_ec->msp_c[20].p_comp_ctrl = 0xfc1079f8
&eth1_ec->msp_c[21].p_comp_data = 0xfc107a0c
&eth1_ec->msp_c[21].p_comp_mask = 0xfc107a10
&eth1_ec->msp_c[21].p_comp_ctrl = 0xfc107a14
&eth1_ec->msp_c[22].p_comp_data = 0xfc107a28
&eth1_ec->msp_c[22].p_comp_mask = 0xfc107a2c
&eth1_ec->msp_c[22].p_comp_ctrl = 0xfc107a30
&eth1_ec->msp_c[23].p_comp_data = 0xfc107a44
&eth1_ec->msp_c[23].p_comp_mask = 0xfc107a48
&eth1_ec->msp_c[23].p_comp_ctrl = 0xfc107a4c
&eth1_ec->msp_c[24].p_comp_data = 0xfc107a60
&eth1_ec->msp_c[24].p_comp_mask = 0xfc107a64
&eth1_ec->msp_c[24].p_comp_ctrl = 0xfc107a68
&eth1_ec->msp_c[25].p_comp_data = 0xfc107a7c
&eth1_ec->msp_c[25].p_comp_mask = 0xfc107a80
&eth1_ec->msp_c[25].p_comp_ctrl = 0xfc107a84
&eth1_ec->msp_c[26].p_comp_data = 0xfc107a98
&eth1_ec->msp_c[26].p_comp_mask = 0xfc107a9c
&eth1_ec->msp_c[26].p_comp_ctrl = 0xfc107aa0
&eth1_ec->msp_c[27].p_comp_data = 0xfc107ab4
&eth1_ec->msp_c[27].p_comp_mask = 0xfc107ab8
&eth1_ec->msp_c[27].p_comp_ctrl = 0xfc107abc
&eth1_ec->msp_c[28].p_comp_data = 0xfc107ad0
&eth1_ec->msp_c[28].p_comp_mask = 0xfc107ad4
&eth1_ec->msp_c[28].p_comp_ctrl = 0xfc107ad8
&eth1_ec->msp_c[29].p_comp_data = 0xfc107aec
&eth1_ec->msp_c[29].p_comp_mask = 0xfc107af0
&eth1_ec->msp_c[29].p_comp_ctrl = 0xfc107af4
&eth1_ec->msp_c[30].p_comp_data = 0xfc107b08
&eth1_ec->msp_c[30].p_comp_mask = 0xfc107b0c
&eth1_ec->msp_c[30].p_comp_ctrl = 0xfc107b10
&eth1_ec->msp_c[31].p_comp_data = 0xfc107b24
&eth1_ec->msp_c[31].p_comp_mask = 0xfc107b28
&eth1_ec->msp_c[31].p_comp_ctrl = 0xfc107b2c
&eth1_ec->crce.gen_cfg = 0xfc107b60
&eth1_ec->wol.wol_en = 0xfc107b80
&eth1_ec->wol.magic_pswd_l = 0xfc107b84
&eth1_ec->wol.magic_pswd_h = 0xfc107b88
&eth1_ec->wol.ipv6_dip_word0 = 0xfc107b8c
&eth1_ec->wol.ipv6_dip_word1 = 0xfc107b90
&eth1_ec->wol.ipv6_dip_word2 = 0xfc107b94
&eth1_ec->wol.ipv6_dip_word3 = 0xfc107b98
&eth1_ec->wol.ipv4_dip = 0xfc107b9c
&eth1_ec->wol.ethertype = 0xfc107ba0
&eth1_ec->int_ctrl_mem[0] = 0xfc107c00
&eth1_ec->int_ctrl_mem[1] = 0xfc107c04
&eth1_ec->int_ctrl_mem[2] = 0xfc107c08
&eth1_ec->int_ctrl_mem[3] = 0xfc107c0c
&eth1_ec->int_ctrl_mem[4] = 0xfc107c10
&eth1_ec->int_ctrl_mem[5] = 0xfc107c14
&eth1_ec->int_ctrl_mem[6] = 0xfc107c18
&eth1_ec->int_ctrl_mem[7] = 0xfc107c1c
&eth1_ec->int_ctrl_mem[8] = 0xfc107c20
&eth1_ec->int_ctrl_mem[9] = 0xfc107c24
&eth1_ec->int_ctrl_mem[10] = 0xfc107c28
&eth1_ec->int_ctrl_mem[11] = 0xfc107c2c
&eth1_ec->int_ctrl_mem[12] = 0xfc107c30
&eth1_ec->int_ctrl_mem[13] = 0xfc107c34
&eth1_ec->int_ctrl_mem[14] = 0xfc107c38
&eth1_ec->int_ctrl_mem[15] = 0xfc107c3c
&eth1_ec->int_ctrl_mem[16] = 0xfc107c40
&eth1_ec->int_ctrl_mem[17] = 0xfc107c44
&eth1_ec->int_ctrl_mem[18] = 0xfc107c48
&eth1_ec->int_ctrl_mem[19] = 0xfc107c4c
&eth1_ec->int_ctrl_mem[20] = 0xfc107c50
&eth1_ec->int_ctrl_mem[21] = 0xfc107c54
&eth1_ec->int_ctrl_mem[22] = 0xfc107c58
&eth1_ec->int_ctrl_mem[23] = 0xfc107c5c
&eth1_ec->int_ctrl_mem[24] = 0xfc107c60
&eth1_ec->int_ctrl_mem[25] = 0xfc107c64
&eth1_ec->int_ctrl_mem[26] = 0xfc107c68
&eth1_ec->int_ctrl_mem[27] = 0xfc107c6c
&eth1_ec->int_ctrl_mem[28] = 0xfc107c70
&eth1_ec->int_ctrl_mem[29] = 0xfc107c74
&eth1_ec->int_ctrl_mem[30] = 0xfc107c78
&eth1_ec->int_ctrl_mem[31] = 0xfc107c7c
&eth1_ec->int_ctrl_mem[32] = 0xfc107c80
&eth1_ec->int_ctrl_mem[33] = 0xfc107c84
&eth1_ec->int_ctrl_mem[34] = 0xfc107c88
&eth1_ec->int_ctrl_mem[35] = 0xfc107c8c
&eth1_ec->int_ctrl_mem[36] = 0xfc107c90
&eth1_ec->int_ctrl_mem[37] = 0xfc107c94
&eth1_ec->int_ctrl_mem[38] = 0xfc107c98
&eth1_ec->int_ctrl_mem[39] = 0xfc107c9c
&eth1_ec->int_ctrl_mem[40] = 0xfc107ca0
&eth1_ec->int_ctrl_mem[41] = 0xfc107ca4
&eth1_ec->int_ctrl_mem[42] = 0xfc107ca8
&eth1_ec->int_ctrl_mem[43] = 0xfc107cac
&eth1_ec->int_ctrl_mem[44] = 0xfc107cb0
&eth1_ec->int_ctrl_mem[45] = 0xfc107cb4
&eth1_ec->int_ctrl_mem[46] = 0xfc107cb8
&eth1_ec->int_ctrl_mem[47] = 0xfc107cbc
&eth1_ec->int_ctrl_mem[48] = 0xfc107cc0
&eth1_ec->int_ctrl_mem[49] = 0xfc107cc4
&eth1_ec->int_ctrl_mem[50] = 0xfc107cc8
&eth1_ec->int_ctrl_mem[51] = 0xfc107ccc
&eth1_ec->int_ctrl_mem[52] = 0xfc107cd0
&eth1_ec->int_ctrl_mem[53] = 0xfc107cd4
&eth1_ec->int_ctrl_mem[54] = 0xfc107cd8
&eth1_ec->int_ctrl_mem[55] = 0xfc107cdc
&eth1_ec->int_ctrl_mem[56] = 0xfc107ce0
&eth1_ec->int_ctrl_mem[57] = 0xfc107ce4
&eth1_ec->int_ctrl_mem[58] = 0xfc107ce8
&eth1_ec->int_ctrl_mem[59] = 0xfc107cec
&eth1_ec->int_ctrl_mem[60] = 0xfc107cf0
&eth1_ec->int_ctrl_mem[61] = 0xfc107cf4
&eth1_ec->int_ctrl_mem[62] = 0xfc107cf8
&eth1_ec->int_ctrl_mem[63] = 0xfc107cfc
&eth1_ec->pth.system_time_seconds = 0xfc107d00
&eth1_ec->pth.system_time_subseconds_msb = 0xfc107d04
&eth1_ec->pth.system_time_subseconds_lsb = 0xfc107d08
&eth1_ec->pth.clock_period_msb = 0xfc107d0c
&eth1_ec->pth.clock_period_lsb = 0xfc107d10
&eth1_ec->pth.int_update_ctrl = 0xfc107d14
&eth1_ec->pth.int_update_seconds = 0xfc107d18
&eth1_ec->pth.int_update_subseconds_msb = 0xfc107d1c
&eth1_ec->pth.int_update_subseconds_lsb = 0xfc107d20
&eth1_ec->pth.ext_update_ctrl = 0xfc107d24
&eth1_ec->pth.ext_update_seconds = 0xfc107d28
&eth1_ec->pth.ext_update_subseconds_msb = 0xfc107d2c
&eth1_ec->pth.ext_update_subseconds_lsb = 0xfc107d30
&eth1_ec->pth.read_compensation_subseconds_msb = 0xfc107d34
&eth1_ec->pth.read_compensation_subseconds_lsb = 0xfc107d38
&eth1_ec->pth.int_write_compensation_subseconds_msb = 0xfc107d3c
&eth1_ec->pth.int_write_compensation_subseconds_lsb = 0xfc107d40
&eth1_ec->pth.ext_write_compensation_subseconds_msb = 0xfc107d44
&eth1_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc107d48
&eth1_ec->pth.sync_compensation_subseconds_msb = 0xfc107d4c
&eth1_ec->pth.sync_compensation_subseconds_lsb = 0xfc107d50
&eth1_ec->pth.nanosec_align = 0xfc107d54
&eth1_ec->pth_egress[0].trigger_ctrl = 0xfc107d80
&eth1_ec->pth_egress[0].trigger_seconds = 0xfc107d84
&eth1_ec->pth_egress[0].trigger_subseconds_msb = 0xfc107d88
&eth1_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc107d8c
&eth1_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc107d90
&eth1_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc107d94
&eth1_ec->pth_egress[1].trigger_ctrl = 0xfc107da0
&eth1_ec->pth_egress[1].trigger_seconds = 0xfc107da4
&eth1_ec->pth_egress[1].trigger_subseconds_msb = 0xfc107da8
&eth1_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc107dac
&eth1_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc107db0
&eth1_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc107db4
&eth1_ec->pth_egress[2].trigger_ctrl = 0xfc107dc0
&eth1_ec->pth_egress[2].trigger_seconds = 0xfc107dc4
&eth1_ec->pth_egress[2].trigger_subseconds_msb = 0xfc107dc8
&eth1_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc107dcc
&eth1_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc107dd0
&eth1_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc107dd4
&eth1_ec->pth_egress[3].trigger_ctrl = 0xfc107de0
&eth1_ec->pth_egress[3].trigger_seconds = 0xfc107de4
&eth1_ec->pth_egress[3].trigger_subseconds_msb = 0xfc107de8
&eth1_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc107dec
&eth1_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc107df0
&eth1_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc107df4
&eth1_ec->pth_egress[4].trigger_ctrl = 0xfc107e00
&eth1_ec->pth_egress[4].trigger_seconds = 0xfc107e04
&eth1_ec->pth_egress[4].trigger_subseconds_msb = 0xfc107e08
&eth1_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc107e0c
&eth1_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc107e10
&eth1_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc107e14
&eth1_ec->pth_egress[5].trigger_ctrl = 0xfc107e20
&eth1_ec->pth_egress[5].trigger_seconds = 0xfc107e24
&eth1_ec->pth_egress[5].trigger_subseconds_msb = 0xfc107e28
&eth1_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc107e2c
&eth1_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc107e30
&eth1_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc107e34
&eth1_ec->pth_egress[6].trigger_ctrl = 0xfc107e40
&eth1_ec->pth_egress[6].trigger_seconds = 0xfc107e44
&eth1_ec->pth_egress[6].trigger_subseconds_msb = 0xfc107e48
&eth1_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc107e4c
&eth1_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc107e50
&eth1_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc107e54
&eth1_ec->pth_egress[7].trigger_ctrl = 0xfc107e60
&eth1_ec->pth_egress[7].trigger_seconds = 0xfc107e64
&eth1_ec->pth_egress[7].trigger_subseconds_msb = 0xfc107e68
&eth1_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc107e6c
&eth1_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc107e70
&eth1_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc107e74
&eth1_ec->pth_db[0].ts = 0xfc107e80
&eth1_ec->pth_db[0].qual = 0xfc107e84
&eth1_ec->pth_db[1].ts = 0xfc107e98
&eth1_ec->pth_db[1].qual = 0xfc107e9c
&eth1_ec->pth_db[2].ts = 0xfc107eb0
&eth1_ec->pth_db[2].qual = 0xfc107eb4
&eth1_ec->pth_db[3].ts = 0xfc107ec8
&eth1_ec->pth_db[3].qual = 0xfc107ecc
&eth1_ec->pth_db[4].ts = 0xfc107ee0
&eth1_ec->pth_db[4].qual = 0xfc107ee4
&eth1_ec->pth_db[5].ts = 0xfc107ef8
&eth1_ec->pth_db[5].qual = 0xfc107efc
&eth1_ec->pth_db[6].ts = 0xfc107f10
&eth1_ec->pth_db[6].qual = 0xfc107f14
&eth1_ec->pth_db[7].ts = 0xfc107f28
&eth1_ec->pth_db[7].qual = 0xfc107f2c
&eth1_ec->pth_db[8].ts = 0xfc107f40
&eth1_ec->pth_db[8].qual = 0xfc107f44
&eth1_ec->pth_db[9].ts = 0xfc107f58
&eth1_ec->pth_db[9].qual = 0xfc107f5c
&eth1_ec->pth_db[10].ts = 0xfc107f70
&eth1_ec->pth_db[10].qual = 0xfc107f74
&eth1_ec->pth_db[11].ts = 0xfc107f88
&eth1_ec->pth_db[11].qual = 0xfc107f8c
&eth1_ec->pth_db[12].ts = 0xfc107fa0
&eth1_ec->pth_db[12].qual = 0xfc107fa4
&eth1_ec->pth_db[13].ts = 0xfc107fb8
&eth1_ec->pth_db[13].qual = 0xfc107fbc
&eth1_ec->pth_db[14].ts = 0xfc107fd0
&eth1_ec->pth_db[14].qual = 0xfc107fd4
&eth1_ec->pth_db[15].ts = 0xfc107fe8
&eth1_ec->pth_db[15].qual = 0xfc107fec
&eth1_ec->gen_v3.bypass = 0xfc108680
&eth1_ec->gen_v3.rx_comp_desc = 0xfc108684
&eth1_ec->gen_v3.conf = 0xfc108688
&eth1_ec->gen_v3.tpm = 0xfc10868c
&eth1_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc108690
&eth1_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc108694
&eth1_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc108698
&eth1_ec->tfw_v3.tx_gpd_cam_addr = 0xfc1086c0
&eth1_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc1086c4
&eth1_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc1086c8
&eth1_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc1086cc
&eth1_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc1086d0
&eth1_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc1086d4
&eth1_ec->tfw_v3.tx_gcp_legacy = 0xfc1086d8
&eth1_ec->tfw_v3.tx_gcp_table_addr = 0xfc1086dc
&eth1_ec->tfw_v3.tx_gcp_table_gen = 0xfc1086e0
&eth1_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc1086e4
&eth1_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc1086e8
&eth1_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc1086ec
&eth1_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc1086f0
&eth1_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc1086f4
&eth1_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc1086f8
&eth1_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc1086fc
&eth1_ec->tfw_v3.tx_gcp_table_res = 0xfc108700
&eth1_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc108704
&eth1_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc108708
&eth1_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc10870c
&eth1_ec->tfw_v3.crc_csum_replace = 0xfc108710
&eth1_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc108714
&eth1_ec->tfw_v3.crc_csum_replace_table = 0xfc108718
&eth1_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc10871c
&eth1_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc108720
&eth1_ec->rfw_v3.rx_gpd_cam_addr = 0xfc108740
&eth1_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc108744
&eth1_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc108748
&eth1_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc10874c
&eth1_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc108750
&eth1_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc108754
&eth1_ec->rfw_v3.gpd_p1 = 0xfc108758
&eth1_ec->rfw_v3.gpd_p2 = 0xfc10875c
&eth1_ec->rfw_v3.gpd_p3 = 0xfc108760
&eth1_ec->rfw_v3.gpd_p4 = 0xfc108764
&eth1_ec->rfw_v3.gpd_p5 = 0xfc108768
&eth1_ec->rfw_v3.gpd_p6 = 0xfc10876c
&eth1_ec->rfw_v3.gpd_p7 = 0xfc108770
&eth1_ec->rfw_v3.gpd_p8 = 0xfc108774
&eth1_ec->rfw_v3.rx_gcp_legacy = 0xfc108778
&eth1_ec->rfw_v3.rx_gcp_table_addr = 0xfc10877c
&eth1_ec->rfw_v3.rx_gcp_table_gen = 0xfc108780
&eth1_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc108784
&eth1_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc108788
&eth1_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc10878c
&eth1_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc108790
&eth1_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc108794
&eth1_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc108798
&eth1_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc10879c
&eth1_ec->rfw_v3.rx_gcp_table_res = 0xfc1087a0
&eth1_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc1087a4
&eth1_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc1087a8
&eth1_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc1087ac
&eth1_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc1087b0
&eth1_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc1087b4
&eth1_ec->rfw_v3.hs_ctrl_table_addr = 0xfc1087b8
&eth1_ec->rfw_v3.hs_ctrl_table = 0xfc1087bc
&eth1_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc1087c0
&eth1_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc1087c4
&eth1_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc1087c8
&eth1_ec->rfw_v3.hs_ctrl_cfg = 0xfc1087cc
&eth1_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc1087d0
&eth1_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc1087d4
&eth1_ec->rfw_v3.rfw_gen_cfg = 0xfc1087d8
&eth1_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc1087dc
&eth1_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc1087e0
&eth1_ec->crypto.tx_config = 0xfc108840
&eth1_ec->crypto.rx_config = 0xfc108844
&eth1_ec->crypto.tx_override = 0xfc108848
&eth1_ec->crypto.rx_override = 0xfc10884c
&eth1_ec->crypto.xts_alpha_1 = 0xfc108850
&eth1_ec->crypto.xts_alpha_2 = 0xfc108854
&eth1_ec->crypto.xts_alpha_3 = 0xfc108858
&eth1_ec->crypto.xts_alpha_4 = 0xfc10885c
&eth1_ec->crypto.xts_sector_id_1 = 0xfc108860
&eth1_ec->crypto.xts_sector_id_2 = 0xfc108864
&eth1_ec->crypto.xts_sector_id_3 = 0xfc108868
&eth1_ec->crypto.xts_sector_id_4 = 0xfc10886c
&eth1_ec->crypto.tx_enc_iv_construction = 0xfc108870
&eth1_ec->crypto.rx_enc_iv_construction = 0xfc108874
&eth1_ec->crypto.rx_enc_iv_map = 0xfc108878
&eth1_ec->crypto.tx_pkt_trim_len = 0xfc10887c
&eth1_ec->crypto.rx_pkt_trim_len = 0xfc108880
&eth1_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc1088c0
&eth1_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc1088c4
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc1088c8
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc1088cc
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc1088d0
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc1088d4
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc1088d8
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc1088dc
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc1088e0
&eth1_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc1088e4
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc1088e8
&eth1_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc1088ec
&eth1_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc1088f0
&eth1_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc1088f4
&eth1_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc1088f8
&eth1_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc1088fc
&eth1_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc108900
&eth1_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc108904
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc108908
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc10890c
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc108910
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc108914
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc108918
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc10891c
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc108920
&eth1_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc108924
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc108928
&eth1_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc10892c
&eth1_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc108930
&eth1_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc108934
&eth1_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc108938
&eth1_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc10893c
&eth1_ec->crypto_tx_tid[0].def_val = 0xfc108a00
&eth1_ec->crypto_tx_tid[1].def_val = 0xfc108a04
&eth1_ec->crypto_tx_tid[2].def_val = 0xfc108a08
&eth1_ec->crypto_tx_tid[3].def_val = 0xfc108a0c
&eth1_ec->crypto_tx_tid[4].def_val = 0xfc108a10
&eth1_ec->crypto_tx_tid[5].def_val = 0xfc108a14
&eth1_ec->crypto_tx_tid[6].def_val = 0xfc108a18
&eth1_ec->crypto_tx_tid[7].def_val = 0xfc108a1c
&eth1_ec->pn_remap.table_addr = 0xfc108a60
&eth1_ec->pn_remap.table_data = 0xfc108a64
&eth1_ec->tmi_fwd_table.addr = 0xfc108a80
&eth1_ec->tmi_fwd_table.fields = 0xfc108a84
&eth1_ec->tmi_fwd_table.fields_ignore = 0xfc108a90
&eth1_ec->tmi_fwd_table.stream_info_fields = 0xfc108ac0
&eth1_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc108ac4
&eth1_ec->tmi_fwd_table.cfg = 0xfc108ac8
&eth1_ec->rfw_v4_udma_select[0].port_map = 0xfc108b00
&eth1_ec->rfw_v4_udma_select[1].port_map = 0xfc108b04
&eth1_ec->rfw_v4_udma_select[2].port_map = 0xfc108b08
&eth1_ec->rfw_v4_udma_select[3].port_map = 0xfc108b0c
&eth1_ec->rfw_v4_udma_select[4].port_map = 0xfc108b10
&eth1_ec->rfw_v4_udma_select[5].port_map = 0xfc108b14
&eth1_ec->rfw_v4_udma_select[6].port_map = 0xfc108b18
&eth1_ec->rfw_v4_udma_select[7].port_map = 0xfc108b1c
&eth1_ec->rfw_v4_udma_select[8].port_map = 0xfc108b20
&eth1_ec->rfw_v4_udma_select[9].port_map = 0xfc108b24
&eth1_ec->rfw_v4_udma_select[10].port_map = 0xfc108b28
&eth1_ec->rfw_v4_udma_select[11].port_map = 0xfc108b2c
&eth1_ec->rfw_v4_udma_select[12].port_map = 0xfc108b30
&eth1_ec->rfw_v4_udma_select[13].port_map = 0xfc108b34
&eth1_ec->rfw_v4_udma_select[14].port_map = 0xfc108b38
&eth1_ec->rfw_v4_udma_select[15].port_map = 0xfc108b3c
&eth1_ec->rfw_v4_udma_select[16].port_map = 0xfc108b40
&eth1_ec->rfw_v4_udma_select[17].port_map = 0xfc108b44
&eth1_ec->rfw_v4_udma_select[18].port_map = 0xfc108b48
&eth1_ec->rfw_v4_udma_select[19].port_map = 0xfc108b4c
&eth1_ec->rfw_v4_udma_select[20].port_map = 0xfc108b50
&eth1_ec->rfw_v4_udma_select[21].port_map = 0xfc108b54
&eth1_ec->rfw_v4_udma_select[22].port_map = 0xfc108b58
&eth1_ec->rfw_v4_udma_select[23].port_map = 0xfc108b5c
&eth1_ec->rfw_v4_udma_select[24].port_map = 0xfc108b60
&eth1_ec->rfw_v4_udma_select[25].port_map = 0xfc108b64
&eth1_ec->rfw_v4_udma_select[26].port_map = 0xfc108b68
&eth1_ec->rfw_v4_udma_select[27].port_map = 0xfc108b6c
&eth1_ec->rfw_v4_udma_select[28].port_map = 0xfc108b70
&eth1_ec->rfw_v4_udma_select[29].port_map = 0xfc108b74
&eth1_ec->rfw_v4_udma_select[30].port_map = 0xfc108b78
&eth1_ec->rfw_v4_udma_select[31].port_map = 0xfc108b7c
&eth1_ec->rfw_v4_udma_select[32].port_map = 0xfc108b80
&eth1_ec->rfw_v4_udma_select[33].port_map = 0xfc108b84
&eth1_ec->rfw_v4_udma_select[34].port_map = 0xfc108b88
&eth1_ec->rfw_v4_udma_select[35].port_map = 0xfc108b8c
&eth1_ec->rfw_v4_udma_select[36].port_map = 0xfc108b90
&eth1_ec->rfw_v4_udma_select[37].port_map = 0xfc108b94
&eth1_ec->rfw_v4_udma_select[38].port_map = 0xfc108b98
&eth1_ec->rfw_v4_udma_select[39].port_map = 0xfc108b9c
&eth1_ec->rfw_v4_udma_select[40].port_map = 0xfc108ba0
&eth1_ec->rfw_v4_udma_select[41].port_map = 0xfc108ba4
&eth1_ec->rfw_v4_udma_select[42].port_map = 0xfc108ba8
&eth1_ec->rfw_v4_udma_select[43].port_map = 0xfc108bac
&eth1_ec->rfw_v4_udma_select[44].port_map = 0xfc108bb0
&eth1_ec->rfw_v4_udma_select[45].port_map = 0xfc108bb4
&eth1_ec->rfw_v4_udma_select[46].port_map = 0xfc108bb8
&eth1_ec->rfw_v4_udma_select[47].port_map = 0xfc108bbc
&eth1_ec->rfw_v4_udma_select[48].port_map = 0xfc108bc0
&eth1_ec->rfw_v4_udma_select[49].port_map = 0xfc108bc4
&eth1_ec->rfw_v4_udma_select[50].port_map = 0xfc108bc8
&eth1_ec->rfw_v4_udma_select[51].port_map = 0xfc108bcc
&eth1_ec->rfw_v4_udma_select[52].port_map = 0xfc108bd0
&eth1_ec->rfw_v4_udma_select[53].port_map = 0xfc108bd4
&eth1_ec->rfw_v4_udma_select[54].port_map = 0xfc108bd8
&eth1_ec->rfw_v4_udma_select[55].port_map = 0xfc108bdc
&eth1_ec->rfw_v4_udma_select[56].port_map = 0xfc108be0
&eth1_ec->rfw_v4_udma_select[57].port_map = 0xfc108be4
&eth1_ec->rfw_v4_udma_select[58].port_map = 0xfc108be8
&eth1_ec->rfw_v4_udma_select[59].port_map = 0xfc108bec
&eth1_ec->rfw_v4_udma_select[60].port_map = 0xfc108bf0
&eth1_ec->rfw_v4_udma_select[61].port_map = 0xfc108bf4
&eth1_ec->rfw_v4_udma_select[62].port_map = 0xfc108bf8
&eth1_ec->rfw_v4_udma_select[63].port_map = 0xfc108bfc
&eth1_ec->rfw_v4.udma_select = 0xfc108c00
&eth1_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc108c04
&eth1_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc108c08
&eth1_ec->rfw_v4.data_fifo_depth = 0xfc108c0c
&eth1_ec->crc[0].v4_tx_gcp_table_addr = 0xfc108c80
&eth1_ec->crc[0].v4_tx_gcp_table_gen = 0xfc108c84
&eth1_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc108c88
&eth1_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc108c8c
&eth1_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc108c90
&eth1_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc108c94
&eth1_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc108c98
&eth1_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc108c9c
&eth1_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc108ca0
&eth1_ec->crc[0].v4_tx_gcp_table_res = 0xfc108ca4
&eth1_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc108ca8
&eth1_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc108cac
&eth1_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc108cb0
&eth1_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc108cb4
&eth1_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc108cb8
&eth1_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc108cbc
&eth1_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc108cc0
&eth1_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc108cc4
&eth1_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc108cc8
&eth1_ec->crc[0].v4_rx_gcp_table_addr = 0xfc108ccc
&eth1_ec->crc[0].v4_rx_gcp_table_gen = 0xfc108cd0
&eth1_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc108cd4
&eth1_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc108cd8
&eth1_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc108cdc
&eth1_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc108ce0
&eth1_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc108ce4
&eth1_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc108ce8
&eth1_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc108cec
&eth1_ec->crc[0].v4_rx_gcp_table_res = 0xfc108cf0
&eth1_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc108cf4
&eth1_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc108cf8
&eth1_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc108cfc
&eth1_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc108d00
&eth1_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc108d04
&eth1_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc108d08
&eth1_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc108d0c
&eth1_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc108d10
&eth1_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc108d14
&eth1_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc108d18
&eth1_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc108d1c
&eth1_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc108d20
&eth1_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc108d24
&eth1_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc108d28
&eth1_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc108d2c
&eth1_ec->crc[0].v4_tx_gcp_alu_const = 0xfc108d30
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc108d34
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc108d38
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc108d3c
&eth1_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc108d40
&eth1_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc108d44
&eth1_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc108d48
&eth1_ec->crc[0].v4_rx_gcp_alu_const = 0xfc108d4c
&eth1_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc108d50
&eth1_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc108d54
&eth1_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc108d58
&eth1_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc108d5c
&eth1_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc108d60
&eth1_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc108d64
&eth1_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc108d68
&eth1_ec->crc[1].v4_tx_gcp_table_addr = 0xfc108d80
&eth1_ec->crc[1].v4_tx_gcp_table_gen = 0xfc108d84
&eth1_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc108d88
&eth1_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc108d8c
&eth1_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc108d90
&eth1_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc108d94
&eth1_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc108d98
&eth1_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc108d9c
&eth1_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc108da0
&eth1_ec->crc[1].v4_tx_gcp_table_res = 0xfc108da4
&eth1_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc108da8
&eth1_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc108dac
&eth1_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc108db0
&eth1_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc108db4
&eth1_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc108db8
&eth1_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc108dbc
&eth1_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc108dc0
&eth1_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc108dc4
&eth1_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc108dc8
&eth1_ec->crc[1].v4_rx_gcp_table_addr = 0xfc108dcc
&eth1_ec->crc[1].v4_rx_gcp_table_gen = 0xfc108dd0
&eth1_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc108dd4
&eth1_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc108dd8
&eth1_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc108ddc
&eth1_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc108de0
&eth1_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc108de4
&eth1_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc108de8
&eth1_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc108dec
&eth1_ec->crc[1].v4_rx_gcp_table_res = 0xfc108df0
&eth1_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc108df4
&eth1_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc108df8
&eth1_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc108dfc
&eth1_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc108e00
&eth1_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc108e04
&eth1_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc108e08
&eth1_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc108e0c
&eth1_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc108e10
&eth1_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc108e14
&eth1_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc108e18
&eth1_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc108e1c
&eth1_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc108e20
&eth1_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc108e24
&eth1_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc108e28
&eth1_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc108e2c
&eth1_ec->crc[1].v4_tx_gcp_alu_const = 0xfc108e30
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc108e34
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc108e38
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc108e3c
&eth1_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc108e40
&eth1_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc108e44
&eth1_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc108e48
&eth1_ec->crc[1].v4_rx_gcp_alu_const = 0xfc108e4c
&eth1_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc108e50
&eth1_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc108e54
&eth1_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc108e58
&eth1_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc108e5c
&eth1_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc108e60
&eth1_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc108e64
&eth1_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc108e68
&eth1_ec->crc[2].v4_tx_gcp_table_addr = 0xfc108e80
&eth1_ec->crc[2].v4_tx_gcp_table_gen = 0xfc108e84
&eth1_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc108e88
&eth1_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc108e8c
&eth1_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc108e90
&eth1_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc108e94
&eth1_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc108e98
&eth1_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc108e9c
&eth1_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc108ea0
&eth1_ec->crc[2].v4_tx_gcp_table_res = 0xfc108ea4
&eth1_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc108ea8
&eth1_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc108eac
&eth1_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc108eb0
&eth1_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc108eb4
&eth1_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc108eb8
&eth1_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc108ebc
&eth1_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc108ec0
&eth1_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc108ec4
&eth1_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc108ec8
&eth1_ec->crc[2].v4_rx_gcp_table_addr = 0xfc108ecc
&eth1_ec->crc[2].v4_rx_gcp_table_gen = 0xfc108ed0
&eth1_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc108ed4
&eth1_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc108ed8
&eth1_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc108edc
&eth1_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc108ee0
&eth1_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc108ee4
&eth1_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc108ee8
&eth1_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc108eec
&eth1_ec->crc[2].v4_rx_gcp_table_res = 0xfc108ef0
&eth1_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc108ef4
&eth1_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc108ef8
&eth1_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc108efc
&eth1_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc108f00
&eth1_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc108f04
&eth1_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc108f08
&eth1_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc108f0c
&eth1_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc108f10
&eth1_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc108f14
&eth1_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc108f18
&eth1_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc108f1c
&eth1_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc108f20
&eth1_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc108f24
&eth1_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc108f28
&eth1_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc108f2c
&eth1_ec->crc[2].v4_tx_gcp_alu_const = 0xfc108f30
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc108f34
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc108f38
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc108f3c
&eth1_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc108f40
&eth1_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc108f44
&eth1_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc108f48
&eth1_ec->crc[2].v4_rx_gcp_alu_const = 0xfc108f4c
&eth1_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc108f50
&eth1_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc108f54
&eth1_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc108f58
&eth1_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc108f5c
&eth1_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc108f60
&eth1_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc108f64
&eth1_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc108f68
&eth1_ec->crc[3].v4_tx_gcp_table_addr = 0xfc108f80
&eth1_ec->crc[3].v4_tx_gcp_table_gen = 0xfc108f84
&eth1_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc108f88
&eth1_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc108f8c
&eth1_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc108f90
&eth1_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc108f94
&eth1_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc108f98
&eth1_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc108f9c
&eth1_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc108fa0
&eth1_ec->crc[3].v4_tx_gcp_table_res = 0xfc108fa4
&eth1_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc108fa8
&eth1_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc108fac
&eth1_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc108fb0
&eth1_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc108fb4
&eth1_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc108fb8
&eth1_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc108fbc
&eth1_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc108fc0
&eth1_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc108fc4
&eth1_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc108fc8
&eth1_ec->crc[3].v4_rx_gcp_table_addr = 0xfc108fcc
&eth1_ec->crc[3].v4_rx_gcp_table_gen = 0xfc108fd0
&eth1_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc108fd4
&eth1_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc108fd8
&eth1_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc108fdc
&eth1_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc108fe0
&eth1_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc108fe4
&eth1_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc108fe8
&eth1_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc108fec
&eth1_ec->crc[3].v4_rx_gcp_table_res = 0xfc108ff0
&eth1_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc108ff4
&eth1_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc108ff8
&eth1_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc108ffc
&eth1_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc109000
&eth1_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc109004
&eth1_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc109008
&eth1_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc10900c
&eth1_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc109010
&eth1_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc109014
&eth1_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc109018
&eth1_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc10901c
&eth1_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc109020
&eth1_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc109024
&eth1_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc109028
&eth1_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc10902c
&eth1_ec->crc[3].v4_tx_gcp_alu_const = 0xfc109030
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc109034
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc109038
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc10903c
&eth1_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc109040
&eth1_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc109044
&eth1_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc109048
&eth1_ec->crc[3].v4_rx_gcp_alu_const = 0xfc10904c
&eth1_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc109050
&eth1_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc109054
&eth1_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc109058
&eth1_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc10905c
&eth1_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc109060
&eth1_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc109064
&eth1_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc109068
&eth1_ec->crc_extended.mask_table_addr = 0xfc109080
&eth1_ec->crc_extended.mask_table_1 = 0xfc109084
&eth1_ec->crc_extended.mask_table_2 = 0xfc109088
&eth1_ec->crc_extended.mask_table_3 = 0xfc10908c
&eth1_ec->crc_extended.mask_table_4 = 0xfc109090
&eth1_ec->crc_extended.mask_table_5 = 0xfc109094
&eth1_ec->crc_extended.mask_table_6 = 0xfc109098
&eth1_ec->crc_extended.mask_table_7 = 0xfc10909c
&eth1_ec->crc_extended.mask_table_8 = 0xfc1090a0
&eth1_ec->crc_extended.mask_table_9 = 0xfc1090a4
&eth1_ec->crc_extended.mask_table_10 = 0xfc1090a8
&eth1_ec->crc_extended.mask_table_11 = 0xfc1090ac
&eth1_ec->crc_extended.mask_table_12 = 0xfc1090b0
&eth1_ec->crc_extended.mask_table_13 = 0xfc1090b4
&eth1_ec->crc_extended.mask_table_14 = 0xfc1090b8
&eth1_ec->crc_extended.mask_table_15 = 0xfc1090bc
&eth1_ec->crc_extended.mask_table_16 = 0xfc1090c0
&eth1_ec->crc_extended.rx_protocol_control_table_addr = 0xfc1090c4
&eth1_ec->crc_extended.rx_protocol_control_table_1 = 0xfc1090c8
&eth1_ec->crc_extended.tx_protocol_control_table_addr = 0xfc1090cc
&eth1_ec->crc_extended.tx_protocol_control_table_1 = 0xfc1090d0
&eth1_ec->crc_extended.tx_insert_en_table_addr = 0xfc1090d4
&eth1_ec->crc_extended.tx_insert_en_table_1 = 0xfc1090d8
&eth1_ec->outstanding_gen.arb_cfg = 0xfc1090dc
&eth1_ec->outstanding[0].arb_cfg_1 = 0xfc1090e0
&eth1_ec->outstanding[0].arb_cfg_2 = 0xfc1090e4
&eth1_ec->outstanding[1].arb_cfg_1 = 0xfc1090e8
&eth1_ec->outstanding[1].arb_cfg_2 = 0xfc1090ec
&eth1_ec->outstanding[2].arb_cfg_1 = 0xfc1090f0
&eth1_ec->outstanding[2].arb_cfg_2 = 0xfc1090f4
&eth1_ec->outstanding[3].arb_cfg_1 = 0xfc1090f8
&eth1_ec->outstanding[3].arb_cfg_2 = 0xfc1090fc
&eth1_ec->rff.to_rfw_shared = 0xfc109100
&eth1_ec->rff.data_fifo_depth_limit = 0xfc109104
&eth1_ec->rfw_prot_index[0].table_1 = 0xfc109200
&eth1_ec->rfw_prot_index[0].table_2 = 0xfc109204
&eth1_ec->rfw_prot_index[0].table_3 = 0xfc109208
&eth1_ec->rfw_prot_index[0].table_4 = 0xfc10920c
&eth1_ec->rfw_prot_index[1].table_1 = 0xfc109210
&eth1_ec->rfw_prot_index[1].table_2 = 0xfc109214
&eth1_ec->rfw_prot_index[1].table_3 = 0xfc109218
&eth1_ec->rfw_prot_index[1].table_4 = 0xfc10921c
&eth1_ec->rfw_prot_index[2].table_1 = 0xfc109220
&eth1_ec->rfw_prot_index[2].table_2 = 0xfc109224
&eth1_ec->rfw_prot_index[2].table_3 = 0xfc109228
&eth1_ec->rfw_prot_index[2].table_4 = 0xfc10922c
&eth1_ec->rfw_prot_index[3].table_1 = 0xfc109230
&eth1_ec->rfw_prot_index[3].table_2 = 0xfc109234
&eth1_ec->rfw_prot_index[3].table_3 = 0xfc109238
&eth1_ec->rfw_prot_index[3].table_4 = 0xfc10923c
&eth1_ec->rfw_prot_index[4].table_1 = 0xfc109240
&eth1_ec->rfw_prot_index[4].table_2 = 0xfc109244
&eth1_ec->rfw_prot_index[4].table_3 = 0xfc109248
&eth1_ec->rfw_prot_index[4].table_4 = 0xfc10924c
&eth1_ec->rfw_prot_index[5].table_1 = 0xfc109250
&eth1_ec->rfw_prot_index[5].table_2 = 0xfc109254
&eth1_ec->rfw_prot_index[5].table_3 = 0xfc109258
&eth1_ec->rfw_prot_index[5].table_4 = 0xfc10925c
&eth1_ec->rfw_prot_index[6].table_1 = 0xfc109260
&eth1_ec->rfw_prot_index[6].table_2 = 0xfc109264
&eth1_ec->rfw_prot_index[6].table_3 = 0xfc109268
&eth1_ec->rfw_prot_index[6].table_4 = 0xfc10926c
&eth1_ec->rfw_prot_index[7].table_1 = 0xfc109270
&eth1_ec->rfw_prot_index[7].table_2 = 0xfc109274
&eth1_ec->rfw_prot_index[7].table_3 = 0xfc109278
&eth1_ec->rfw_prot_index[7].table_4 = 0xfc10927c
&eth1_ec->rfw_prot_index[8].table_1 = 0xfc109280
&eth1_ec->rfw_prot_index[8].table_2 = 0xfc109284
&eth1_ec->rfw_prot_index[8].table_3 = 0xfc109288
&eth1_ec->rfw_prot_index[8].table_4 = 0xfc10928c
&eth1_ec->rfw_prot_index[9].table_1 = 0xfc109290
&eth1_ec->rfw_prot_index[9].table_2 = 0xfc109294
&eth1_ec->rfw_prot_index[9].table_3 = 0xfc109298
&eth1_ec->rfw_prot_index[9].table_4 = 0xfc10929c
&eth1_ec->rfw_prot_index[10].table_1 = 0xfc1092a0
&eth1_ec->rfw_prot_index[10].table_2 = 0xfc1092a4
&eth1_ec->rfw_prot_index[10].table_3 = 0xfc1092a8
&eth1_ec->rfw_prot_index[10].table_4 = 0xfc1092ac
&eth1_ec->rfw_prot_index[11].table_1 = 0xfc1092b0
&eth1_ec->rfw_prot_index[11].table_2 = 0xfc1092b4
&eth1_ec->rfw_prot_index[11].table_3 = 0xfc1092b8
&eth1_ec->rfw_prot_index[11].table_4 = 0xfc1092bc
&eth1_ec->rfw_prot_index[12].table_1 = 0xfc1092c0
&eth1_ec->rfw_prot_index[12].table_2 = 0xfc1092c4
&eth1_ec->rfw_prot_index[12].table_3 = 0xfc1092c8
&eth1_ec->rfw_prot_index[12].table_4 = 0xfc1092cc
&eth1_ec->rfw_prot_index[13].table_1 = 0xfc1092d0
&eth1_ec->rfw_prot_index[13].table_2 = 0xfc1092d4
&eth1_ec->rfw_prot_index[13].table_3 = 0xfc1092d8
&eth1_ec->rfw_prot_index[13].table_4 = 0xfc1092dc
&eth1_ec->rfw_prot_index[14].table_1 = 0xfc1092e0
&eth1_ec->rfw_prot_index[14].table_2 = 0xfc1092e4
&eth1_ec->rfw_prot_index[14].table_3 = 0xfc1092e8
&eth1_ec->rfw_prot_index[14].table_4 = 0xfc1092ec
&eth1_ec->rfw_prot_index[15].table_1 = 0xfc1092f0
&eth1_ec->rfw_prot_index[15].table_2 = 0xfc1092f4
&eth1_ec->rfw_prot_index[15].table_3 = 0xfc1092f8
&eth1_ec->rfw_prot_index[15].table_4 = 0xfc1092fc
&eth1_ec->rfw_prot_index[16].table_1 = 0xfc109300
&eth1_ec->rfw_prot_index[16].table_2 = 0xfc109304
&eth1_ec->rfw_prot_index[16].table_3 = 0xfc109308
&eth1_ec->rfw_prot_index[16].table_4 = 0xfc10930c
&eth1_ec->rfw_prot_index[17].table_1 = 0xfc109310
&eth1_ec->rfw_prot_index[17].table_2 = 0xfc109314
&eth1_ec->rfw_prot_index[17].table_3 = 0xfc109318
&eth1_ec->rfw_prot_index[17].table_4 = 0xfc10931c
&eth1_ec->rfw_prot_index[18].table_1 = 0xfc109320
&eth1_ec->rfw_prot_index[18].table_2 = 0xfc109324
&eth1_ec->rfw_prot_index[18].table_3 = 0xfc109328
&eth1_ec->rfw_prot_index[18].table_4 = 0xfc10932c
&eth1_ec->rfw_prot_index[19].table_1 = 0xfc109330
&eth1_ec->rfw_prot_index[19].table_2 = 0xfc109334
&eth1_ec->rfw_prot_index[19].table_3 = 0xfc109338
&eth1_ec->rfw_prot_index[19].table_4 = 0xfc10933c
&eth1_ec->rfw_prot_index[20].table_1 = 0xfc109340
&eth1_ec->rfw_prot_index[20].table_2 = 0xfc109344
&eth1_ec->rfw_prot_index[20].table_3 = 0xfc109348
&eth1_ec->rfw_prot_index[20].table_4 = 0xfc10934c
&eth1_ec->rfw_prot_index[21].table_1 = 0xfc109350
&eth1_ec->rfw_prot_index[21].table_2 = 0xfc109354
&eth1_ec->rfw_prot_index[21].table_3 = 0xfc109358
&eth1_ec->rfw_prot_index[21].table_4 = 0xfc10935c
&eth1_ec->rfw_prot_index[22].table_1 = 0xfc109360
&eth1_ec->rfw_prot_index[22].table_2 = 0xfc109364
&eth1_ec->rfw_prot_index[22].table_3 = 0xfc109368
&eth1_ec->rfw_prot_index[22].table_4 = 0xfc10936c
&eth1_ec->rfw_prot_index[23].table_1 = 0xfc109370
&eth1_ec->rfw_prot_index[23].table_2 = 0xfc109374
&eth1_ec->rfw_prot_index[23].table_3 = 0xfc109378
&eth1_ec->rfw_prot_index[23].table_4 = 0xfc10937c
&eth1_ec->rfw_prot_index[24].table_1 = 0xfc109380
&eth1_ec->rfw_prot_index[24].table_2 = 0xfc109384
&eth1_ec->rfw_prot_index[24].table_3 = 0xfc109388
&eth1_ec->rfw_prot_index[24].table_4 = 0xfc10938c
&eth1_ec->rfw_prot_index[25].table_1 = 0xfc109390
&eth1_ec->rfw_prot_index[25].table_2 = 0xfc109394
&eth1_ec->rfw_prot_index[25].table_3 = 0xfc109398
&eth1_ec->rfw_prot_index[25].table_4 = 0xfc10939c
&eth1_ec->rfw_prot_index[26].table_1 = 0xfc1093a0
&eth1_ec->rfw_prot_index[26].table_2 = 0xfc1093a4
&eth1_ec->rfw_prot_index[26].table_3 = 0xfc1093a8
&eth1_ec->rfw_prot_index[26].table_4 = 0xfc1093ac
&eth1_ec->rfw_prot_index[27].table_1 = 0xfc1093b0
&eth1_ec->rfw_prot_index[27].table_2 = 0xfc1093b4
&eth1_ec->rfw_prot_index[27].table_3 = 0xfc1093b8
&eth1_ec->rfw_prot_index[27].table_4 = 0xfc1093bc
&eth1_ec->rfw_prot_index[28].table_1 = 0xfc1093c0
&eth1_ec->rfw_prot_index[28].table_2 = 0xfc1093c4
&eth1_ec->rfw_prot_index[28].table_3 = 0xfc1093c8
&eth1_ec->rfw_prot_index[28].table_4 = 0xfc1093cc
&eth1_ec->rfw_prot_index[29].table_1 = 0xfc1093d0
&eth1_ec->rfw_prot_index[29].table_2 = 0xfc1093d4
&eth1_ec->rfw_prot_index[29].table_3 = 0xfc1093d8
&eth1_ec->rfw_prot_index[29].table_4 = 0xfc1093dc
&eth1_ec->rfw_prot_index[30].table_1 = 0xfc1093e0
&eth1_ec->rfw_prot_index[30].table_2 = 0xfc1093e4
&eth1_ec->rfw_prot_index[30].table_3 = 0xfc1093e8
&eth1_ec->rfw_prot_index[30].table_4 = 0xfc1093ec
&eth1_ec->rfw_prot_index[31].table_1 = 0xfc1093f0
&eth1_ec->rfw_prot_index[31].table_2 = 0xfc1093f4
&eth1_ec->rfw_prot_index[31].table_3 = 0xfc1093f8
&eth1_ec->rfw_prot_index[31].table_4 = 0xfc1093fc
&eth1_ec->rfw_prot_index[32].table_1 = 0xfc109400
&eth1_ec->rfw_prot_index[32].table_2 = 0xfc109404
&eth1_ec->rfw_prot_index[32].table_3 = 0xfc109408
&eth1_ec->rfw_prot_index[32].table_4 = 0xfc10940c
&eth1_ec->rfw_prot_index[33].table_1 = 0xfc109410
&eth1_ec->rfw_prot_index[33].table_2 = 0xfc109414
&eth1_ec->rfw_prot_index[33].table_3 = 0xfc109418
&eth1_ec->rfw_prot_index[33].table_4 = 0xfc10941c
&eth1_ec->rfw_prot_index[34].table_1 = 0xfc109420
&eth1_ec->rfw_prot_index[34].table_2 = 0xfc109424
&eth1_ec->rfw_prot_index[34].table_3 = 0xfc109428
&eth1_ec->rfw_prot_index[34].table_4 = 0xfc10942c
&eth1_ec->rfw_prot_index[35].table_1 = 0xfc109430
&eth1_ec->rfw_prot_index[35].table_2 = 0xfc109434
&eth1_ec->rfw_prot_index[35].table_3 = 0xfc109438
&eth1_ec->rfw_prot_index[35].table_4 = 0xfc10943c
&eth1_ec->rfw_prot_index[36].table_1 = 0xfc109440
&eth1_ec->rfw_prot_index[36].table_2 = 0xfc109444
&eth1_ec->rfw_prot_index[36].table_3 = 0xfc109448
&eth1_ec->rfw_prot_index[36].table_4 = 0xfc10944c
&eth1_ec->rfw_prot_index[37].table_1 = 0xfc109450
&eth1_ec->rfw_prot_index[37].table_2 = 0xfc109454
&eth1_ec->rfw_prot_index[37].table_3 = 0xfc109458
&eth1_ec->rfw_prot_index[37].table_4 = 0xfc10945c
&eth1_ec->rfw_prot_index[38].table_1 = 0xfc109460
&eth1_ec->rfw_prot_index[38].table_2 = 0xfc109464
&eth1_ec->rfw_prot_index[38].table_3 = 0xfc109468
&eth1_ec->rfw_prot_index[38].table_4 = 0xfc10946c
&eth1_ec->rfw_prot_index[39].table_1 = 0xfc109470
&eth1_ec->rfw_prot_index[39].table_2 = 0xfc109474
&eth1_ec->rfw_prot_index[39].table_3 = 0xfc109478
&eth1_ec->rfw_prot_index[39].table_4 = 0xfc10947c
&eth1_ec->rfw_prot_index[40].table_1 = 0xfc109480
&eth1_ec->rfw_prot_index[40].table_2 = 0xfc109484
&eth1_ec->rfw_prot_index[40].table_3 = 0xfc109488
&eth1_ec->rfw_prot_index[40].table_4 = 0xfc10948c
&eth1_ec->rfw_prot_index[41].table_1 = 0xfc109490
&eth1_ec->rfw_prot_index[41].table_2 = 0xfc109494
&eth1_ec->rfw_prot_index[41].table_3 = 0xfc109498
&eth1_ec->rfw_prot_index[41].table_4 = 0xfc10949c
&eth1_ec->rfw_prot_index[42].table_1 = 0xfc1094a0
&eth1_ec->rfw_prot_index[42].table_2 = 0xfc1094a4
&eth1_ec->rfw_prot_index[42].table_3 = 0xfc1094a8
&eth1_ec->rfw_prot_index[42].table_4 = 0xfc1094ac
&eth1_ec->rfw_prot_index[43].table_1 = 0xfc1094b0
&eth1_ec->rfw_prot_index[43].table_2 = 0xfc1094b4
&eth1_ec->rfw_prot_index[43].table_3 = 0xfc1094b8
&eth1_ec->rfw_prot_index[43].table_4 = 0xfc1094bc
&eth1_ec->rfw_prot_index[44].table_1 = 0xfc1094c0
&eth1_ec->rfw_prot_index[44].table_2 = 0xfc1094c4
&eth1_ec->rfw_prot_index[44].table_3 = 0xfc1094c8
&eth1_ec->rfw_prot_index[44].table_4 = 0xfc1094cc
&eth1_ec->rfw_prot_index[45].table_1 = 0xfc1094d0
&eth1_ec->rfw_prot_index[45].table_2 = 0xfc1094d4
&eth1_ec->rfw_prot_index[45].table_3 = 0xfc1094d8
&eth1_ec->rfw_prot_index[45].table_4 = 0xfc1094dc
&eth1_ec->rfw_prot_index[46].table_1 = 0xfc1094e0
&eth1_ec->rfw_prot_index[46].table_2 = 0xfc1094e4
&eth1_ec->rfw_prot_index[46].table_3 = 0xfc1094e8
&eth1_ec->rfw_prot_index[46].table_4 = 0xfc1094ec
&eth1_ec->rfw_prot_index[47].table_1 = 0xfc1094f0
&eth1_ec->rfw_prot_index[47].table_2 = 0xfc1094f4
&eth1_ec->rfw_prot_index[47].table_3 = 0xfc1094f8
&eth1_ec->rfw_prot_index[47].table_4 = 0xfc1094fc
&eth1_ec->rfw_prot_index[48].table_1 = 0xfc109500
&eth1_ec->rfw_prot_index[48].table_2 = 0xfc109504
&eth1_ec->rfw_prot_index[48].table_3 = 0xfc109508
&eth1_ec->rfw_prot_index[48].table_4 = 0xfc10950c
&eth1_ec->rfw_prot_index[49].table_1 = 0xfc109510
&eth1_ec->rfw_prot_index[49].table_2 = 0xfc109514
&eth1_ec->rfw_prot_index[49].table_3 = 0xfc109518
&eth1_ec->rfw_prot_index[49].table_4 = 0xfc10951c
&eth1_ec->rfw_prot_index[50].table_1 = 0xfc109520
&eth1_ec->rfw_prot_index[50].table_2 = 0xfc109524
&eth1_ec->rfw_prot_index[50].table_3 = 0xfc109528
&eth1_ec->rfw_prot_index[50].table_4 = 0xfc10952c
&eth1_ec->rfw_prot_index[51].table_1 = 0xfc109530
&eth1_ec->rfw_prot_index[51].table_2 = 0xfc109534
&eth1_ec->rfw_prot_index[51].table_3 = 0xfc109538
&eth1_ec->rfw_prot_index[51].table_4 = 0xfc10953c
&eth1_ec->rfw_prot_index[52].table_1 = 0xfc109540
&eth1_ec->rfw_prot_index[52].table_2 = 0xfc109544
&eth1_ec->rfw_prot_index[52].table_3 = 0xfc109548
&eth1_ec->rfw_prot_index[52].table_4 = 0xfc10954c
&eth1_ec->rfw_prot_index[53].table_1 = 0xfc109550
&eth1_ec->rfw_prot_index[53].table_2 = 0xfc109554
&eth1_ec->rfw_prot_index[53].table_3 = 0xfc109558
&eth1_ec->rfw_prot_index[53].table_4 = 0xfc10955c
&eth1_ec->rfw_prot_index[54].table_1 = 0xfc109560
&eth1_ec->rfw_prot_index[54].table_2 = 0xfc109564
&eth1_ec->rfw_prot_index[54].table_3 = 0xfc109568
&eth1_ec->rfw_prot_index[54].table_4 = 0xfc10956c
&eth1_ec->rfw_prot_index[55].table_1 = 0xfc109570
&eth1_ec->rfw_prot_index[55].table_2 = 0xfc109574
&eth1_ec->rfw_prot_index[55].table_3 = 0xfc109578
&eth1_ec->rfw_prot_index[55].table_4 = 0xfc10957c
&eth1_ec->rfw_prot_index[56].table_1 = 0xfc109580
&eth1_ec->rfw_prot_index[56].table_2 = 0xfc109584
&eth1_ec->rfw_prot_index[56].table_3 = 0xfc109588
&eth1_ec->rfw_prot_index[56].table_4 = 0xfc10958c
&eth1_ec->rfw_prot_index[57].table_1 = 0xfc109590
&eth1_ec->rfw_prot_index[57].table_2 = 0xfc109594
&eth1_ec->rfw_prot_index[57].table_3 = 0xfc109598
&eth1_ec->rfw_prot_index[57].table_4 = 0xfc10959c
&eth1_ec->rfw_prot_index[58].table_1 = 0xfc1095a0
&eth1_ec->rfw_prot_index[58].table_2 = 0xfc1095a4
&eth1_ec->rfw_prot_index[58].table_3 = 0xfc1095a8
&eth1_ec->rfw_prot_index[58].table_4 = 0xfc1095ac
&eth1_ec->rfw_prot_index[59].table_1 = 0xfc1095b0
&eth1_ec->rfw_prot_index[59].table_2 = 0xfc1095b4
&eth1_ec->rfw_prot_index[59].table_3 = 0xfc1095b8
&eth1_ec->rfw_prot_index[59].table_4 = 0xfc1095bc
&eth1_ec->rfw_prot_index[60].table_1 = 0xfc1095c0
&eth1_ec->rfw_prot_index[60].table_2 = 0xfc1095c4
&eth1_ec->rfw_prot_index[60].table_3 = 0xfc1095c8
&eth1_ec->rfw_prot_index[60].table_4 = 0xfc1095cc
&eth1_ec->rfw_prot_index[61].table_1 = 0xfc1095d0
&eth1_ec->rfw_prot_index[61].table_2 = 0xfc1095d4
&eth1_ec->rfw_prot_index[61].table_3 = 0xfc1095d8
&eth1_ec->rfw_prot_index[61].table_4 = 0xfc1095dc
&eth1_ec->rfw_prot_index[62].table_1 = 0xfc1095e0
&eth1_ec->rfw_prot_index[62].table_2 = 0xfc1095e4
&eth1_ec->rfw_prot_index[62].table_3 = 0xfc1095e8
&eth1_ec->rfw_prot_index[62].table_4 = 0xfc1095ec
&eth1_ec->rfw_prot_index[63].table_1 = 0xfc1095f0
&eth1_ec->rfw_prot_index[63].table_2 = 0xfc1095f4
&eth1_ec->rfw_prot_index[63].table_3 = 0xfc1095f8
&eth1_ec->rfw_prot_index[63].table_4 = 0xfc1095fc
&eth1_ec->udp_len[0].insertion_offset_table = 0xfc109a30
&eth1_ec->udp_len[1].insertion_offset_table = 0xfc109a34
&eth1_ec->udp_len[2].insertion_offset_table = 0xfc109a38
&eth1_ec->udp_len[3].insertion_offset_table = 0xfc109a3c
&eth1_ec->udp_len[4].insertion_offset_table = 0xfc109a40
&eth1_ec->udp_len[5].insertion_offset_table = 0xfc109a44
&eth1_ec->udp_len[6].insertion_offset_table = 0xfc109a48
&eth1_ec->udp_len[7].insertion_offset_table = 0xfc109a4c
&eth1_ec->udp_len[8].insertion_offset_table = 0xfc109a50
&eth1_ec->udp_len[9].insertion_offset_table = 0xfc109a54
&eth1_ec->udp_len[10].insertion_offset_table = 0xfc109a58
&eth1_ec->udp_len[11].insertion_offset_table = 0xfc109a5c
&eth1_ec->udp_len[12].insertion_offset_table = 0xfc109a60
&eth1_ec->udp_len[13].insertion_offset_table = 0xfc109a64
&eth1_ec->udp_len[14].insertion_offset_table = 0xfc109a68
&eth1_ec->udp_len[15].insertion_offset_table = 0xfc109a6c
&eth1_ec->udp_len_insertion.offset_from_sop0 = 0xfc109a70
&eth1_ec->udp_len_insertion.offset_from_sop1 = 0xfc109a74
&eth1_ec->udp_len_insertion.offset_from_sop2 = 0xfc109a78
&eth1_ec->udp_len_insertion.mask = 0xfc109a7c
&eth1_ec->udp_len_insertion.enable = 0xfc109a80
&eth1_ec->tmi_v4.protocol_number = 0xfc109c80
&eth1_ec->crdt_os2sr_wr.req = 0xfc109d00
&eth1_ec->crdt_os2sr_wr.res = 0xfc109d04
&eth1_ec->spare[0].zero = 0xfc109e80
&eth1_ec->spare[0].one = 0xfc109e84
&eth1_ec->spare[1].zero = 0xfc109e88
&eth1_ec->spare[1].one = 0xfc109e8c
&eth1_ec->spare[2].zero = 0xfc109e90
&eth1_ec->spare[2].one = 0xfc109e94
&eth1_ec->spare[3].zero = 0xfc109e98
&eth1_ec->spare[3].one = 0xfc109e9c
&eth1_ec->spare[4].zero = 0xfc109ea0
&eth1_ec->spare[4].one = 0xfc109ea4
&eth1_ec->spare[5].zero = 0xfc109ea8
&eth1_ec->spare[5].one = 0xfc109eac
&eth1_ec->spare[6].zero = 0xfc109eb0
&eth1_ec->spare[6].one = 0xfc109eb4
&eth1_ec->spare[7].zero = 0xfc109eb8
&eth1_ec->spare[7].one = 0xfc109ebc
&eth1_ec->spare[8].zero = 0xfc109ec0
&eth1_ec->spare[8].one = 0xfc109ec4
&eth1_ec->spare[9].zero = 0xfc109ec8
&eth1_ec->spare[9].one = 0xfc109ecc
&eth1_ec->spare[10].zero = 0xfc109ed0
&eth1_ec->spare[10].one = 0xfc109ed4
&eth1_ec->spare[11].zero = 0xfc109ed8
&eth1_ec->spare[11].one = 0xfc109edc
&eth1_ec->spare[12].zero = 0xfc109ee0
&eth1_ec->spare[12].one = 0xfc109ee4
&eth1_ec->spare[13].zero = 0xfc109ee8
&eth1_ec->spare[13].one = 0xfc109eec
&eth1_ec->spare[14].zero = 0xfc109ef0
&eth1_ec->spare[14].one = 0xfc109ef4
&eth1_ec->spare[15].zero = 0xfc109ef8
&eth1_ec->spare[15].one = 0xfc109efc
&eth1_ec->sec_int_ctrl_mem[0] = 0xfc109f00
&eth1_ec->sec_int_ctrl_mem[1] = 0xfc109f04
&eth1_ec->sec_int_ctrl_mem[2] = 0xfc109f08
&eth1_ec->sec_int_ctrl_mem[3] = 0xfc109f0c
&eth1_ec->sec_int_ctrl_mem[4] = 0xfc109f10
&eth1_ec->sec_int_ctrl_mem[5] = 0xfc109f14
&eth1_ec->sec_int_ctrl_mem[6] = 0xfc109f18
&eth1_ec->sec_int_ctrl_mem[7] = 0xfc109f1c
&eth1_ec->sec_int_ctrl_mem[8] = 0xfc109f20
&eth1_ec->sec_int_ctrl_mem[9] = 0xfc109f24
&eth1_ec->sec_int_ctrl_mem[10] = 0xfc109f28
&eth1_ec->sec_int_ctrl_mem[11] = 0xfc109f2c
&eth1_ec->sec_int_ctrl_mem[12] = 0xfc109f30
&eth1_ec->sec_int_ctrl_mem[13] = 0xfc109f34
&eth1_ec->sec_int_ctrl_mem[14] = 0xfc109f38
&eth1_ec->sec_int_ctrl_mem[15] = 0xfc109f3c
&eth1_ec->sec_int_ctrl_mem[16] = 0xfc109f40
&eth1_ec->sec_int_ctrl_mem[17] = 0xfc109f44
&eth1_ec->sec_int_ctrl_mem[18] = 0xfc109f48
&eth1_ec->sec_int_ctrl_mem[19] = 0xfc109f4c
&eth1_ec->sec_int_ctrl_mem[20] = 0xfc109f50
&eth1_ec->sec_int_ctrl_mem[21] = 0xfc109f54
&eth1_ec->sec_int_ctrl_mem[22] = 0xfc109f58
&eth1_ec->sec_int_ctrl_mem[23] = 0xfc109f5c
&eth1_ec->sec_int_ctrl_mem[24] = 0xfc109f60
&eth1_ec->sec_int_ctrl_mem[25] = 0xfc109f64
&eth1_ec->sec_int_ctrl_mem[26] = 0xfc109f68
&eth1_ec->sec_int_ctrl_mem[27] = 0xfc109f6c
&eth1_ec->sec_int_ctrl_mem[28] = 0xfc109f70
&eth1_ec->sec_int_ctrl_mem[29] = 0xfc109f74
&eth1_ec->sec_int_ctrl_mem[30] = 0xfc109f78
&eth1_ec->sec_int_ctrl_mem[31] = 0xfc109f7c
&eth1_ec->sec_int_ctrl_mem[32] = 0xfc109f80
&eth1_ec->sec_int_ctrl_mem[33] = 0xfc109f84
&eth1_ec->sec_int_ctrl_mem[34] = 0xfc109f88
&eth1_ec->sec_int_ctrl_mem[35] = 0xfc109f8c
&eth1_ec->sec_int_ctrl_mem[36] = 0xfc109f90
&eth1_ec->sec_int_ctrl_mem[37] = 0xfc109f94
&eth1_ec->sec_int_ctrl_mem[38] = 0xfc109f98
&eth1_ec->sec_int_ctrl_mem[39] = 0xfc109f9c
&eth1_ec->sec_int_ctrl_mem[40] = 0xfc109fa0
&eth1_ec->sec_int_ctrl_mem[41] = 0xfc109fa4
&eth1_ec->sec_int_ctrl_mem[42] = 0xfc109fa8
&eth1_ec->sec_int_ctrl_mem[43] = 0xfc109fac
&eth1_ec->sec_int_ctrl_mem[44] = 0xfc109fb0
&eth1_ec->sec_int_ctrl_mem[45] = 0xfc109fb4
&eth1_ec->sec_int_ctrl_mem[46] = 0xfc109fb8
&eth1_ec->sec_int_ctrl_mem[47] = 0xfc109fbc
&eth1_ec->sec_int_ctrl_mem[48] = 0xfc109fc0
&eth1_ec->sec_int_ctrl_mem[49] = 0xfc109fc4
&eth1_ec->sec_int_ctrl_mem[50] = 0xfc109fc8
&eth1_ec->sec_int_ctrl_mem[51] = 0xfc109fcc
&eth1_ec->sec_int_ctrl_mem[52] = 0xfc109fd0
&eth1_ec->sec_int_ctrl_mem[53] = 0xfc109fd4
&eth1_ec->sec_int_ctrl_mem[54] = 0xfc109fd8
&eth1_ec->sec_int_ctrl_mem[55] = 0xfc109fdc
&eth1_ec->sec_int_ctrl_mem[56] = 0xfc109fe0
&eth1_ec->sec_int_ctrl_mem[57] = 0xfc109fe4
&eth1_ec->sec_int_ctrl_mem[58] = 0xfc109fe8
&eth1_ec->sec_int_ctrl_mem[59] = 0xfc109fec
&eth1_ec->sec_int_ctrl_mem[60] = 0xfc109ff0
&eth1_ec->sec_int_ctrl_mem[61] = 0xfc109ff4
&eth1_ec->sec_int_ctrl_mem[62] = 0xfc109ff8
&eth1_ec->sec_int_ctrl_mem[63] = 0xfc109ffc
&eth1_mac->mac_1g.rev = 0xfc10a000
&eth1_mac->mac_1g.scratch = 0xfc10a004
&eth1_mac->mac_1g.cmd_cfg = 0xfc10a008
&eth1_mac->mac_1g.mac_0 = 0xfc10a00c
&eth1_mac->mac_1g.mac_1 = 0xfc10a010
&eth1_mac->mac_1g.frm_len = 0xfc10a014
&eth1_mac->mac_1g.pause_quant = 0xfc10a018
&eth1_mac->mac_1g.rx_section_empty = 0xfc10a01c
&eth1_mac->mac_1g.rx_section_full = 0xfc10a020
&eth1_mac->mac_1g.tx_section_empty = 0xfc10a024
&eth1_mac->mac_1g.tx_section_full = 0xfc10a028
&eth1_mac->mac_1g.rx_almost_empty = 0xfc10a02c
&eth1_mac->mac_1g.rx_almost_full = 0xfc10a030
&eth1_mac->mac_1g.tx_almost_empty = 0xfc10a034
&eth1_mac->mac_1g.tx_almost_full = 0xfc10a038
&eth1_mac->mac_1g.mdio_addr0 = 0xfc10a03c
&eth1_mac->mac_1g.mdio_addr1 = 0xfc10a040
&eth1_mac->mac_1g.reg_stat = 0xfc10a058
&eth1_mac->mac_1g.tx_ipg_len = 0xfc10a05c
&eth1_mac->mac_1g.stats.frames_txed_ok = 0xfc10a068
&eth1_mac->mac_1g.stats.frames_rxed_ok = 0xfc10a06c
&eth1_mac->mac_1g.stats.fcs_errors = 0xfc10a070
&eth1_mac->mac_1g.stats.alignment_errors = 0xfc10a074
&eth1_mac->mac_1g.stats.octets_txed_ok = 0xfc10a078
&eth1_mac->mac_1g.stats.octets_rxed_ok = 0xfc10a07c
&eth1_mac->mac_1g.stats.pause_mac_ctrl_frames_txed = 0xfc10a080
&eth1_mac->mac_1g.stats.pause_mac_ctrl_frames_rxed = 0xfc10a084
&eth1_mac->mac_1g.stats.if_in_errors = 0xfc10a088
&eth1_mac->mac_1g.stats.if_out_errors = 0xfc10a08c
&eth1_mac->mac_1g.stats.if_in_ucast_pkts = 0xfc10a090
&eth1_mac->mac_1g.stats.if_in_mcast_pkts = 0xfc10a094
&eth1_mac->mac_1g.stats.if_in_bcast_pkts = 0xfc10a098
&eth1_mac->mac_1g.stats.if_out_ucast_pkts = 0xfc10a0a0
&eth1_mac->mac_1g.stats.if_out_mcast_pkts = 0xfc10a0a4
&eth1_mac->mac_1g.stats.if_out_bcast_pkts = 0xfc10a0a8
&eth1_mac->mac_1g.stats.drop_events = 0xfc10a0ac
&eth1_mac->mac_1g.stats.octets = 0xfc10a0b0
&eth1_mac->mac_1g.stats.pkts = 0xfc10a0b4
&eth1_mac->mac_1g.stats.undersize_pkts = 0xfc10a0b8
&eth1_mac->mac_1g.stats.oversize_pkts = 0xfc10a0bc
&eth1_mac->mac_1g.stats.pkts_64_octets = 0xfc10a0c0
&eth1_mac->mac_1g.stats.pkts_65_to_127_octets = 0xfc10a0c4
&eth1_mac->mac_1g.stats.pkts_128_to_255_octets = 0xfc10a0c8
&eth1_mac->mac_1g.stats.pkts_256_to_511_octets = 0xfc10a0cc
&eth1_mac->mac_1g.stats.pkts_512_to_1023_octets = 0xfc10a0d0
&eth1_mac->mac_1g.stats.pkts_1024_to_1518_octets = 0xfc10a0d4
&eth1_mac->mac_1g.stats.pkts_1519_to_x = 0xfc10a0d8
&eth1_mac->mac_1g.stats.jabbers = 0xfc10a0dc
&eth1_mac->mac_1g.stats.fragments = 0xfc10a0e0
&eth1_mac->mac_1g.phy_regs_base = 0xfc10a200
&eth1_mac->mac_10g.rev = 0xfc10a400
&eth1_mac->mac_10g.scratch = 0xfc10a404
&eth1_mac->mac_10g.cmd_cfg = 0xfc10a408
&eth1_mac->mac_10g.mac_0 = 0xfc10a40c
&eth1_mac->mac_10g.mac_1 = 0xfc10a410
&eth1_mac->mac_10g.frm_len = 0xfc10a414
&eth1_mac->mac_10g.rx_fifo_sections = 0xfc10a41c
&eth1_mac->mac_10g.tx_fifo_sections = 0xfc10a420
&eth1_mac->mac_10g.rx_fifo_almost_f_e = 0xfc10a424
&eth1_mac->mac_10g.tx_fifo_almost_f_e = 0xfc10a428
&eth1_mac->mac_10g.hashtable_load = 0xfc10a42c
&eth1_mac->mac_10g.mdio_cfg_status = 0xfc10a430
&eth1_mac->mac_10g.mdio_cmd = 0xfc10a434
&eth1_mac->mac_10g.mdio_data = 0xfc10a438
&eth1_mac->mac_10g.mdio_regaddr = 0xfc10a43c
&eth1_mac->mac_10g.status = 0xfc10a440
&eth1_mac->mac_10g.tx_ipg_len = 0xfc10a444
&eth1_mac->mac_10g.cl01_pause_quanta = 0xfc10a454
&eth1_mac->mac_10g.cl23_pause_quanta = 0xfc10a458
&eth1_mac->mac_10g.cl45_pause_quanta = 0xfc10a45c
&eth1_mac->mac_10g.cl67_pause_quanta = 0xfc10a460
&eth1_mac->mac_10g.cl01_quanta_thresh = 0xfc10a464
&eth1_mac->mac_10g.cl23_quanta_thresh = 0xfc10a468
&eth1_mac->mac_10g.cl45_quanta_thresh = 0xfc10a46c
&eth1_mac->mac_10g.cl67_quanta_thresh = 0xfc10a470
&eth1_mac->mac_10g.rx_pause_status = 0xfc10a474
&eth1_mac->mac_10g.ts_timestamp = 0xfc10a47c
&eth1_mac->mac_10g.stats.v2.frames_txed_ok = 0xfc10a480
&eth1_mac->mac_10g.stats.v2.frames_rxed_ok = 0xfc10a488
&eth1_mac->mac_10g.stats.v2.fcs_errors = 0xfc10a490
&eth1_mac->mac_10g.stats.v2.alignment_errors = 0xfc10a498
&eth1_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_txed = 0xfc10a4a0
&eth1_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_rxed = 0xfc10a4a8
&eth1_mac->mac_10g.stats.v2.frame_too_long_errs = 0xfc10a4b0
&eth1_mac->mac_10g.stats.v2.in_range_length_errs = 0xfc10a4b8
&eth1_mac->mac_10g.stats.v2.vlan_txed_ok = 0xfc10a4c0
&eth1_mac->mac_10g.stats.v2.vlan_rxed_ok = 0xfc10a4c8
&eth1_mac->mac_10g.stats.v2.if_out_octets_l = 0xfc10a4d0
&eth1_mac->mac_10g.stats.v2.if_out_octets_h = 0xfc10a4d4
&eth1_mac->mac_10g.stats.v2.if_in_octets_l = 0xfc10a4d8
&eth1_mac->mac_10g.stats.v2.if_in_octets_h = 0xfc10a4dc
&eth1_mac->mac_10g.stats.v2.if_in_ucast_pkts = 0xfc10a4e0
&eth1_mac->mac_10g.stats.v2.if_in_mcast_pkts = 0xfc10a4e8
&eth1_mac->mac_10g.stats.v2.if_in_bcast_pkts = 0xfc10a4f0
&eth1_mac->mac_10g.stats.v2.if_out_errors = 0xfc10a4f8
&eth1_mac->mac_10g.stats.v3.rx.octets = 0xfc10a500
&eth1_mac->mac_10g.stats.v2.if_out_ucast_pkts = 0xfc10a508
&eth1_mac->mac_10g.stats.v3.rx.if_octets_l = 0xfc10a508
&eth1_mac->mac_10g.stats.v3.rx.if_octets_h = 0xfc10a50c
&eth1_mac->mac_10g.stats.v2.if_out_mcast_pkts = 0xfc10a510
&eth1_mac->mac_10g.stats.v3.rx.alignment_errors = 0xfc10a510
&eth1_mac->mac_10g.stats.v2.if_out_bcast_pkts = 0xfc10a518
&eth1_mac->mac_10g.stats.v3.rx.pause_mac_ctrl_frames = 0xfc10a518
&eth1_mac->mac_10g.stats.v2.drop_events = 0xfc10a520
&eth1_mac->mac_10g.stats.v3.rx.frames_ok = 0xfc10a520
&eth1_mac->mac_10g.stats.v2.octets = 0xfc10a528
&eth1_mac->mac_10g.stats.v3.rx.crc_errs = 0xfc10a528
&eth1_mac->mac_10g.stats.v2.pkts = 0xfc10a530
&eth1_mac->mac_10g.stats.v3.rx.vlan_ok = 0xfc10a530
&eth1_mac->mac_10g.stats.v2.undersize_pkts = 0xfc10a538
&eth1_mac->mac_10g.stats.v3.rx.if_in_errors = 0xfc10a538
&eth1_mac->mac_10g.stats.v2.pkts_64_octets = 0xfc10a540
&eth1_mac->mac_10g.stats.v3.rx.if_in_ucast_pkts = 0xfc10a540
&eth1_mac->mac_10g.stats.v2.pkts_65_to_127_octets = 0xfc10a548
&eth1_mac->mac_10g.stats.v3.rx.if_in_mcast_pkts = 0xfc10a548
&eth1_mac->mac_10g.stats.v2.pkts_128_to_255_octets = 0xfc10a550
&eth1_mac->mac_10g.stats.v3.rx.if_in_bcast_pkts = 0xfc10a550
&eth1_mac->mac_10g.stats.v2.pkts_256_to_511_octets = 0xfc10a558
&eth1_mac->mac_10g.stats.v3.rx.drop_events = 0xfc10a558
&eth1_mac->mac_10g.stats.v2.pkts_512_to_1023_octets = 0xfc10a560
&eth1_mac->mac_10g.stats.v3.rx.pkts = 0xfc10a560
&eth1_mac->mac_10g.stats.v2.pkts_1024_to_1518_octets = 0xfc10a568
&eth1_mac->mac_10g.stats.v3.rx.undersize_pkts = 0xfc10a568
&eth1_mac->mac_10g.stats.v2.pkts_1519_to_x = 0xfc10a570
&eth1_mac->mac_10g.stats.v3.rx.pkts_64_octets = 0xfc10a570
&eth1_mac->mac_10g.stats.v2.oversize_pkts = 0xfc10a578
&eth1_mac->mac_10g.stats.v3.rx.pkts_65_to_127_octets = 0xfc10a578
&eth1_mac->mac_10g.stats.v2.jabbers = 0xfc10a580
&eth1_mac->mac_10g.stats.v3.rx.pkts_128_to_255_octets = 0xfc10a580
&eth1_mac->mac_10g.stats.v2.fragments = 0xfc10a588
&eth1_mac->mac_10g.stats.v3.rx.pkts_256_to_511_octets = 0xfc10a588
&eth1_mac->mac_10g.stats.v2.if_in_errors = 0xfc10a590
&eth1_mac->mac_10g.stats.v3.rx.pkts_512_to_1023_octets = 0xfc10a590
&eth1_mac->mac_10g.stats.v3.rx.pkts_1024_to_1518_octets = 0xfc10a598
&eth1_mac->mac_10g.stats.v3.rx.pkts1519toMax = 0xfc10a5a0
&eth1_mac->mac_10g.stats.v3.rx.oversize_pkts = 0xfc10a5a8
&eth1_mac->mac_10g.stats.v3.rx.jabbers = 0xfc10a5b0
&eth1_mac->mac_10g.stats.v3.rx.fragments = 0xfc10a5b8
&eth1_mac->mac_10g.stats.v3.rx.mac_ctrl_frames_rxed = 0xfc10a5c0
&eth1_mac->mac_10g.stats.v3.rx.aFrameTooLong = 0xfc10a5c8
&eth1_mac->mac_10g.stats.v3.rx.in_range_length_errs = 0xfc10a5d0
&eth1_mac->mac_10g.stats.v3.tx.octets = 0xfc10a600
&eth1_mac->mac_10g.stats.v3.tx.if_octets_l = 0xfc10a608
&eth1_mac->mac_10g.stats.v3.tx.if_octets_h = 0xfc10a60c
&eth1_mac->mac_10g.stats.v3.tx.alignment_errors = 0xfc10a610
&eth1_mac->mac_10g.stats.v3.tx.pause_mac_ctrl_frames = 0xfc10a618
&eth1_mac->mac_10g.stats.v3.tx.frames_ok = 0xfc10a620
&eth1_mac->mac_10g.stats.v3.tx.crc_errs = 0xfc10a628
&eth1_mac->mac_10g.stats.v3.tx.vlan_ok = 0xfc10a630
&eth1_mac->mac_10g.stats.v3.tx.if_out_errors = 0xfc10a638
&eth1_mac->mac_10g.stats.v3.tx.if_ucast_pkts = 0xfc10a640
&eth1_mac->mac_10g.stats.v3.tx.if_multicast_pkts = 0xfc10a648
&eth1_mac->mac_10g.stats.v3.tx.if_broadcast_pkts = 0xfc10a650
&eth1_mac->mac_10g.stats.v3.tx.drop_events = 0xfc10a658
&eth1_mac->mac_10g.stats.v3.tx.pkts = 0xfc10a660
&eth1_mac->mac_10g.stats.v3.tx.undersize_pkts = 0xfc10a668
&eth1_mac->mac_10g.stats.v3.tx.pkts_64_octets = 0xfc10a670
&eth1_mac->mac_10g.stats.v3.tx.pkts_65_to_127_octets = 0xfc10a678
&eth1_mac->mac_10g.stats.v3.tx.pkts_128_to_255_octets = 0xfc10a680
&eth1_mac->mac_10g.stats.v3.tx.pkts_256_to_511_octets = 0xfc10a688
&eth1_mac->mac_10g.stats.v3.tx.pkts_512_to_1023_octets = 0xfc10a690
&eth1_mac->mac_10g.stats.v3.tx.pkts_1024_to_1518_octets = 0xfc10a698
&eth1_mac->mac_10g.stats.v3.tx.pkts_1519_to_tx_mtu = 0xfc10a6a0
&eth1_mac->mac_10g.stats.v3.tx.mac_ctrl_frames = 0xfc10a6b8
&eth1_mac->mac_10g.control = 0xfc10a700
&eth1_mac->mac_10g.status_reg = 0xfc10a704
&eth1_mac->mac_10g.phy_id[0] = 0xfc10a708
&eth1_mac->mac_10g.phy_id[1] = 0xfc10a70c
&eth1_mac->mac_10g.dev_ability = 0xfc10a710
&eth1_mac->mac_10g.partner_ability = 0xfc10a714
&eth1_mac->mac_10g.an_expansion = 0xfc10a718
&eth1_mac->mac_10g.device_np = 0xfc10a71c
&eth1_mac->mac_10g.partner_np = 0xfc10a720
&eth1_mac->mac_10g.link_timer_lo = 0xfc10a748
&eth1_mac->mac_10g.link_timer_hi = 0xfc10a74c
&eth1_mac->mac_10g.if_mode = 0xfc10a750
&eth1_mac->gen.version = 0xfc10a900
&eth1_mac->gen.cfg = 0xfc10a90c
&eth1_mac->gen.mac_1g_cfg = 0xfc10a910
&eth1_mac->gen.mac_1g_stat = 0xfc10a914
&eth1_mac->gen.rgmii_cfg = 0xfc10a918
&eth1_mac->gen.rgmii_stat = 0xfc10a91c
&eth1_mac->gen.mac_10g_cfg = 0xfc10a920
&eth1_mac->gen.mac_10g_stat = 0xfc10a924
&eth1_mac->gen.xaui_cfg = 0xfc10a928
&eth1_mac->gen.xaui_stat = 0xfc10a92c
&eth1_mac->gen.rxaui_cfg = 0xfc10a930
&eth1_mac->gen.rxaui_stat = 0xfc10a934
&eth1_mac->gen.sd_cfg = 0xfc10a938
&eth1_mac->gen.mdio_ctrl_1 = 0xfc10a93c
&eth1_mac->gen.mdio_1 = 0xfc10a940
&eth1_mac->gen.mdio_ctrl_2 = 0xfc10a944
&eth1_mac->gen.mdio_2 = 0xfc10a948
&eth1_mac->gen.xgmii_dfifo_32_64 = 0xfc10a94c
&eth1_mac->gen.mac_res_1_out = 0xfc10a950
&eth1_mac->gen.xgmii_dfifo_64_32 = 0xfc10a954
&eth1_mac->gen.mac_res_1_in = 0xfc10a958
&eth1_mac->gen.sd_fifo_ctrl = 0xfc10a95c
&eth1_mac->gen.sd_fifo_stat = 0xfc10a960
&eth1_mac->gen.mux_sel = 0xfc10a964
&eth1_mac->gen.clk_cfg = 0xfc10a968
&eth1_mac->gen.los_sel = 0xfc10a970
&eth1_mac->gen.rgmii_sel = 0xfc10a974
&eth1_mac->gen.led_cfg = 0xfc10a978
&eth1_mac->kr.pcs_addr = 0xfc10aa00
&eth1_mac->kr.pcs_data = 0xfc10aa04
&eth1_mac->kr.an_addr = 0xfc10aa08
&eth1_mac->kr.an_data = 0xfc10aa0c
&eth1_mac->kr.pma_addr = 0xfc10aa10
&eth1_mac->kr.pma_data = 0xfc10aa14
&eth1_mac->kr.mtip_addr = 0xfc10aa18
&eth1_mac->kr.mtip_data = 0xfc10aa1c
&eth1_mac->kr.pcs_cfg = 0xfc10aa20
&eth1_mac->kr.pcs_stat = 0xfc10aa24
&eth1_mac->sgmii.reg_addr = 0xfc10ab00
&eth1_mac->sgmii.reg_data = 0xfc10ab04
&eth1_mac->sgmii.clk_div = 0xfc10ab08
&eth1_mac->sgmii.link_stat = 0xfc10ab0c
&eth1_mac->stat.match_fault = 0xfc10ac00
&eth1_mac->stat.eee_in = 0xfc10ac04
&eth1_mac->stat.eee_out = 0xfc10ac08
&eth1_mac->stat.v3_pcs_40g_ll_cerr_0 = 0xfc10ac0c
&eth1_mac->stat.v3_pcs_40g_ll_cerr_1 = 0xfc10ac10
&eth1_mac->stat.v3_pcs_40g_ll_cerr_2 = 0xfc10ac14
&eth1_mac->stat.v3_pcs_40g_ll_cerr_3 = 0xfc10ac18
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_0 = 0xfc10ac1c
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_1 = 0xfc10ac20
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_2 = 0xfc10ac24
&eth1_mac->stat.v3_pcs_40g_ll_ncerr_3 = 0xfc10ac28
&eth1_mac->stat.v3_pcs_10g_ll_cerr = 0xfc10ac2c
&eth1_mac->stat.v3_pcs_10g_ll_ncerr = 0xfc10ac30
&eth1_mac->stat_lane[0].char_err = 0xfc10ad00
&eth1_mac->stat_lane[0].disp_err = 0xfc10ad04
&eth1_mac->stat_lane[0].pat = 0xfc10ad08
&eth1_mac->stat_lane[1].char_err = 0xfc10ad40
&eth1_mac->stat_lane[1].disp_err = 0xfc10ad44
&eth1_mac->stat_lane[1].pat = 0xfc10ad48
&eth1_mac->stat_lane[2].char_err = 0xfc10ad80
&eth1_mac->stat_lane[2].disp_err = 0xfc10ad84
&eth1_mac->stat_lane[2].pat = 0xfc10ad88
&eth1_mac->stat_lane[3].char_err = 0xfc10adc0
&eth1_mac->stat_lane[3].disp_err = 0xfc10adc4
&eth1_mac->stat_lane[3].pat = 0xfc10adc8
&eth1_mac->gen_v3.afifo_ctrl = 0xfc10ae00
&eth1_mac->gen_v3.tx_afifo_cfg_1 = 0xfc10ae04
&eth1_mac->gen_v3.tx_afifo_cfg_2 = 0xfc10ae08
&eth1_mac->gen_v3.tx_afifo_cfg_3 = 0xfc10ae0c
&eth1_mac->gen_v3.tx_afifo_cfg_4 = 0xfc10ae10
&eth1_mac->gen_v3.tx_afifo_cfg_5 = 0xfc10ae14
&eth1_mac->gen_v3.rx_afifo_cfg_1 = 0xfc10ae18
&eth1_mac->gen_v3.rx_afifo_cfg_2 = 0xfc10ae1c
&eth1_mac->gen_v3.rx_afifo_cfg_3 = 0xfc10ae20
&eth1_mac->gen_v3.rx_afifo_cfg_4 = 0xfc10ae24
&eth1_mac->gen_v3.rx_afifo_cfg_5 = 0xfc10ae28
&eth1_mac->gen_v3.mac_sel = 0xfc10ae2c
&eth1_mac->gen_v3.mac_10g_ll_cfg = 0xfc10ae30
&eth1_mac->gen_v3.mac_10g_ll_ctrl = 0xfc10ae34
&eth1_mac->gen_v3.pcs_10g_ll_cfg = 0xfc10ae38
&eth1_mac->gen_v3.pcs_10g_ll_status = 0xfc10ae3c
&eth1_mac->gen_v3.pcs_40g_ll_cfg = 0xfc10ae40
&eth1_mac->gen_v3.pcs_40g_ll_status = 0xfc10ae44
&eth1_mac->gen_v3.pcs_40g_ll_addr = 0xfc10ae48
&eth1_mac->gen_v3.pcs_40g_ll_data = 0xfc10ae4c
&eth1_mac->gen_v3.mac_40g_ll_cfg = 0xfc10ae50
&eth1_mac->gen_v3.mac_40g_ll_status = 0xfc10ae54
&eth1_mac->gen_v3.preamble_cfg_high = 0xfc10ae58
&eth1_mac->gen_v3.preamble_cfg_low = 0xfc10ae5c
&eth1_mac->gen_v3.mac_40g_ll_addr = 0xfc10ae60
&eth1_mac->gen_v3.mac_40g_ll_data = 0xfc10ae64
&eth1_mac->gen_v3.mac_40g_ll_ctrl = 0xfc10ae68
&eth1_mac->gen_v3.pcs_40g_fec_91_ll_addr = 0xfc10ae6c
&eth1_mac->gen_v3.pcs_40g_fec_91_ll_data = 0xfc10ae70
&eth1_mac->gen_v3.pcs_40g_ll_eee_cfg = 0xfc10ae74
&eth1_mac->gen_v3.pcs_40g_ll_eee_status = 0xfc10ae78
&eth1_mac->gen_v3.serdes_32_tx_shift = 0xfc10ae7c
&eth1_mac->gen_v3.serdes_32_rx_shift = 0xfc10ae80
&eth1_mac->gen_v3.serdes_32_tx_sel = 0xfc10ae84
&eth1_mac->gen_v3.serdes_32_rx_sel = 0xfc10ae88
&eth1_mac->gen_v3.an_lt_ctrl = 0xfc10ae8c
&eth1_mac->gen_v3.an_lt_0_addr = 0xfc10ae90
&eth1_mac->gen_v3.an_lt_0_data = 0xfc10ae94
&eth1_mac->gen_v3.an_lt_1_addr = 0xfc10ae98
&eth1_mac->gen_v3.an_lt_1_data = 0xfc10ae9c
&eth1_mac->gen_v3.an_lt_2_addr = 0xfc10aea0
&eth1_mac->gen_v3.an_lt_2_data = 0xfc10aea4
&eth1_mac->gen_v3.an_lt_3_addr = 0xfc10aea8
&eth1_mac->gen_v3.an_lt_3_data = 0xfc10aeac
&eth1_mac->gen_v3.ext_serdes_ctrl = 0xfc10aeb0
&eth1_mac->gen_v3.spare = 0xfc10aeb4
&eth1_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc120100
&eth1_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc120104
&eth1_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc120108
&eth1_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc12010c
&eth1_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc120110
&eth1_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc120114
&eth1_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc120118
&eth1_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc12011c
&eth1_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc120120
&eth1_udma0->m2s.axi_m2s.ostand_cfg = 0xfc120124
&eth1_udma0->m2s.m2s.state = 0xfc120200
&eth1_udma0->m2s.m2s.change_state = 0xfc120204
&eth1_udma0->m2s.m2s.err_log_mask = 0xfc12020c
&eth1_udma0->m2s.m2s.log_0 = 0xfc120214
&eth1_udma0->m2s.m2s.log_1 = 0xfc120218
&eth1_udma0->m2s.m2s.log_2 = 0xfc12021c
&eth1_udma0->m2s.m2s.log_3 = 0xfc120220
&eth1_udma0->m2s.m2s.clear_err_log = 0xfc120224
&eth1_udma0->m2s.m2s.data_fifo_status = 0xfc120228
&eth1_udma0->m2s.m2s.header_fifo_status = 0xfc12022c
&eth1_udma0->m2s.m2s.unack_fifo_status = 0xfc120230
&eth1_udma0->m2s.m2s.indirect_ctrl = 0xfc120234
&eth1_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc120238
&eth1_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc12023c
&eth1_udma0->m2s.m2s.sel_rate_limit_status = 0xfc120240
&eth1_udma0->m2s.m2s.sel_dwrr_status = 0xfc120244
&eth1_udma0->m2s.m2s.clear_ctrl = 0xfc120248
&eth1_udma0->m2s.m2s.check_en = 0xfc12024c
&eth1_udma0->m2s.m2s.fifo_en = 0xfc120250
&eth1_udma0->m2s.m2s.cfg_len = 0xfc120254
&eth1_udma0->m2s.m2s.stream_cfg = 0xfc120258
&eth1_udma0->m2s.m2s.pref_queue_en = 0xfc12025c
&eth1_udma0->m2s.m2s.stream_cfg2 = 0xfc120260
&eth1_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc120300
&eth1_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc120304
&eth1_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc120308
&eth1_udma0->m2s.m2s_rd.data_cfg = 0xfc120310
&eth1_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc120340
&eth1_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc120344
&eth1_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc120380
&eth1_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc120384
&eth1_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc120388
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc1203c0
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc1203c4
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc1203c8
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc1203cc
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc1203d0
&eth1_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc1203d4
&eth1_udma0->m2s.m2s_comp.cfg_1c = 0xfc120400
&eth1_udma0->m2s.m2s_comp.cfg_coal = 0xfc120404
&eth1_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc120408
&eth1_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc12040c
&eth1_udma0->m2s.m2s_stat.cfg_st = 0xfc120500
&eth1_udma0->m2s.m2s_stat.tx_pkt = 0xfc120504
&eth1_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc120508
&eth1_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc12050c
&eth1_udma0->m2s.m2s_stat.prefed_desc = 0xfc120510
&eth1_udma0->m2s.m2s_stat.comp_pkt = 0xfc120514
&eth1_udma0->m2s.m2s_stat.comp_desc = 0xfc120518
&eth1_udma0->m2s.m2s_stat.ack_pkts = 0xfc12051c
&eth1_udma0->m2s.m2s_feature.reg_1 = 0xfc120600
&eth1_udma0->m2s.m2s_feature.dma_version = 0xfc120604
&eth1_udma0->m2s.m2s_feature.reg_3 = 0xfc120608
&eth1_udma0->m2s.m2s_feature.reg_4 = 0xfc12060c
&eth1_udma0->m2s.m2s_feature.reg_5 = 0xfc120610
&eth1_udma0->m2s.m2s_feature.reg_6 = 0xfc120614
&eth1_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc121000
&eth1_udma0->m2s.m2s_q[0].cfg = 0xfc121020
&eth1_udma0->m2s.m2s_q[0].status = 0xfc121024
&eth1_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc121028
&eth1_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc12102c
&eth1_udma0->m2s.m2s_q[0].tdrl = 0xfc121030
&eth1_udma0->m2s.m2s_q[0].tdrhp = 0xfc121034
&eth1_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc121038
&eth1_udma0->m2s.m2s_q[0].tdrtp = 0xfc12103c
&eth1_udma0->m2s.m2s_q[0].tdcp = 0xfc121040
&eth1_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc121044
&eth1_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc121048
&eth1_udma0->m2s.m2s_q[0].tcrhp = 0xfc12104c
&eth1_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc121050
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc121060
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc121064
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc121068
&eth1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc12106c
&eth1_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc121070
&eth1_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc121074
&eth1_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc121080
&eth1_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc121084
&eth1_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc121088
&eth1_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc12108c
&eth1_udma0->m2s.m2s_q[0].comp_cfg = 0xfc1210a0
&eth1_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc1210b0
&eth1_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc1210c0
&eth1_udma0->m2s.m2s_q[0].read_data_snp = 0xfc1210d0
&eth1_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc122000
&eth1_udma0->m2s.m2s_q[1].cfg = 0xfc122020
&eth1_udma0->m2s.m2s_q[1].status = 0xfc122024
&eth1_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc122028
&eth1_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc12202c
&eth1_udma0->m2s.m2s_q[1].tdrl = 0xfc122030
&eth1_udma0->m2s.m2s_q[1].tdrhp = 0xfc122034
&eth1_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc122038
&eth1_udma0->m2s.m2s_q[1].tdrtp = 0xfc12203c
&eth1_udma0->m2s.m2s_q[1].tdcp = 0xfc122040
&eth1_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc122044
&eth1_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc122048
&eth1_udma0->m2s.m2s_q[1].tcrhp = 0xfc12204c
&eth1_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc122050
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc122060
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc122064
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc122068
&eth1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc12206c
&eth1_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc122070
&eth1_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc122074
&eth1_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc122080
&eth1_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc122084
&eth1_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc122088
&eth1_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc12208c
&eth1_udma0->m2s.m2s_q[1].comp_cfg = 0xfc1220a0
&eth1_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc1220b0
&eth1_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc1220c0
&eth1_udma0->m2s.m2s_q[1].read_data_snp = 0xfc1220d0
&eth1_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc123000
&eth1_udma0->m2s.m2s_q[2].cfg = 0xfc123020
&eth1_udma0->m2s.m2s_q[2].status = 0xfc123024
&eth1_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc123028
&eth1_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc12302c
&eth1_udma0->m2s.m2s_q[2].tdrl = 0xfc123030
&eth1_udma0->m2s.m2s_q[2].tdrhp = 0xfc123034
&eth1_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc123038
&eth1_udma0->m2s.m2s_q[2].tdrtp = 0xfc12303c
&eth1_udma0->m2s.m2s_q[2].tdcp = 0xfc123040
&eth1_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc123044
&eth1_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc123048
&eth1_udma0->m2s.m2s_q[2].tcrhp = 0xfc12304c
&eth1_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc123050
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc123060
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc123064
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc123068
&eth1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc12306c
&eth1_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc123070
&eth1_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc123074
&eth1_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc123080
&eth1_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc123084
&eth1_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc123088
&eth1_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc12308c
&eth1_udma0->m2s.m2s_q[2].comp_cfg = 0xfc1230a0
&eth1_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc1230b0
&eth1_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc1230c0
&eth1_udma0->m2s.m2s_q[2].read_data_snp = 0xfc1230d0
&eth1_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc124000
&eth1_udma0->m2s.m2s_q[3].cfg = 0xfc124020
&eth1_udma0->m2s.m2s_q[3].status = 0xfc124024
&eth1_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc124028
&eth1_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc12402c
&eth1_udma0->m2s.m2s_q[3].tdrl = 0xfc124030
&eth1_udma0->m2s.m2s_q[3].tdrhp = 0xfc124034
&eth1_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc124038
&eth1_udma0->m2s.m2s_q[3].tdrtp = 0xfc12403c
&eth1_udma0->m2s.m2s_q[3].tdcp = 0xfc124040
&eth1_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc124044
&eth1_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc124048
&eth1_udma0->m2s.m2s_q[3].tcrhp = 0xfc12404c
&eth1_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc124050
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc124060
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc124064
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc124068
&eth1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc12406c
&eth1_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc124070
&eth1_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc124074
&eth1_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc124080
&eth1_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc124084
&eth1_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc124088
&eth1_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc12408c
&eth1_udma0->m2s.m2s_q[3].comp_cfg = 0xfc1240a0
&eth1_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc1240b0
&eth1_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc1240c0
&eth1_udma0->m2s.m2s_q[3].read_data_snp = 0xfc1240d0
&eth1_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc130100
&eth1_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc130104
&eth1_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc130108
&eth1_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc13010c
&eth1_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc130110
&eth1_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc130114
&eth1_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc130118
&eth1_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc13011c
&eth1_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc130120
&eth1_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc130124
&eth1_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc130128
&eth1_udma0->s2m.s2m.state = 0xfc130200
&eth1_udma0->s2m.s2m.change_state = 0xfc130204
&eth1_udma0->s2m.s2m.err_log_mask = 0xfc13020c
&eth1_udma0->s2m.s2m.log_0 = 0xfc130214
&eth1_udma0->s2m.s2m.log_1 = 0xfc130218
&eth1_udma0->s2m.s2m.log_2 = 0xfc13021c
&eth1_udma0->s2m.s2m.log_3 = 0xfc130220
&eth1_udma0->s2m.s2m.clear_err_log = 0xfc130224
&eth1_udma0->s2m.s2m.s_data_fifo_status = 0xfc130228
&eth1_udma0->s2m.s2m.s_header_fifo_status = 0xfc13022c
&eth1_udma0->s2m.s2m.axi_data_fifo_status = 0xfc130230
&eth1_udma0->s2m.s2m.unack_fifo_status = 0xfc130234
&eth1_udma0->s2m.s2m.indirect_ctrl = 0xfc130238
&eth1_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc13023c
&eth1_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc130240
&eth1_udma0->s2m.s2m.clear_ctrl = 0xfc130244
&eth1_udma0->s2m.s2m.check_en = 0xfc130248
&eth1_udma0->s2m.s2m.fifo_en = 0xfc13024c
&eth1_udma0->s2m.s2m.stream_cfg = 0xfc130250
&eth1_udma0->s2m.s2m.pref_queue_en = 0xfc130254
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc130300
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc130304
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc130308
&eth1_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc13030c
&eth1_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc130340
&eth1_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc130344
&eth1_udma0->s2m.s2m_comp.cfg_1c = 0xfc130380
&eth1_udma0->s2m.s2m_comp.cfg_2c = 0xfc130384
&eth1_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc13038c
&eth1_udma0->s2m.s2m_stat.drop_pkt = 0xfc130504
&eth1_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc130508
&eth1_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc13050c
&eth1_udma0->s2m.s2m_stat.prefed_desc = 0xfc130510
&eth1_udma0->s2m.s2m_stat.comp_pkt = 0xfc130514
&eth1_udma0->s2m.s2m_stat.comp_desc = 0xfc130518
&eth1_udma0->s2m.s2m_stat.ack_pkts = 0xfc13051c
&eth1_udma0->s2m.s2m_feature.reg_1 = 0xfc130600
&eth1_udma0->s2m.s2m_feature.reg_2 = 0xfc130604
&eth1_udma0->s2m.s2m_feature.reg_3 = 0xfc130608
&eth1_udma0->s2m.s2m_feature.reg_4 = 0xfc13060c
&eth1_udma0->s2m.s2m_feature.reg_5 = 0xfc130610
&eth1_udma0->s2m.s2m_feature.reg_6 = 0xfc130614
&eth1_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc131000
&eth1_udma0->s2m.s2m_q[0].cfg = 0xfc131020
&eth1_udma0->s2m.s2m_q[0].status = 0xfc131024
&eth1_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc131028
&eth1_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc13102c
&eth1_udma0->s2m.s2m_q[0].rdrl = 0xfc131030
&eth1_udma0->s2m.s2m_q[0].rdrhp = 0xfc131034
&eth1_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc131038
&eth1_udma0->s2m.s2m_q[0].rdrtp = 0xfc13103c
&eth1_udma0->s2m.s2m_q[0].rdcp = 0xfc131040
&eth1_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc131044
&eth1_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc131048
&eth1_udma0->s2m.s2m_q[0].rcrhp = 0xfc13104c
&eth1_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc131050
&eth1_udma0->s2m.s2m_q[0].comp_cfg = 0xfc131054
&eth1_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc131058
&eth1_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc13105c
&eth1_udma0->s2m.s2m_q[0].qos_cfg = 0xfc131060
&eth1_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc131064
&eth1_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc131068
&eth1_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc132000
&eth1_udma0->s2m.s2m_q[1].cfg = 0xfc132020
&eth1_udma0->s2m.s2m_q[1].status = 0xfc132024
&eth1_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc132028
&eth1_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc13202c
&eth1_udma0->s2m.s2m_q[1].rdrl = 0xfc132030
&eth1_udma0->s2m.s2m_q[1].rdrhp = 0xfc132034
&eth1_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc132038
&eth1_udma0->s2m.s2m_q[1].rdrtp = 0xfc13203c
&eth1_udma0->s2m.s2m_q[1].rdcp = 0xfc132040
&eth1_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc132044
&eth1_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc132048
&eth1_udma0->s2m.s2m_q[1].rcrhp = 0xfc13204c
&eth1_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc132050
&eth1_udma0->s2m.s2m_q[1].comp_cfg = 0xfc132054
&eth1_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc132058
&eth1_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc13205c
&eth1_udma0->s2m.s2m_q[1].qos_cfg = 0xfc132060
&eth1_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc132064
&eth1_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc132068
&eth1_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc133000
&eth1_udma0->s2m.s2m_q[2].cfg = 0xfc133020
&eth1_udma0->s2m.s2m_q[2].status = 0xfc133024
&eth1_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc133028
&eth1_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc13302c
&eth1_udma0->s2m.s2m_q[2].rdrl = 0xfc133030
&eth1_udma0->s2m.s2m_q[2].rdrhp = 0xfc133034
&eth1_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc133038
&eth1_udma0->s2m.s2m_q[2].rdrtp = 0xfc13303c
&eth1_udma0->s2m.s2m_q[2].rdcp = 0xfc133040
&eth1_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc133044
&eth1_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc133048
&eth1_udma0->s2m.s2m_q[2].rcrhp = 0xfc13304c
&eth1_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc133050
&eth1_udma0->s2m.s2m_q[2].comp_cfg = 0xfc133054
&eth1_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc133058
&eth1_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc13305c
&eth1_udma0->s2m.s2m_q[2].qos_cfg = 0xfc133060
&eth1_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc133064
&eth1_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc133068
&eth1_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc134000
&eth1_udma0->s2m.s2m_q[3].cfg = 0xfc134020
&eth1_udma0->s2m.s2m_q[3].status = 0xfc134024
&eth1_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc134028
&eth1_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc13402c
&eth1_udma0->s2m.s2m_q[3].rdrl = 0xfc134030
&eth1_udma0->s2m.s2m_q[3].rdrhp = 0xfc134034
&eth1_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc134038
&eth1_udma0->s2m.s2m_q[3].rdrtp = 0xfc13403c
&eth1_udma0->s2m.s2m_q[3].rdcp = 0xfc134040
&eth1_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc134044
&eth1_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc134048
&eth1_udma0->s2m.s2m_q[3].rcrhp = 0xfc13404c
&eth1_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc134050
&eth1_udma0->s2m.s2m_q[3].comp_cfg = 0xfc134054
&eth1_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc134058
&eth1_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc13405c
&eth1_udma0->s2m.s2m_q[3].qos_cfg = 0xfc134060
&eth1_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc134064
&eth1_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc134068
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc13e000
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc13e008
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc13e010
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc13e018
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc13e020
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc13e028
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc13e030
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc13e038
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc13e040
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc13e048
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc13e050
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc13e058
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc13e060
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc13e068
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc13e070
&eth1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc13e078
&eth1_udma0->gen.dma_misc.int_cfg = 0xfc13e080
&eth1_udma0->gen.dma_misc.revision = 0xfc13e084
&eth1_udma0->gen.dma_misc.general_cfg_1 = 0xfc13e088
&eth1_udma0->gen.dma_misc.general_cfg_2 = 0xfc13e08c
&eth1_udma0->gen.dma_misc.general_cfg_3 = 0xfc13e090
&eth1_udma0->gen.dma_misc.general_cfg_4 = 0xfc13e094
&eth1_udma0->gen.dma_misc.general_cfg_5 = 0xfc13e098
&eth1_udma0->gen.dma_misc.abort_ctl = 0xfc13e09c
&eth1_udma0->gen.dma_misc.bw_bug_fixes = 0xfc13e0a0
&eth1_udma0->gen.mailbox[0].interrupt = 0xfc13e180
&eth1_udma0->gen.mailbox[0].msg_out = 0xfc13e184
&eth1_udma0->gen.mailbox[0].msg_in = 0xfc13e188
&eth1_udma0->gen.mailbox[1].interrupt = 0xfc13e1c0
&eth1_udma0->gen.mailbox[1].msg_out = 0xfc13e1c4
&eth1_udma0->gen.mailbox[1].msg_in = 0xfc13e1c8
&eth1_udma0->gen.mailbox[2].interrupt = 0xfc13e200
&eth1_udma0->gen.mailbox[2].msg_out = 0xfc13e204
&eth1_udma0->gen.mailbox[2].msg_in = 0xfc13e208
&eth1_udma0->gen.mailbox[3].interrupt = 0xfc13e240
&eth1_udma0->gen.mailbox[3].msg_out = 0xfc13e244
&eth1_udma0->gen.mailbox[3].msg_in = 0xfc13e248
&eth1_udma0->gen.axi.cfg_1 = 0xfc13e280
&eth1_udma0->gen.axi.cfg_2 = 0xfc13e284
&eth1_udma0->gen.axi.endian_cfg = 0xfc13e288
&eth1_udma0->gen.sram_ctrl[0].timing = 0xfc13e380
&eth1_udma0->gen.sram_ctrl[1].timing = 0xfc13e384
&eth1_udma0->gen.sram_ctrl[2].timing = 0xfc13e388
&eth1_udma0->gen.sram_ctrl[3].timing = 0xfc13e38c
&eth1_udma0->gen.sram_ctrl[4].timing = 0xfc13e390
&eth1_udma0->gen.sram_ctrl[5].timing = 0xfc13e394
&eth1_udma0->gen.sram_ctrl[6].timing = 0xfc13e398
&eth1_udma0->gen.sram_ctrl[7].timing = 0xfc13e39c
&eth1_udma0->gen.sram_ctrl[8].timing = 0xfc13e3a0
&eth1_udma0->gen.sram_ctrl[9].timing = 0xfc13e3a4
&eth1_udma0->gen.sram_ctrl[10].timing = 0xfc13e3a8
&eth1_udma0->gen.sram_ctrl[11].timing = 0xfc13e3ac
&eth1_udma0->gen.sram_ctrl[12].timing = 0xfc13e3b0
&eth1_udma0->gen.sram_ctrl[13].timing = 0xfc13e3b4
&eth1_udma0->gen.sram_ctrl[14].timing = 0xfc13e3b8
&eth1_udma0->gen.sram_ctrl[15].timing = 0xfc13e3bc
&eth1_udma0->gen.sram_ctrl[16].timing = 0xfc13e3c0
&eth1_udma0->gen.sram_ctrl[17].timing = 0xfc13e3c4
&eth1_udma0->gen.sram_ctrl[18].timing = 0xfc13e3c8
&eth1_udma0->gen.sram_ctrl[19].timing = 0xfc13e3cc
&eth1_udma0->gen.sram_ctrl[20].timing = 0xfc13e3d0
&eth1_udma0->gen.sram_ctrl[21].timing = 0xfc13e3d4
&eth1_udma0->gen.sram_ctrl[22].timing = 0xfc13e3d8
&eth1_udma0->gen.sram_ctrl[23].timing = 0xfc13e3dc
&eth1_udma0->gen.sram_ctrl[24].timing = 0xfc13e3e0
&eth1_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc13e3ec
&eth1_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc13e3f0
&eth1_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc13e3f4
&eth1_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc13e3f8
&eth1_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc13e3fc
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc13e400
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc13e404
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc13e408
&eth1_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc13e40c
&eth1_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc13ec00
&eth1_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc13ec04
&eth1_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc13ec08
&eth1_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc13ec0c
&eth1_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc13ec40
&eth1_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc13ec44
&eth1_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc13ec48
&eth1_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc13ec4c
&eth1_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc13ec80
&eth1_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc13ec84
&eth1_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc13ec88
&eth1_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc13ec8c
&eth1_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc13ecc0
&eth1_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc13ecc4
&eth1_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc13ecc8
&eth1_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc13eccc
&eth1_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc13ed00
&eth1_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc13ed04
&eth1_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc13ed08
&eth1_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc13ed0c
&eth1_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc13ed40
&eth1_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc13ed44
&eth1_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc13ed48
&eth1_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc13ed4c
&eth1_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc13ed80
&eth1_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc13ed84
&eth1_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc13ed88
&eth1_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc13ed8c
&eth1_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc13edc0
&eth1_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc13edc4
&eth1_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc13edc8
&eth1_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc13edcc
&eth1_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc13ee00
&eth1_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc13ee04
&eth1_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc13ee08
&eth1_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc13ee0c
&eth1_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc13ee40
&eth1_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc13ee44
&eth1_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc13ee48
&eth1_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc13ee4c
&eth1_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc13ee80
&eth1_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc13ee84
&eth1_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc13ee88
&eth1_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc13ee8c
&eth1_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc13eec0
&eth1_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc13eec4
&eth1_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc13eec8
&eth1_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc13eecc
&eth1_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc13ef00
&eth1_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc13ef04
&eth1_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc13ef08
&eth1_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc13ef0c
&eth1_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc13ef40
&eth1_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc13ef44
&eth1_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc13ef48
&eth1_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc13ef4c
&eth1_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc13ef80
&eth1_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc13ef84
&eth1_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc13ef88
&eth1_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc13ef8c
&eth1_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc13efc0
&eth1_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc13efc4
&eth1_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc13efc8
&eth1_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc13efcc
&eth2_adapter->pci_e_gen.device_id_vendor_id = 0xfc200000
&eth2_adapter->pci_e_gen.pci_command_and_status = 0xfc200004
&eth2_adapter->pci_e_gen.revision_and_class = 0xfc200008
&eth2_adapter->pci_e_gen.pci_register_c = 0xfc20000c
&eth2_adapter->pci_e_gen.pf_bar_0 = 0xfc200010
&eth2_adapter->pci_e_gen.pf_bar_0_high = 0xfc200014
&eth2_adapter->pci_e_gen.pf_bar_2 = 0xfc200018
&eth2_adapter->pci_e_gen.pf_bar_2_high = 0xfc20001c
&eth2_adapter->pci_e_gen.pf_bar_4 = 0xfc200020
&eth2_adapter->pci_e_gen.pf_bar_4_high = 0xfc200024
&eth2_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc200028
&eth2_adapter->pci_e_gen.subsystem_id = 0xfc20002c
&eth2_adapter->pci_e_gen.cap_pointer = 0xfc200034
&eth2_adapter->pci_e_gen.interrupt_line_pin = 0xfc20003c
&eth2_adapter->pci_e_cap.pci_e_cap = 0xfc200040
&eth2_adapter->pci_e_cap.pci_e_device_cap = 0xfc200044
&eth2_adapter->pci_e_cap.pci_e_control_and_status = 0xfc200048
&eth2_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc200090
&eth2_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc200094
&eth2_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc200098
&eth2_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc200110
&eth2_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc200114
&eth2_adapter->sub_master_cfg_ctrl[0].remap = 0xfc200118
&eth2_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc20011c
&eth2_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc200120
&eth2_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc200130
&eth2_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc200134
&eth2_adapter->sub_master_cfg_ctrl[1].remap = 0xfc200138
&eth2_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc20013c
&eth2_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc200140
&eth2_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc200150
&eth2_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc200154
&eth2_adapter->sub_master_cfg_ctrl[2].remap = 0xfc200158
&eth2_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc20015c
&eth2_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc200160
&eth2_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc200170
&eth2_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc200174
&eth2_adapter->sub_master_cfg_ctrl[3].remap = 0xfc200178
&eth2_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc20017c
&eth2_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc200180
&eth2_adapter->gen_ctrl_reg_0.data = 0xfc2001e0
&eth2_adapter->gen_ctrl_reg_1.data = 0xfc2001e4
&eth2_adapter->gen_ctrl_reg_2.data = 0xfc2001e8
&eth2_adapter->gen_ctrl_reg_3.data = 0xfc2001ec
&eth2_adapter->generic_status_registers.generic_status = 0xfc2001f0
&eth2_adapter->metal_fix_registers.metal_fix = 0xfc200200
&eth2_adapter->gen_ctrl_reg_4.data = 0xfc200204
&eth2_adapter->gen_ctrl_reg_5.data = 0xfc200208
&eth2_adapter->gen_ctrl_reg_6.data = 0xfc20020c
&eth2_adapter->gen_ctrl_reg_7.data = 0xfc200210
&eth2_adapter->gen_ctrl_reg_8.data = 0xfc200214
&eth2_adapter->gen_ctrl_reg_9.data = 0xfc200218
&eth2_adapter->gen_ctrl_reg_10.data = 0xfc20021c
&eth2_adapter->gen_ctrl_reg_11.data = 0xfc200220
&eth2_adapter->gen_ctrl_reg_12.data = 0xfc200224
&eth2_adapter->gen_ctrl_reg_13.data = 0xfc200228
&eth2_adapter->gen_ctrl_reg_14.data = 0xfc20022c
&eth2_adapter->gen_ctrl_reg_15.data = 0xfc200230
&eth2_adapter->gen_ctrl_reg_16.data = 0xfc200234
&eth2_adapter->gen_ctrl_reg_17.data = 0xfc200238
&eth2_adapter->gen_ctrl_reg_18.data = 0xfc20023c
&eth2_adapter->gen_ctrl_reg_19.data = 0xfc200240
&eth2_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc200300
&eth2_adapter->sriov_cap.sriov_caps = 0xfc200304
&eth2_adapter->sriov_cap.sriov_status_and_control = 0xfc200308
&eth2_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc20030c
&eth2_adapter->sriov_cap.sriov_register_10 = 0xfc200310
&eth2_adapter->sriov_cap.sriov_register_14 = 0xfc200314
&eth2_adapter->sriov_cap.sriov_vf_device_id = 0xfc200318
&eth2_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc20031c
&eth2_adapter->sriov_cap.sriov_system_page_size = 0xfc200320
&eth2_adapter->sriov_cap.vf_bar_0 = 0xfc200324
&eth2_adapter->sriov_cap.vf_bar_0_high = 0xfc200328
&eth2_adapter->sriov_cap.vf_bar_2 = 0xfc20032c
&eth2_adapter->sriov_cap.vf_bar_2_high = 0xfc200330
&eth2_adapter->sriov_cap.vf_bar_4 = 0xfc200334
&eth2_adapter->sriov_cap.vf_bar_4_high = 0xfc200338
&eth2_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc201000
&eth2_adapter->vf_regs[0].command_and_status_vf = 0xfc201004
&eth2_adapter->vf_regs[0].revision_and_class_vf = 0xfc201008
&eth2_adapter->vf_regs[0].pci_register_c_vf = 0xfc20100c
&eth2_adapter->vf_regs[0].cap_pointer_vf = 0xfc201034
&eth2_adapter->vf_regs[0].pci_e_cap_vf = 0xfc201040
&eth2_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc201044
&eth2_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc201048
&eth2_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc201090
&eth2_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc201094
&eth2_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc201098
&eth2_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc202000
&eth2_adapter->vf_regs[1].command_and_status_vf = 0xfc202004
&eth2_adapter->vf_regs[1].revision_and_class_vf = 0xfc202008
&eth2_adapter->vf_regs[1].pci_register_c_vf = 0xfc20200c
&eth2_adapter->vf_regs[1].cap_pointer_vf = 0xfc202034
&eth2_adapter->vf_regs[1].pci_e_cap_vf = 0xfc202040
&eth2_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc202044
&eth2_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc202048
&eth2_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc202090
&eth2_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc202094
&eth2_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc202098
&eth2_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc203000
&eth2_adapter->vf_regs[2].command_and_status_vf = 0xfc203004
&eth2_adapter->vf_regs[2].revision_and_class_vf = 0xfc203008
&eth2_adapter->vf_regs[2].pci_register_c_vf = 0xfc20300c
&eth2_adapter->vf_regs[2].cap_pointer_vf = 0xfc203034
&eth2_adapter->vf_regs[2].pci_e_cap_vf = 0xfc203040
&eth2_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc203044
&eth2_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc203048
&eth2_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc203090
&eth2_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc203094
&eth2_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc203098
&eth2_ec->gen.version = 0xfc210080
&eth2_ec->gen.en = 0xfc210084
&eth2_ec->gen.fifo_en = 0xfc210088
&eth2_ec->gen.l2 = 0xfc21008c
&eth2_ec->gen.cfg_i = 0xfc210090
&eth2_ec->gen.cfg_i_ext = 0xfc210094
&eth2_ec->gen.en_ext = 0xfc210098
&eth2_ec->gen.mem_init = 0xfc21009c
&eth2_ec->gen.sw_reset = 0xfc2100a0
&eth2_ec->gen.scratch_pad_1 = 0xfc2100a4
&eth2_ec->gen.scratch_pad_2 = 0xfc2100a8
&eth2_ec->gen.scratch_pad_3 = 0xfc2100ac
&eth2_ec->gen.scratch_pad_4 = 0xfc2100b0
&eth2_ec->gen.scratch_pad_5 = 0xfc2100b4
&eth2_ec->mac.gen = 0xfc2100c0
&eth2_ec->mac.min_pkt = 0xfc2100c4
&eth2_ec->mac.max_pkt = 0xfc2100c8
&eth2_ec->rxf.cfg_1 = 0xfc210100
&eth2_ec->rxf.cfg_2 = 0xfc210104
&eth2_ec->rxf.rd_fifo = 0xfc210108
&eth2_ec->rxf.wr_fifo = 0xfc21010c
&eth2_ec->rxf.lb_fifo = 0xfc210110
&eth2_ec->rxf.cfg_lb = 0xfc210114
&eth2_ec->rxf.out_drop = 0xfc210118
&eth2_ec->rxf.data = 0xfc21011c
&eth2_ec->rxf.info = 0xfc210120
&eth2_ec->epe[0].parse_cfg = 0xfc210180
&eth2_ec->epe[0].act_table_addr = 0xfc210184
&eth2_ec->epe[0].act_table_data_1 = 0xfc210188
&eth2_ec->epe[0].act_table_data_2 = 0xfc21018c
&eth2_ec->epe[0].act_table_data_3 = 0xfc210190
&eth2_ec->epe[0].act_table_data_4 = 0xfc210194
&eth2_ec->epe[0].act_table_data_5 = 0xfc210198
&eth2_ec->epe[0].act_table_data_6 = 0xfc21019c
&eth2_ec->epe[0].res_def = 0xfc2101a0
&eth2_ec->epe[0].res_in = 0xfc2101a4
&eth2_ec->epe[1].parse_cfg = 0xfc2101c0
&eth2_ec->epe[1].act_table_addr = 0xfc2101c4
&eth2_ec->epe[1].act_table_data_1 = 0xfc2101c8
&eth2_ec->epe[1].act_table_data_2 = 0xfc2101cc
&eth2_ec->epe[1].act_table_data_3 = 0xfc2101d0
&eth2_ec->epe[1].act_table_data_4 = 0xfc2101d4
&eth2_ec->epe[1].act_table_data_5 = 0xfc2101d8
&eth2_ec->epe[1].act_table_data_6 = 0xfc2101dc
&eth2_ec->epe[1].res_def = 0xfc2101e0
&eth2_ec->epe[1].res_in = 0xfc2101e4
&eth2_ec->epe_res.p1 = 0xfc210200
&eth2_ec->epe_res.p2 = 0xfc210204
&eth2_ec->epe_res.p3 = 0xfc210208
&eth2_ec->epe_res.p4 = 0xfc21020c
&eth2_ec->epe_res.p5 = 0xfc210210
&eth2_ec->epe_res.p6 = 0xfc210214
&eth2_ec->epe_res.p7 = 0xfc210218
&eth2_ec->epe_res.p8 = 0xfc21021c
&eth2_ec->epe_res.p9 = 0xfc210220
&eth2_ec->epe_res.p10 = 0xfc210224
&eth2_ec->epe_res.p11 = 0xfc210228
&eth2_ec->epe_res.p12 = 0xfc21022c
&eth2_ec->epe_res.p13 = 0xfc210230
&eth2_ec->epe_res.p14 = 0xfc210234
&eth2_ec->epe_res.p15 = 0xfc210238
&eth2_ec->epe_res.p16 = 0xfc21023c
&eth2_ec->epe_res.p17 = 0xfc210240
&eth2_ec->epe_res.p18 = 0xfc210244
&eth2_ec->epe_res.p19 = 0xfc210248
&eth2_ec->epe_res.p20 = 0xfc21024c
&eth2_ec->epe_res.p21 = 0xfc210250
&eth2_ec->epe_res.p22 = 0xfc210254
&eth2_ec->epe_h[0].hdr_len = 0xfc210280
&eth2_ec->epe_h[1].hdr_len = 0xfc210284
&eth2_ec->epe_h[2].hdr_len = 0xfc210288
&eth2_ec->epe_h[3].hdr_len = 0xfc21028c
&eth2_ec->epe_h[4].hdr_len = 0xfc210290
&eth2_ec->epe_h[5].hdr_len = 0xfc210294
&eth2_ec->epe_h[6].hdr_len = 0xfc210298
&eth2_ec->epe_h[7].hdr_len = 0xfc21029c
&eth2_ec->epe_h[8].hdr_len = 0xfc2102a0
&eth2_ec->epe_h[9].hdr_len = 0xfc2102a4
&eth2_ec->epe_h[10].hdr_len = 0xfc2102a8
&eth2_ec->epe_h[11].hdr_len = 0xfc2102ac
&eth2_ec->epe_h[12].hdr_len = 0xfc2102b0
&eth2_ec->epe_h[13].hdr_len = 0xfc2102b4
&eth2_ec->epe_h[14].hdr_len = 0xfc2102b8
&eth2_ec->epe_h[15].hdr_len = 0xfc2102bc
&eth2_ec->epe_h[16].hdr_len = 0xfc2102c0
&eth2_ec->epe_h[17].hdr_len = 0xfc2102c4
&eth2_ec->epe_h[18].hdr_len = 0xfc2102c8
&eth2_ec->epe_h[19].hdr_len = 0xfc2102cc
&eth2_ec->epe_h[20].hdr_len = 0xfc2102d0
&eth2_ec->epe_h[21].hdr_len = 0xfc2102d4
&eth2_ec->epe_h[22].hdr_len = 0xfc2102d8
&eth2_ec->epe_h[23].hdr_len = 0xfc2102dc
&eth2_ec->epe_h[24].hdr_len = 0xfc2102e0
&eth2_ec->epe_h[25].hdr_len = 0xfc2102e4
&eth2_ec->epe_h[26].hdr_len = 0xfc2102e8
&eth2_ec->epe_h[27].hdr_len = 0xfc2102ec
&eth2_ec->epe_h[28].hdr_len = 0xfc2102f0
&eth2_ec->epe_h[29].hdr_len = 0xfc2102f4
&eth2_ec->epe_h[30].hdr_len = 0xfc2102f8
&eth2_ec->epe_h[31].hdr_len = 0xfc2102fc
&eth2_ec->epe_p[0].comp_data = 0xfc210300
&eth2_ec->epe_p[0].comp_mask = 0xfc210304
&eth2_ec->epe_p[0].comp_ctrl = 0xfc210308
&eth2_ec->epe_p[1].comp_data = 0xfc21031c
&eth2_ec->epe_p[1].comp_mask = 0xfc210320
&eth2_ec->epe_p[1].comp_ctrl = 0xfc210324
&eth2_ec->epe_p[2].comp_data = 0xfc210338
&eth2_ec->epe_p[2].comp_mask = 0xfc21033c
&eth2_ec->epe_p[2].comp_ctrl = 0xfc210340
&eth2_ec->epe_p[3].comp_data = 0xfc210354
&eth2_ec->epe_p[3].comp_mask = 0xfc210358
&eth2_ec->epe_p[3].comp_ctrl = 0xfc21035c
&eth2_ec->epe_p[4].comp_data = 0xfc210370
&eth2_ec->epe_p[4].comp_mask = 0xfc210374
&eth2_ec->epe_p[4].comp_ctrl = 0xfc210378
&eth2_ec->epe_p[5].comp_data = 0xfc21038c
&eth2_ec->epe_p[5].comp_mask = 0xfc210390
&eth2_ec->epe_p[5].comp_ctrl = 0xfc210394
&eth2_ec->epe_p[6].comp_data = 0xfc2103a8
&eth2_ec->epe_p[6].comp_mask = 0xfc2103ac
&eth2_ec->epe_p[6].comp_ctrl = 0xfc2103b0
&eth2_ec->epe_p[7].comp_data = 0xfc2103c4
&eth2_ec->epe_p[7].comp_mask = 0xfc2103c8
&eth2_ec->epe_p[7].comp_ctrl = 0xfc2103cc
&eth2_ec->epe_p[8].comp_data = 0xfc2103e0
&eth2_ec->epe_p[8].comp_mask = 0xfc2103e4
&eth2_ec->epe_p[8].comp_ctrl = 0xfc2103e8
&eth2_ec->epe_p[9].comp_data = 0xfc2103fc
&eth2_ec->epe_p[9].comp_mask = 0xfc210400
&eth2_ec->epe_p[9].comp_ctrl = 0xfc210404
&eth2_ec->epe_p[10].comp_data = 0xfc210418
&eth2_ec->epe_p[10].comp_mask = 0xfc21041c
&eth2_ec->epe_p[10].comp_ctrl = 0xfc210420
&eth2_ec->epe_p[11].comp_data = 0xfc210434
&eth2_ec->epe_p[11].comp_mask = 0xfc210438
&eth2_ec->epe_p[11].comp_ctrl = 0xfc21043c
&eth2_ec->epe_p[12].comp_data = 0xfc210450
&eth2_ec->epe_p[12].comp_mask = 0xfc210454
&eth2_ec->epe_p[12].comp_ctrl = 0xfc210458
&eth2_ec->epe_p[13].comp_data = 0xfc21046c
&eth2_ec->epe_p[13].comp_mask = 0xfc210470
&eth2_ec->epe_p[13].comp_ctrl = 0xfc210474
&eth2_ec->epe_p[14].comp_data = 0xfc210488
&eth2_ec->epe_p[14].comp_mask = 0xfc21048c
&eth2_ec->epe_p[14].comp_ctrl = 0xfc210490
&eth2_ec->epe_p[15].comp_data = 0xfc2104a4
&eth2_ec->epe_p[15].comp_mask = 0xfc2104a8
&eth2_ec->epe_p[15].comp_ctrl = 0xfc2104ac
&eth2_ec->epe_p[16].comp_data = 0xfc2104c0
&eth2_ec->epe_p[16].comp_mask = 0xfc2104c4
&eth2_ec->epe_p[16].comp_ctrl = 0xfc2104c8
&eth2_ec->epe_p[17].comp_data = 0xfc2104dc
&eth2_ec->epe_p[17].comp_mask = 0xfc2104e0
&eth2_ec->epe_p[17].comp_ctrl = 0xfc2104e4
&eth2_ec->epe_p[18].comp_data = 0xfc2104f8
&eth2_ec->epe_p[18].comp_mask = 0xfc2104fc
&eth2_ec->epe_p[18].comp_ctrl = 0xfc210500
&eth2_ec->epe_p[19].comp_data = 0xfc210514
&eth2_ec->epe_p[19].comp_mask = 0xfc210518
&eth2_ec->epe_p[19].comp_ctrl = 0xfc21051c
&eth2_ec->epe_p[20].comp_data = 0xfc210530
&eth2_ec->epe_p[20].comp_mask = 0xfc210534
&eth2_ec->epe_p[20].comp_ctrl = 0xfc210538
&eth2_ec->epe_p[21].comp_data = 0xfc21054c
&eth2_ec->epe_p[21].comp_mask = 0xfc210550
&eth2_ec->epe_p[21].comp_ctrl = 0xfc210554
&eth2_ec->epe_p[22].comp_data = 0xfc210568
&eth2_ec->epe_p[22].comp_mask = 0xfc21056c
&eth2_ec->epe_p[22].comp_ctrl = 0xfc210570
&eth2_ec->epe_p[23].comp_data = 0xfc210584
&eth2_ec->epe_p[23].comp_mask = 0xfc210588
&eth2_ec->epe_p[23].comp_ctrl = 0xfc21058c
&eth2_ec->epe_p[24].comp_data = 0xfc2105a0
&eth2_ec->epe_p[24].comp_mask = 0xfc2105a4
&eth2_ec->epe_p[24].comp_ctrl = 0xfc2105a8
&eth2_ec->epe_p[25].comp_data = 0xfc2105bc
&eth2_ec->epe_p[25].comp_mask = 0xfc2105c0
&eth2_ec->epe_p[25].comp_ctrl = 0xfc2105c4
&eth2_ec->epe_p[26].comp_data = 0xfc2105d8
&eth2_ec->epe_p[26].comp_mask = 0xfc2105dc
&eth2_ec->epe_p[26].comp_ctrl = 0xfc2105e0
&eth2_ec->epe_p[27].comp_data = 0xfc2105f4
&eth2_ec->epe_p[27].comp_mask = 0xfc2105f8
&eth2_ec->epe_p[27].comp_ctrl = 0xfc2105fc
&eth2_ec->epe_p[28].comp_data = 0xfc210610
&eth2_ec->epe_p[28].comp_mask = 0xfc210614
&eth2_ec->epe_p[28].comp_ctrl = 0xfc210618
&eth2_ec->epe_p[29].comp_data = 0xfc21062c
&eth2_ec->epe_p[29].comp_mask = 0xfc210630
&eth2_ec->epe_p[29].comp_ctrl = 0xfc210634
&eth2_ec->epe_p[30].comp_data = 0xfc210648
&eth2_ec->epe_p[30].comp_mask = 0xfc21064c
&eth2_ec->epe_p[30].comp_ctrl = 0xfc210650
&eth2_ec->epe_p[31].comp_data = 0xfc210664
&eth2_ec->epe_p[31].comp_mask = 0xfc210668
&eth2_ec->epe_p[31].comp_ctrl = 0xfc21066c
&eth2_ec->epe_a[0].prot_act = 0xfc210680
&eth2_ec->epe_a[1].prot_act = 0xfc210684
&eth2_ec->epe_a[2].prot_act = 0xfc210688
&eth2_ec->epe_a[3].prot_act = 0xfc21068c
&eth2_ec->epe_a[4].prot_act = 0xfc210690
&eth2_ec->epe_a[5].prot_act = 0xfc210694
&eth2_ec->epe_a[6].prot_act = 0xfc210698
&eth2_ec->epe_a[7].prot_act = 0xfc21069c
&eth2_ec->epe_a[8].prot_act = 0xfc2106a0
&eth2_ec->epe_a[9].prot_act = 0xfc2106a4
&eth2_ec->epe_a[10].prot_act = 0xfc2106a8
&eth2_ec->epe_a[11].prot_act = 0xfc2106ac
&eth2_ec->epe_a[12].prot_act = 0xfc2106b0
&eth2_ec->epe_a[13].prot_act = 0xfc2106b4
&eth2_ec->epe_a[14].prot_act = 0xfc2106b8
&eth2_ec->epe_a[15].prot_act = 0xfc2106bc
&eth2_ec->epe_a[16].prot_act = 0xfc2106c0
&eth2_ec->epe_a[17].prot_act = 0xfc2106c4
&eth2_ec->epe_a[18].prot_act = 0xfc2106c8
&eth2_ec->epe_a[19].prot_act = 0xfc2106cc
&eth2_ec->epe_a[20].prot_act = 0xfc2106d0
&eth2_ec->epe_a[21].prot_act = 0xfc2106d4
&eth2_ec->epe_a[22].prot_act = 0xfc2106d8
&eth2_ec->epe_a[23].prot_act = 0xfc2106dc
&eth2_ec->epe_a[24].prot_act = 0xfc2106e0
&eth2_ec->epe_a[25].prot_act = 0xfc2106e4
&eth2_ec->epe_a[26].prot_act = 0xfc2106e8
&eth2_ec->epe_a[27].prot_act = 0xfc2106ec
&eth2_ec->epe_a[28].prot_act = 0xfc2106f0
&eth2_ec->epe_a[29].prot_act = 0xfc2106f4
&eth2_ec->epe_a[30].prot_act = 0xfc2106f8
&eth2_ec->epe_a[31].prot_act = 0xfc2106fc
&eth2_ec->rfw.thash_cfg_1 = 0xfc210700
&eth2_ec->rfw.thash_cfg_2 = 0xfc210704
&eth2_ec->rfw.mhash_cfg_1 = 0xfc210708
&eth2_ec->rfw.mhash_cfg_2 = 0xfc21070c
&eth2_ec->rfw.hdr_split = 0xfc210710
&eth2_ec->rfw.meta_err = 0xfc210714
&eth2_ec->rfw.meta = 0xfc210718
&eth2_ec->rfw.filter = 0xfc21071c
&eth2_ec->rfw.thash_table_addr = 0xfc210720
&eth2_ec->rfw.thash_table_data = 0xfc210724
&eth2_ec->rfw.mhash_table_addr = 0xfc210728
&eth2_ec->rfw.mhash_table_data = 0xfc21072c
&eth2_ec->rfw.vid_table_addr = 0xfc210730
&eth2_ec->rfw.vid_table_data = 0xfc210734
&eth2_ec->rfw.pbits_table_addr = 0xfc210738
&eth2_ec->rfw.pbits_table_data = 0xfc21073c
&eth2_ec->rfw.dscp_table_addr = 0xfc210740
&eth2_ec->rfw.dscp_table_data = 0xfc210744
&eth2_ec->rfw.tc_table_addr = 0xfc210748
&eth2_ec->rfw.tc_table_data = 0xfc21074c
&eth2_ec->rfw.ctrl_table_addr = 0xfc210750
&eth2_ec->rfw.ctrl_table_data = 0xfc210754
&eth2_ec->rfw.out_cfg = 0xfc210758
&eth2_ec->rfw.fsm_table_addr = 0xfc21075c
&eth2_ec->rfw.fsm_table_data = 0xfc210760
&eth2_ec->rfw.ctrl_sel = 0xfc210764
&eth2_ec->rfw.default_vlan = 0xfc210768
&eth2_ec->rfw.default_hash = 0xfc21076c
&eth2_ec->rfw.default_or = 0xfc210770
&eth2_ec->rfw.drop_latch = 0xfc210774
&eth2_ec->rfw.checksum = 0xfc210778
&eth2_ec->rfw.lro_cfg_1 = 0xfc21077c
&eth2_ec->rfw.lro_check_ipv4 = 0xfc210780
&eth2_ec->rfw.lro_ipv4 = 0xfc210784
&eth2_ec->rfw.lro_check_ipv6 = 0xfc210788
&eth2_ec->rfw.lro_ipv6 = 0xfc21078c
&eth2_ec->rfw.lro_check_tcp = 0xfc210790
&eth2_ec->rfw.lro_tcp = 0xfc210794
&eth2_ec->rfw.lro_check_udp = 0xfc210798
&eth2_ec->rfw.lro_check_l2 = 0xfc21079c
&eth2_ec->rfw.lro_check_gen = 0xfc2107a0
&eth2_ec->rfw.lro_store = 0xfc2107a4
&eth2_ec->rfw.vid_table_def = 0xfc2107a8
&eth2_ec->rfw.ctrl_table_def = 0xfc2107ac
&eth2_ec->rfw.cfg_a_0 = 0xfc2107b0
&eth2_ec->rfw.thash_cfg_3 = 0xfc2107b4
&eth2_ec->rfw.thash_mask_outer_ipv6 = 0xfc2107b8
&eth2_ec->rfw.thash_mask_outer = 0xfc2107bc
&eth2_ec->rfw.thash_mask_inner_ipv6 = 0xfc2107c0
&eth2_ec->rfw.thash_mask_inner = 0xfc2107c4
&eth2_ec->rfw.rx_checksum = 0xfc2107c8
&eth2_ec->rfw.l3_tlen_err = 0xfc2107cc
&eth2_ec->rfw.l3_tlen_err_table_1 = 0xfc2107d0
&eth2_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc2107d4
&eth2_ec->rfw_udma[0].def_cfg = 0xfc2107f0
&eth2_ec->rfw_udma[1].def_cfg = 0xfc2107f4
&eth2_ec->rfw_udma[2].def_cfg = 0xfc2107f8
&eth2_ec->rfw_udma[3].def_cfg = 0xfc2107fc
&eth2_ec->rfw_hash[0].key = 0xfc210800
&eth2_ec->rfw_hash[1].key = 0xfc210804
&eth2_ec->rfw_hash[2].key = 0xfc210808
&eth2_ec->rfw_hash[3].key = 0xfc21080c
&eth2_ec->rfw_hash[4].key = 0xfc210810
&eth2_ec->rfw_hash[5].key = 0xfc210814
&eth2_ec->rfw_hash[6].key = 0xfc210818
&eth2_ec->rfw_hash[7].key = 0xfc21081c
&eth2_ec->rfw_hash[8].key = 0xfc210820
&eth2_ec->rfw_hash[9].key = 0xfc210824
&eth2_ec->rfw_priority[0].queue = 0xfc210828
&eth2_ec->rfw_priority[1].queue = 0xfc21082c
&eth2_ec->rfw_priority[2].queue = 0xfc210830
&eth2_ec->rfw_priority[3].queue = 0xfc210834
&eth2_ec->rfw_priority[4].queue = 0xfc210838
&eth2_ec->rfw_priority[5].queue = 0xfc21083c
&eth2_ec->rfw_priority[6].queue = 0xfc210840
&eth2_ec->rfw_priority[7].queue = 0xfc210844
&eth2_ec->rfw_default[0].opt_1 = 0xfc210848
&eth2_ec->rfw_default[1].opt_1 = 0xfc21084c
&eth2_ec->rfw_default[2].opt_1 = 0xfc210850
&eth2_ec->rfw_default[3].opt_1 = 0xfc210854
&eth2_ec->rfw_default[4].opt_1 = 0xfc210858
&eth2_ec->rfw_default[5].opt_1 = 0xfc21085c
&eth2_ec->rfw_default[6].opt_1 = 0xfc210860
&eth2_ec->rfw_default[7].opt_1 = 0xfc210864
&eth2_ec->fwd_mac[0].data_l = 0xfc210868
&eth2_ec->fwd_mac[0].data_h = 0xfc21086c
&eth2_ec->fwd_mac[0].mask_l = 0xfc210870
&eth2_ec->fwd_mac[0].mask_h = 0xfc210874
&eth2_ec->fwd_mac[0].ctrl = 0xfc210878
&eth2_ec->fwd_mac[1].data_l = 0xfc21087c
&eth2_ec->fwd_mac[1].data_h = 0xfc210880
&eth2_ec->fwd_mac[1].mask_l = 0xfc210884
&eth2_ec->fwd_mac[1].mask_h = 0xfc210888
&eth2_ec->fwd_mac[1].ctrl = 0xfc21088c
&eth2_ec->fwd_mac[2].data_l = 0xfc210890
&eth2_ec->fwd_mac[2].data_h = 0xfc210894
&eth2_ec->fwd_mac[2].mask_l = 0xfc210898
&eth2_ec->fwd_mac[2].mask_h = 0xfc21089c
&eth2_ec->fwd_mac[2].ctrl = 0xfc2108a0
&eth2_ec->fwd_mac[3].data_l = 0xfc2108a4
&eth2_ec->fwd_mac[3].data_h = 0xfc2108a8
&eth2_ec->fwd_mac[3].mask_l = 0xfc2108ac
&eth2_ec->fwd_mac[3].mask_h = 0xfc2108b0
&eth2_ec->fwd_mac[3].ctrl = 0xfc2108b4
&eth2_ec->fwd_mac[4].data_l = 0xfc2108b8
&eth2_ec->fwd_mac[4].data_h = 0xfc2108bc
&eth2_ec->fwd_mac[4].mask_l = 0xfc2108c0
&eth2_ec->fwd_mac[4].mask_h = 0xfc2108c4
&eth2_ec->fwd_mac[4].ctrl = 0xfc2108c8
&eth2_ec->fwd_mac[5].data_l = 0xfc2108cc
&eth2_ec->fwd_mac[5].data_h = 0xfc2108d0
&eth2_ec->fwd_mac[5].mask_l = 0xfc2108d4
&eth2_ec->fwd_mac[5].mask_h = 0xfc2108d8
&eth2_ec->fwd_mac[5].ctrl = 0xfc2108dc
&eth2_ec->fwd_mac[6].data_l = 0xfc2108e0
&eth2_ec->fwd_mac[6].data_h = 0xfc2108e4
&eth2_ec->fwd_mac[6].mask_l = 0xfc2108e8
&eth2_ec->fwd_mac[6].mask_h = 0xfc2108ec
&eth2_ec->fwd_mac[6].ctrl = 0xfc2108f0
&eth2_ec->fwd_mac[7].data_l = 0xfc2108f4
&eth2_ec->fwd_mac[7].data_h = 0xfc2108f8
&eth2_ec->fwd_mac[7].mask_l = 0xfc2108fc
&eth2_ec->fwd_mac[7].mask_h = 0xfc210900
&eth2_ec->fwd_mac[7].ctrl = 0xfc210904
&eth2_ec->fwd_mac[8].data_l = 0xfc210908
&eth2_ec->fwd_mac[8].data_h = 0xfc21090c
&eth2_ec->fwd_mac[8].mask_l = 0xfc210910
&eth2_ec->fwd_mac[8].mask_h = 0xfc210914
&eth2_ec->fwd_mac[8].ctrl = 0xfc210918
&eth2_ec->fwd_mac[9].data_l = 0xfc21091c
&eth2_ec->fwd_mac[9].data_h = 0xfc210920
&eth2_ec->fwd_mac[9].mask_l = 0xfc210924
&eth2_ec->fwd_mac[9].mask_h = 0xfc210928
&eth2_ec->fwd_mac[9].ctrl = 0xfc21092c
&eth2_ec->fwd_mac[10].data_l = 0xfc210930
&eth2_ec->fwd_mac[10].data_h = 0xfc210934
&eth2_ec->fwd_mac[10].mask_l = 0xfc210938
&eth2_ec->fwd_mac[10].mask_h = 0xfc21093c
&eth2_ec->fwd_mac[10].ctrl = 0xfc210940
&eth2_ec->fwd_mac[11].data_l = 0xfc210944
&eth2_ec->fwd_mac[11].data_h = 0xfc210948
&eth2_ec->fwd_mac[11].mask_l = 0xfc21094c
&eth2_ec->fwd_mac[11].mask_h = 0xfc210950
&eth2_ec->fwd_mac[11].ctrl = 0xfc210954
&eth2_ec->fwd_mac[12].data_l = 0xfc210958
&eth2_ec->fwd_mac[12].data_h = 0xfc21095c
&eth2_ec->fwd_mac[12].mask_l = 0xfc210960
&eth2_ec->fwd_mac[12].mask_h = 0xfc210964
&eth2_ec->fwd_mac[12].ctrl = 0xfc210968
&eth2_ec->fwd_mac[13].data_l = 0xfc21096c
&eth2_ec->fwd_mac[13].data_h = 0xfc210970
&eth2_ec->fwd_mac[13].mask_l = 0xfc210974
&eth2_ec->fwd_mac[13].mask_h = 0xfc210978
&eth2_ec->fwd_mac[13].ctrl = 0xfc21097c
&eth2_ec->fwd_mac[14].data_l = 0xfc210980
&eth2_ec->fwd_mac[14].data_h = 0xfc210984
&eth2_ec->fwd_mac[14].mask_l = 0xfc210988
&eth2_ec->fwd_mac[14].mask_h = 0xfc21098c
&eth2_ec->fwd_mac[14].ctrl = 0xfc210990
&eth2_ec->fwd_mac[15].data_l = 0xfc210994
&eth2_ec->fwd_mac[15].data_h = 0xfc210998
&eth2_ec->fwd_mac[15].mask_l = 0xfc21099c
&eth2_ec->fwd_mac[15].mask_h = 0xfc2109a0
&eth2_ec->fwd_mac[15].ctrl = 0xfc2109a4
&eth2_ec->fwd_mac[16].data_l = 0xfc2109a8
&eth2_ec->fwd_mac[16].data_h = 0xfc2109ac
&eth2_ec->fwd_mac[16].mask_l = 0xfc2109b0
&eth2_ec->fwd_mac[16].mask_h = 0xfc2109b4
&eth2_ec->fwd_mac[16].ctrl = 0xfc2109b8
&eth2_ec->fwd_mac[17].data_l = 0xfc2109bc
&eth2_ec->fwd_mac[17].data_h = 0xfc2109c0
&eth2_ec->fwd_mac[17].mask_l = 0xfc2109c4
&eth2_ec->fwd_mac[17].mask_h = 0xfc2109c8
&eth2_ec->fwd_mac[17].ctrl = 0xfc2109cc
&eth2_ec->fwd_mac[18].data_l = 0xfc2109d0
&eth2_ec->fwd_mac[18].data_h = 0xfc2109d4
&eth2_ec->fwd_mac[18].mask_l = 0xfc2109d8
&eth2_ec->fwd_mac[18].mask_h = 0xfc2109dc
&eth2_ec->fwd_mac[18].ctrl = 0xfc2109e0
&eth2_ec->fwd_mac[19].data_l = 0xfc2109e4
&eth2_ec->fwd_mac[19].data_h = 0xfc2109e8
&eth2_ec->fwd_mac[19].mask_l = 0xfc2109ec
&eth2_ec->fwd_mac[19].mask_h = 0xfc2109f0
&eth2_ec->fwd_mac[19].ctrl = 0xfc2109f4
&eth2_ec->fwd_mac[20].data_l = 0xfc2109f8
&eth2_ec->fwd_mac[20].data_h = 0xfc2109fc
&eth2_ec->fwd_mac[20].mask_l = 0xfc210a00
&eth2_ec->fwd_mac[20].mask_h = 0xfc210a04
&eth2_ec->fwd_mac[20].ctrl = 0xfc210a08
&eth2_ec->fwd_mac[21].data_l = 0xfc210a0c
&eth2_ec->fwd_mac[21].data_h = 0xfc210a10
&eth2_ec->fwd_mac[21].mask_l = 0xfc210a14
&eth2_ec->fwd_mac[21].mask_h = 0xfc210a18
&eth2_ec->fwd_mac[21].ctrl = 0xfc210a1c
&eth2_ec->fwd_mac[22].data_l = 0xfc210a20
&eth2_ec->fwd_mac[22].data_h = 0xfc210a24
&eth2_ec->fwd_mac[22].mask_l = 0xfc210a28
&eth2_ec->fwd_mac[22].mask_h = 0xfc210a2c
&eth2_ec->fwd_mac[22].ctrl = 0xfc210a30
&eth2_ec->fwd_mac[23].data_l = 0xfc210a34
&eth2_ec->fwd_mac[23].data_h = 0xfc210a38
&eth2_ec->fwd_mac[23].mask_l = 0xfc210a3c
&eth2_ec->fwd_mac[23].mask_h = 0xfc210a40
&eth2_ec->fwd_mac[23].ctrl = 0xfc210a44
&eth2_ec->fwd_mac[24].data_l = 0xfc210a48
&eth2_ec->fwd_mac[24].data_h = 0xfc210a4c
&eth2_ec->fwd_mac[24].mask_l = 0xfc210a50
&eth2_ec->fwd_mac[24].mask_h = 0xfc210a54
&eth2_ec->fwd_mac[24].ctrl = 0xfc210a58
&eth2_ec->fwd_mac[25].data_l = 0xfc210a5c
&eth2_ec->fwd_mac[25].data_h = 0xfc210a60
&eth2_ec->fwd_mac[25].mask_l = 0xfc210a64
&eth2_ec->fwd_mac[25].mask_h = 0xfc210a68
&eth2_ec->fwd_mac[25].ctrl = 0xfc210a6c
&eth2_ec->fwd_mac[26].data_l = 0xfc210a70
&eth2_ec->fwd_mac[26].data_h = 0xfc210a74
&eth2_ec->fwd_mac[26].mask_l = 0xfc210a78
&eth2_ec->fwd_mac[26].mask_h = 0xfc210a7c
&eth2_ec->fwd_mac[26].ctrl = 0xfc210a80
&eth2_ec->fwd_mac[27].data_l = 0xfc210a84
&eth2_ec->fwd_mac[27].data_h = 0xfc210a88
&eth2_ec->fwd_mac[27].mask_l = 0xfc210a8c
&eth2_ec->fwd_mac[27].mask_h = 0xfc210a90
&eth2_ec->fwd_mac[27].ctrl = 0xfc210a94
&eth2_ec->fwd_mac[28].data_l = 0xfc210a98
&eth2_ec->fwd_mac[28].data_h = 0xfc210a9c
&eth2_ec->fwd_mac[28].mask_l = 0xfc210aa0
&eth2_ec->fwd_mac[28].mask_h = 0xfc210aa4
&eth2_ec->fwd_mac[28].ctrl = 0xfc210aa8
&eth2_ec->fwd_mac[29].data_l = 0xfc210aac
&eth2_ec->fwd_mac[29].data_h = 0xfc210ab0
&eth2_ec->fwd_mac[29].mask_l = 0xfc210ab4
&eth2_ec->fwd_mac[29].mask_h = 0xfc210ab8
&eth2_ec->fwd_mac[29].ctrl = 0xfc210abc
&eth2_ec->fwd_mac[30].data_l = 0xfc210ac0
&eth2_ec->fwd_mac[30].data_h = 0xfc210ac4
&eth2_ec->fwd_mac[30].mask_l = 0xfc210ac8
&eth2_ec->fwd_mac[30].mask_h = 0xfc210acc
&eth2_ec->fwd_mac[30].ctrl = 0xfc210ad0
&eth2_ec->fwd_mac[31].data_l = 0xfc210ad4
&eth2_ec->fwd_mac[31].data_h = 0xfc210ad8
&eth2_ec->fwd_mac[31].mask_l = 0xfc210adc
&eth2_ec->fwd_mac[31].mask_h = 0xfc210ae0
&eth2_ec->fwd_mac[31].ctrl = 0xfc210ae4
&eth2_ec->msw.uc = 0xfc210ae8
&eth2_ec->msw.mc = 0xfc210aec
&eth2_ec->msw.bc = 0xfc210af0
&eth2_ec->tso.in_cfg = 0xfc210b00
&eth2_ec->tso.cache_table_addr = 0xfc210b04
&eth2_ec->tso.cache_table_data_1 = 0xfc210b08
&eth2_ec->tso.cache_table_data_2 = 0xfc210b0c
&eth2_ec->tso.cache_table_data_3 = 0xfc210b10
&eth2_ec->tso.cache_table_data_4 = 0xfc210b14
&eth2_ec->tso.ctrl_first = 0xfc210b18
&eth2_ec->tso.ctrl_middle = 0xfc210b1c
&eth2_ec->tso.ctrl_last = 0xfc210b20
&eth2_ec->tso.cfg_add_0 = 0xfc210b24
&eth2_ec->tso.cfg_tunnel = 0xfc210b28
&eth2_ec->tso.arb_config = 0xfc210b2c
&eth2_ec->tso.arb_cred_level = 0xfc210b30
&eth2_ec->tso.arb_cred_grant = 0xfc210b34
&eth2_ec->tso.arb_sop_cost = 0xfc210b38
&eth2_ec->tso.arb_eop_cost = 0xfc210b3c
&eth2_ec->tso.arb_data_cost = 0xfc210b40
&eth2_ec->tso_sel[0].mss = 0xfc210b60
&eth2_ec->tso_sel[1].mss = 0xfc210b64
&eth2_ec->tso_sel[2].mss = 0xfc210b68
&eth2_ec->tso_sel[3].mss = 0xfc210b6c
&eth2_ec->tso_sel[4].mss = 0xfc210b70
&eth2_ec->tso_sel[5].mss = 0xfc210b74
&eth2_ec->tso_sel[6].mss = 0xfc210b78
&eth2_ec->tso_sel[7].mss = 0xfc210b7c
&eth2_ec->tpe.parse = 0xfc210b80
&eth2_ec->tpm_udma[0].vlan_data = 0xfc210bc0
&eth2_ec->tpm_udma[0].mac_sa_1 = 0xfc210bc4
&eth2_ec->tpm_udma[0].mac_sa_2 = 0xfc210bc8
&eth2_ec->tpm_udma[1].vlan_data = 0xfc210bcc
&eth2_ec->tpm_udma[1].mac_sa_1 = 0xfc210bd0
&eth2_ec->tpm_udma[1].mac_sa_2 = 0xfc210bd4
&eth2_ec->tpm_udma[2].vlan_data = 0xfc210bd8
&eth2_ec->tpm_udma[2].mac_sa_1 = 0xfc210bdc
&eth2_ec->tpm_udma[2].mac_sa_2 = 0xfc210be0
&eth2_ec->tpm_udma[3].vlan_data = 0xfc210be4
&eth2_ec->tpm_udma[3].mac_sa_1 = 0xfc210be8
&eth2_ec->tpm_udma[3].mac_sa_2 = 0xfc210bec
&eth2_ec->tpm_sel[0].etype = 0xfc210bf0
&eth2_ec->tpm_sel[1].etype = 0xfc210bf4
&eth2_ec->tpm_sel[2].etype = 0xfc210bf8
&eth2_ec->tpm_sel[3].etype = 0xfc210bfc
&eth2_ec->tfw.tx_wr_fifo = 0xfc210c00
&eth2_ec->tfw.tx_vid_table_addr = 0xfc210c04
&eth2_ec->tfw.tx_vid_table_data = 0xfc210c08
&eth2_ec->tfw.tx_rd_fifo = 0xfc210c0c
&eth2_ec->tfw.tx_checksum = 0xfc210c10
&eth2_ec->tfw.tx_gen = 0xfc210c14
&eth2_ec->tfw.tx_spf = 0xfc210c18
&eth2_ec->tfw.data_fifo = 0xfc210c1c
&eth2_ec->tfw.ctrl_fifo = 0xfc210c20
&eth2_ec->tfw.hdr_fifo = 0xfc210c24
&eth2_ec->tfw.out = 0xfc210c28
&eth2_ec->tfw_udma[0].uc_udma = 0xfc210c60
&eth2_ec->tfw_udma[0].mc_udma = 0xfc210c64
&eth2_ec->tfw_udma[0].bc_udma = 0xfc210c68
&eth2_ec->tfw_udma[0].spf_cmd = 0xfc210c6c
&eth2_ec->tfw_udma[0].fwd_dec = 0xfc210c70
&eth2_ec->tfw_udma[1].uc_udma = 0xfc210c78
&eth2_ec->tfw_udma[1].mc_udma = 0xfc210c7c
&eth2_ec->tfw_udma[1].bc_udma = 0xfc210c80
&eth2_ec->tfw_udma[1].spf_cmd = 0xfc210c84
&eth2_ec->tfw_udma[1].fwd_dec = 0xfc210c88
&eth2_ec->tfw_udma[2].uc_udma = 0xfc210c90
&eth2_ec->tfw_udma[2].mc_udma = 0xfc210c94
&eth2_ec->tfw_udma[2].bc_udma = 0xfc210c98
&eth2_ec->tfw_udma[2].spf_cmd = 0xfc210c9c
&eth2_ec->tfw_udma[2].fwd_dec = 0xfc210ca0
&eth2_ec->tfw_udma[3].uc_udma = 0xfc210ca8
&eth2_ec->tfw_udma[3].mc_udma = 0xfc210cac
&eth2_ec->tfw_udma[3].bc_udma = 0xfc210cb0
&eth2_ec->tfw_udma[3].spf_cmd = 0xfc210cb4
&eth2_ec->tfw_udma[3].fwd_dec = 0xfc210cb8
&eth2_ec->tmi.tx_cfg = 0xfc210cc0
&eth2_ec->efc.ec_pause = 0xfc210cd0
&eth2_ec->efc.ec_xoff = 0xfc210cd4
&eth2_ec->efc.xon = 0xfc210cd8
&eth2_ec->efc.gpio = 0xfc210cdc
&eth2_ec->efc.rx_fifo_af = 0xfc210ce0
&eth2_ec->efc.rx_fifo_hyst = 0xfc210ce4
&eth2_ec->efc.stat = 0xfc210ce8
&eth2_ec->efc.xoff_timer_1g = 0xfc210cec
&eth2_ec->efc.ec_pfc = 0xfc210cf0
&eth2_ec->fc_udma[0].q_pause_0 = 0xfc210d00
&eth2_ec->fc_udma[0].q_pause_1 = 0xfc210d04
&eth2_ec->fc_udma[0].q_pause_2 = 0xfc210d08
&eth2_ec->fc_udma[0].q_pause_3 = 0xfc210d0c
&eth2_ec->fc_udma[0].q_pause_4 = 0xfc210d10
&eth2_ec->fc_udma[0].q_pause_5 = 0xfc210d14
&eth2_ec->fc_udma[0].q_pause_6 = 0xfc210d18
&eth2_ec->fc_udma[0].q_pause_7 = 0xfc210d1c
&eth2_ec->fc_udma[0].q_gpio_0 = 0xfc210d20
&eth2_ec->fc_udma[0].q_gpio_1 = 0xfc210d24
&eth2_ec->fc_udma[0].q_gpio_2 = 0xfc210d28
&eth2_ec->fc_udma[0].q_gpio_3 = 0xfc210d2c
&eth2_ec->fc_udma[0].q_gpio_4 = 0xfc210d30
&eth2_ec->fc_udma[0].q_gpio_5 = 0xfc210d34
&eth2_ec->fc_udma[0].q_gpio_6 = 0xfc210d38
&eth2_ec->fc_udma[0].q_gpio_7 = 0xfc210d3c
&eth2_ec->fc_udma[0].s_pause = 0xfc210d40
&eth2_ec->fc_udma[0].q_xoff_0 = 0xfc210d44
&eth2_ec->fc_udma[0].q_xoff_1 = 0xfc210d48
&eth2_ec->fc_udma[0].q_xoff_2 = 0xfc210d4c
&eth2_ec->fc_udma[0].q_xoff_3 = 0xfc210d50
&eth2_ec->fc_udma[0].q_xoff_4 = 0xfc210d54
&eth2_ec->fc_udma[0].q_xoff_5 = 0xfc210d58
&eth2_ec->fc_udma[0].q_xoff_6 = 0xfc210d5c
&eth2_ec->fc_udma[0].q_xoff_7 = 0xfc210d60
&eth2_ec->fc_udma[1].q_pause_0 = 0xfc210d80
&eth2_ec->fc_udma[1].q_pause_1 = 0xfc210d84
&eth2_ec->fc_udma[1].q_pause_2 = 0xfc210d88
&eth2_ec->fc_udma[1].q_pause_3 = 0xfc210d8c
&eth2_ec->fc_udma[1].q_pause_4 = 0xfc210d90
&eth2_ec->fc_udma[1].q_pause_5 = 0xfc210d94
&eth2_ec->fc_udma[1].q_pause_6 = 0xfc210d98
&eth2_ec->fc_udma[1].q_pause_7 = 0xfc210d9c
&eth2_ec->fc_udma[1].q_gpio_0 = 0xfc210da0
&eth2_ec->fc_udma[1].q_gpio_1 = 0xfc210da4
&eth2_ec->fc_udma[1].q_gpio_2 = 0xfc210da8
&eth2_ec->fc_udma[1].q_gpio_3 = 0xfc210dac
&eth2_ec->fc_udma[1].q_gpio_4 = 0xfc210db0
&eth2_ec->fc_udma[1].q_gpio_5 = 0xfc210db4
&eth2_ec->fc_udma[1].q_gpio_6 = 0xfc210db8
&eth2_ec->fc_udma[1].q_gpio_7 = 0xfc210dbc
&eth2_ec->fc_udma[1].s_pause = 0xfc210dc0
&eth2_ec->fc_udma[1].q_xoff_0 = 0xfc210dc4
&eth2_ec->fc_udma[1].q_xoff_1 = 0xfc210dc8
&eth2_ec->fc_udma[1].q_xoff_2 = 0xfc210dcc
&eth2_ec->fc_udma[1].q_xoff_3 = 0xfc210dd0
&eth2_ec->fc_udma[1].q_xoff_4 = 0xfc210dd4
&eth2_ec->fc_udma[1].q_xoff_5 = 0xfc210dd8
&eth2_ec->fc_udma[1].q_xoff_6 = 0xfc210ddc
&eth2_ec->fc_udma[1].q_xoff_7 = 0xfc210de0
&eth2_ec->fc_udma[2].q_pause_0 = 0xfc210e00
&eth2_ec->fc_udma[2].q_pause_1 = 0xfc210e04
&eth2_ec->fc_udma[2].q_pause_2 = 0xfc210e08
&eth2_ec->fc_udma[2].q_pause_3 = 0xfc210e0c
&eth2_ec->fc_udma[2].q_pause_4 = 0xfc210e10
&eth2_ec->fc_udma[2].q_pause_5 = 0xfc210e14
&eth2_ec->fc_udma[2].q_pause_6 = 0xfc210e18
&eth2_ec->fc_udma[2].q_pause_7 = 0xfc210e1c
&eth2_ec->fc_udma[2].q_gpio_0 = 0xfc210e20
&eth2_ec->fc_udma[2].q_gpio_1 = 0xfc210e24
&eth2_ec->fc_udma[2].q_gpio_2 = 0xfc210e28
&eth2_ec->fc_udma[2].q_gpio_3 = 0xfc210e2c
&eth2_ec->fc_udma[2].q_gpio_4 = 0xfc210e30
&eth2_ec->fc_udma[2].q_gpio_5 = 0xfc210e34
&eth2_ec->fc_udma[2].q_gpio_6 = 0xfc210e38
&eth2_ec->fc_udma[2].q_gpio_7 = 0xfc210e3c
&eth2_ec->fc_udma[2].s_pause = 0xfc210e40
&eth2_ec->fc_udma[2].q_xoff_0 = 0xfc210e44
&eth2_ec->fc_udma[2].q_xoff_1 = 0xfc210e48
&eth2_ec->fc_udma[2].q_xoff_2 = 0xfc210e4c
&eth2_ec->fc_udma[2].q_xoff_3 = 0xfc210e50
&eth2_ec->fc_udma[2].q_xoff_4 = 0xfc210e54
&eth2_ec->fc_udma[2].q_xoff_5 = 0xfc210e58
&eth2_ec->fc_udma[2].q_xoff_6 = 0xfc210e5c
&eth2_ec->fc_udma[2].q_xoff_7 = 0xfc210e60
&eth2_ec->fc_udma[3].q_pause_0 = 0xfc210e80
&eth2_ec->fc_udma[3].q_pause_1 = 0xfc210e84
&eth2_ec->fc_udma[3].q_pause_2 = 0xfc210e88
&eth2_ec->fc_udma[3].q_pause_3 = 0xfc210e8c
&eth2_ec->fc_udma[3].q_pause_4 = 0xfc210e90
&eth2_ec->fc_udma[3].q_pause_5 = 0xfc210e94
&eth2_ec->fc_udma[3].q_pause_6 = 0xfc210e98
&eth2_ec->fc_udma[3].q_pause_7 = 0xfc210e9c
&eth2_ec->fc_udma[3].q_gpio_0 = 0xfc210ea0
&eth2_ec->fc_udma[3].q_gpio_1 = 0xfc210ea4
&eth2_ec->fc_udma[3].q_gpio_2 = 0xfc210ea8
&eth2_ec->fc_udma[3].q_gpio_3 = 0xfc210eac
&eth2_ec->fc_udma[3].q_gpio_4 = 0xfc210eb0
&eth2_ec->fc_udma[3].q_gpio_5 = 0xfc210eb4
&eth2_ec->fc_udma[3].q_gpio_6 = 0xfc210eb8
&eth2_ec->fc_udma[3].q_gpio_7 = 0xfc210ebc
&eth2_ec->fc_udma[3].s_pause = 0xfc210ec0
&eth2_ec->fc_udma[3].q_xoff_0 = 0xfc210ec4
&eth2_ec->fc_udma[3].q_xoff_1 = 0xfc210ec8
&eth2_ec->fc_udma[3].q_xoff_2 = 0xfc210ecc
&eth2_ec->fc_udma[3].q_xoff_3 = 0xfc210ed0
&eth2_ec->fc_udma[3].q_xoff_4 = 0xfc210ed4
&eth2_ec->fc_udma[3].q_xoff_5 = 0xfc210ed8
&eth2_ec->fc_udma[3].q_xoff_6 = 0xfc210edc
&eth2_ec->fc_udma[3].q_xoff_7 = 0xfc210ee0
&eth2_ec->tpg_rpa_res.not_used = 0xfc210f00
&eth2_ec->eee.cfg_e = 0xfc211000
&eth2_ec->eee.pre_cnt = 0xfc211004
&eth2_ec->eee.post_cnt = 0xfc211008
&eth2_ec->eee.stop_cnt = 0xfc21100c
&eth2_ec->eee.stat_eee = 0xfc211010
&eth2_ec->stat.faf_in_rx_pkt = 0xfc211100
&eth2_ec->stat.faf_in_rx_short = 0xfc211104
&eth2_ec->stat.faf_in_rx_long = 0xfc211108
&eth2_ec->stat.faf_out_rx_pkt = 0xfc21110c
&eth2_ec->stat.faf_out_rx_short = 0xfc211110
&eth2_ec->stat.faf_out_rx_long = 0xfc211114
&eth2_ec->stat.faf_out_drop = 0xfc211118
&eth2_ec->stat.rxf_in_rx_pkt = 0xfc21111c
&eth2_ec->stat.rxf_in_fifo_err = 0xfc211120
&eth2_ec->stat.lbf_in_rx_pkt = 0xfc211124
&eth2_ec->stat.lbf_in_fifo_err = 0xfc211128
&eth2_ec->stat.rxf_out_rx_1_pkt = 0xfc21112c
&eth2_ec->stat.rxf_out_rx_2_pkt = 0xfc211130
&eth2_ec->stat.rxf_out_drop_1_pkt = 0xfc211134
&eth2_ec->stat.rxf_out_drop_2_pkt = 0xfc211138
&eth2_ec->stat.rpe_1_in_rx_pkt = 0xfc21113c
&eth2_ec->stat.rpe_1_out_rx_pkt = 0xfc211140
&eth2_ec->stat.rpe_2_in_rx_pkt = 0xfc211144
&eth2_ec->stat.rpe_2_out_rx_pkt = 0xfc211148
&eth2_ec->stat.rpe_3_in_rx_pkt = 0xfc21114c
&eth2_ec->stat.rpe_3_out_rx_pkt = 0xfc211150
&eth2_ec->stat.tpe_in_tx_pkt = 0xfc211154
&eth2_ec->stat.tpe_out_tx_pkt = 0xfc211158
&eth2_ec->stat.tpm_tx_pkt = 0xfc21115c
&eth2_ec->stat.tfw_in_tx_pkt = 0xfc211160
&eth2_ec->stat.tfw_out_tx_pkt = 0xfc211164
&eth2_ec->stat.rfw_in_rx_pkt = 0xfc211168
&eth2_ec->stat.rfw_in_vlan_drop = 0xfc21116c
&eth2_ec->stat.rfw_in_parse_drop = 0xfc211170
&eth2_ec->stat.rfw_in_mc = 0xfc211174
&eth2_ec->stat.rfw_in_bc = 0xfc211178
&eth2_ec->stat.rfw_in_vlan_exist = 0xfc21117c
&eth2_ec->stat.rfw_in_vlan_nexist = 0xfc211180
&eth2_ec->stat.rfw_in_mac_drop = 0xfc211184
&eth2_ec->stat.rfw_in_mac_ndet_drop = 0xfc211188
&eth2_ec->stat.rfw_in_ctrl_drop = 0xfc21118c
&eth2_ec->stat.rfw_in_prot_i_drop = 0xfc211190
&eth2_ec->stat.eee_in = 0xfc211194
&eth2_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc211300
&eth2_ec->stat_udma[0].rfw_out_drop = 0xfc211304
&eth2_ec->stat_udma[0].msw_in_rx_pkt = 0xfc211308
&eth2_ec->stat_udma[0].msw_drop_q_full = 0xfc21130c
&eth2_ec->stat_udma[0].msw_drop_sop = 0xfc211310
&eth2_ec->stat_udma[0].msw_drop_eop = 0xfc211314
&eth2_ec->stat_udma[0].msw_wr_eop = 0xfc211318
&eth2_ec->stat_udma[0].msw_out_rx_pkt = 0xfc21131c
&eth2_ec->stat_udma[0].tso_no_tso_pkt = 0xfc211320
&eth2_ec->stat_udma[0].tso_tso_pkt = 0xfc211324
&eth2_ec->stat_udma[0].tso_seg_pkt = 0xfc211328
&eth2_ec->stat_udma[0].tso_pad_pkt = 0xfc21132c
&eth2_ec->stat_udma[0].tpm_tx_spoof = 0xfc211330
&eth2_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc211334
&eth2_ec->stat_udma[0].tmi_out_to_mac = 0xfc211338
&eth2_ec->stat_udma[0].tmi_out_to_rx = 0xfc21133c
&eth2_ec->stat_udma[0].tx_q0_bytes = 0xfc211340
&eth2_ec->stat_udma[0].tx_q1_bytes = 0xfc211344
&eth2_ec->stat_udma[0].tx_q2_bytes = 0xfc211348
&eth2_ec->stat_udma[0].tx_q3_bytes = 0xfc21134c
&eth2_ec->stat_udma[0].tx_q0_pkts = 0xfc211350
&eth2_ec->stat_udma[0].tx_q1_pkts = 0xfc211354
&eth2_ec->stat_udma[0].tx_q2_pkts = 0xfc211358
&eth2_ec->stat_udma[0].tx_q3_pkts = 0xfc21135c
&eth2_ec->stat_udma[0].tx_q4_bytes = 0xfc211360
&eth2_ec->stat_udma[0].tx_q5_bytes = 0xfc211364
&eth2_ec->stat_udma[0].tx_q6_bytes = 0xfc211368
&eth2_ec->stat_udma[0].tx_q7_bytes = 0xfc21136c
&eth2_ec->stat_udma[0].tx_q8_bytes = 0xfc211370
&eth2_ec->stat_udma[0].tx_q9_bytes = 0xfc211374
&eth2_ec->stat_udma[0].tx_q10_bytes = 0xfc211378
&eth2_ec->stat_udma[0].tx_q11_bytes = 0xfc21137c
&eth2_ec->stat_udma[0].tx_q12_bytes = 0xfc211380
&eth2_ec->stat_udma[0].tx_q13_bytes = 0xfc211384
&eth2_ec->stat_udma[0].tx_q14_bytes = 0xfc211388
&eth2_ec->stat_udma[0].tx_q15_bytes = 0xfc21138c
&eth2_ec->stat_udma[0].tx_q4_pkts = 0xfc211390
&eth2_ec->stat_udma[0].tx_q5_pkts = 0xfc211394
&eth2_ec->stat_udma[0].tx_q6_pkts = 0xfc211398
&eth2_ec->stat_udma[0].tx_q7_pkts = 0xfc21139c
&eth2_ec->stat_udma[0].tx_q8_pkts = 0xfc2113a0
&eth2_ec->stat_udma[0].tx_q9_pkts = 0xfc2113a4
&eth2_ec->stat_udma[0].tx_q10_pkts = 0xfc2113a8
&eth2_ec->stat_udma[0].tx_q11_pkts = 0xfc2113ac
&eth2_ec->stat_udma[0].tx_q12_pkts = 0xfc2113b0
&eth2_ec->stat_udma[0].tx_q13_pkts = 0xfc2113b4
&eth2_ec->stat_udma[0].tx_q14_pkts = 0xfc2113b8
&eth2_ec->stat_udma[0].tx_q15_pkts = 0xfc2113bc
&eth2_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc211400
&eth2_ec->stat_udma[1].rfw_out_drop = 0xfc211404
&eth2_ec->stat_udma[1].msw_in_rx_pkt = 0xfc211408
&eth2_ec->stat_udma[1].msw_drop_q_full = 0xfc21140c
&eth2_ec->stat_udma[1].msw_drop_sop = 0xfc211410
&eth2_ec->stat_udma[1].msw_drop_eop = 0xfc211414
&eth2_ec->stat_udma[1].msw_wr_eop = 0xfc211418
&eth2_ec->stat_udma[1].msw_out_rx_pkt = 0xfc21141c
&eth2_ec->stat_udma[1].tso_no_tso_pkt = 0xfc211420
&eth2_ec->stat_udma[1].tso_tso_pkt = 0xfc211424
&eth2_ec->stat_udma[1].tso_seg_pkt = 0xfc211428
&eth2_ec->stat_udma[1].tso_pad_pkt = 0xfc21142c
&eth2_ec->stat_udma[1].tpm_tx_spoof = 0xfc211430
&eth2_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc211434
&eth2_ec->stat_udma[1].tmi_out_to_mac = 0xfc211438
&eth2_ec->stat_udma[1].tmi_out_to_rx = 0xfc21143c
&eth2_ec->stat_udma[1].tx_q0_bytes = 0xfc211440
&eth2_ec->stat_udma[1].tx_q1_bytes = 0xfc211444
&eth2_ec->stat_udma[1].tx_q2_bytes = 0xfc211448
&eth2_ec->stat_udma[1].tx_q3_bytes = 0xfc21144c
&eth2_ec->stat_udma[1].tx_q0_pkts = 0xfc211450
&eth2_ec->stat_udma[1].tx_q1_pkts = 0xfc211454
&eth2_ec->stat_udma[1].tx_q2_pkts = 0xfc211458
&eth2_ec->stat_udma[1].tx_q3_pkts = 0xfc21145c
&eth2_ec->stat_udma[1].tx_q4_bytes = 0xfc211460
&eth2_ec->stat_udma[1].tx_q5_bytes = 0xfc211464
&eth2_ec->stat_udma[1].tx_q6_bytes = 0xfc211468
&eth2_ec->stat_udma[1].tx_q7_bytes = 0xfc21146c
&eth2_ec->stat_udma[1].tx_q8_bytes = 0xfc211470
&eth2_ec->stat_udma[1].tx_q9_bytes = 0xfc211474
&eth2_ec->stat_udma[1].tx_q10_bytes = 0xfc211478
&eth2_ec->stat_udma[1].tx_q11_bytes = 0xfc21147c
&eth2_ec->stat_udma[1].tx_q12_bytes = 0xfc211480
&eth2_ec->stat_udma[1].tx_q13_bytes = 0xfc211484
&eth2_ec->stat_udma[1].tx_q14_bytes = 0xfc211488
&eth2_ec->stat_udma[1].tx_q15_bytes = 0xfc21148c
&eth2_ec->stat_udma[1].tx_q4_pkts = 0xfc211490
&eth2_ec->stat_udma[1].tx_q5_pkts = 0xfc211494
&eth2_ec->stat_udma[1].tx_q6_pkts = 0xfc211498
&eth2_ec->stat_udma[1].tx_q7_pkts = 0xfc21149c
&eth2_ec->stat_udma[1].tx_q8_pkts = 0xfc2114a0
&eth2_ec->stat_udma[1].tx_q9_pkts = 0xfc2114a4
&eth2_ec->stat_udma[1].tx_q10_pkts = 0xfc2114a8
&eth2_ec->stat_udma[1].tx_q11_pkts = 0xfc2114ac
&eth2_ec->stat_udma[1].tx_q12_pkts = 0xfc2114b0
&eth2_ec->stat_udma[1].tx_q13_pkts = 0xfc2114b4
&eth2_ec->stat_udma[1].tx_q14_pkts = 0xfc2114b8
&eth2_ec->stat_udma[1].tx_q15_pkts = 0xfc2114bc
&eth2_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc211500
&eth2_ec->stat_udma[2].rfw_out_drop = 0xfc211504
&eth2_ec->stat_udma[2].msw_in_rx_pkt = 0xfc211508
&eth2_ec->stat_udma[2].msw_drop_q_full = 0xfc21150c
&eth2_ec->stat_udma[2].msw_drop_sop = 0xfc211510
&eth2_ec->stat_udma[2].msw_drop_eop = 0xfc211514
&eth2_ec->stat_udma[2].msw_wr_eop = 0xfc211518
&eth2_ec->stat_udma[2].msw_out_rx_pkt = 0xfc21151c
&eth2_ec->stat_udma[2].tso_no_tso_pkt = 0xfc211520
&eth2_ec->stat_udma[2].tso_tso_pkt = 0xfc211524
&eth2_ec->stat_udma[2].tso_seg_pkt = 0xfc211528
&eth2_ec->stat_udma[2].tso_pad_pkt = 0xfc21152c
&eth2_ec->stat_udma[2].tpm_tx_spoof = 0xfc211530
&eth2_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc211534
&eth2_ec->stat_udma[2].tmi_out_to_mac = 0xfc211538
&eth2_ec->stat_udma[2].tmi_out_to_rx = 0xfc21153c
&eth2_ec->stat_udma[2].tx_q0_bytes = 0xfc211540
&eth2_ec->stat_udma[2].tx_q1_bytes = 0xfc211544
&eth2_ec->stat_udma[2].tx_q2_bytes = 0xfc211548
&eth2_ec->stat_udma[2].tx_q3_bytes = 0xfc21154c
&eth2_ec->stat_udma[2].tx_q0_pkts = 0xfc211550
&eth2_ec->stat_udma[2].tx_q1_pkts = 0xfc211554
&eth2_ec->stat_udma[2].tx_q2_pkts = 0xfc211558
&eth2_ec->stat_udma[2].tx_q3_pkts = 0xfc21155c
&eth2_ec->stat_udma[2].tx_q4_bytes = 0xfc211560
&eth2_ec->stat_udma[2].tx_q5_bytes = 0xfc211564
&eth2_ec->stat_udma[2].tx_q6_bytes = 0xfc211568
&eth2_ec->stat_udma[2].tx_q7_bytes = 0xfc21156c
&eth2_ec->stat_udma[2].tx_q8_bytes = 0xfc211570
&eth2_ec->stat_udma[2].tx_q9_bytes = 0xfc211574
&eth2_ec->stat_udma[2].tx_q10_bytes = 0xfc211578
&eth2_ec->stat_udma[2].tx_q11_bytes = 0xfc21157c
&eth2_ec->stat_udma[2].tx_q12_bytes = 0xfc211580
&eth2_ec->stat_udma[2].tx_q13_bytes = 0xfc211584
&eth2_ec->stat_udma[2].tx_q14_bytes = 0xfc211588
&eth2_ec->stat_udma[2].tx_q15_bytes = 0xfc21158c
&eth2_ec->stat_udma[2].tx_q4_pkts = 0xfc211590
&eth2_ec->stat_udma[2].tx_q5_pkts = 0xfc211594
&eth2_ec->stat_udma[2].tx_q6_pkts = 0xfc211598
&eth2_ec->stat_udma[2].tx_q7_pkts = 0xfc21159c
&eth2_ec->stat_udma[2].tx_q8_pkts = 0xfc2115a0
&eth2_ec->stat_udma[2].tx_q9_pkts = 0xfc2115a4
&eth2_ec->stat_udma[2].tx_q10_pkts = 0xfc2115a8
&eth2_ec->stat_udma[2].tx_q11_pkts = 0xfc2115ac
&eth2_ec->stat_udma[2].tx_q12_pkts = 0xfc2115b0
&eth2_ec->stat_udma[2].tx_q13_pkts = 0xfc2115b4
&eth2_ec->stat_udma[2].tx_q14_pkts = 0xfc2115b8
&eth2_ec->stat_udma[2].tx_q15_pkts = 0xfc2115bc
&eth2_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc211600
&eth2_ec->stat_udma[3].rfw_out_drop = 0xfc211604
&eth2_ec->stat_udma[3].msw_in_rx_pkt = 0xfc211608
&eth2_ec->stat_udma[3].msw_drop_q_full = 0xfc21160c
&eth2_ec->stat_udma[3].msw_drop_sop = 0xfc211610
&eth2_ec->stat_udma[3].msw_drop_eop = 0xfc211614
&eth2_ec->stat_udma[3].msw_wr_eop = 0xfc211618
&eth2_ec->stat_udma[3].msw_out_rx_pkt = 0xfc21161c
&eth2_ec->stat_udma[3].tso_no_tso_pkt = 0xfc211620
&eth2_ec->stat_udma[3].tso_tso_pkt = 0xfc211624
&eth2_ec->stat_udma[3].tso_seg_pkt = 0xfc211628
&eth2_ec->stat_udma[3].tso_pad_pkt = 0xfc21162c
&eth2_ec->stat_udma[3].tpm_tx_spoof = 0xfc211630
&eth2_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc211634
&eth2_ec->stat_udma[3].tmi_out_to_mac = 0xfc211638
&eth2_ec->stat_udma[3].tmi_out_to_rx = 0xfc21163c
&eth2_ec->stat_udma[3].tx_q0_bytes = 0xfc211640
&eth2_ec->stat_udma[3].tx_q1_bytes = 0xfc211644
&eth2_ec->stat_udma[3].tx_q2_bytes = 0xfc211648
&eth2_ec->stat_udma[3].tx_q3_bytes = 0xfc21164c
&eth2_ec->stat_udma[3].tx_q0_pkts = 0xfc211650
&eth2_ec->stat_udma[3].tx_q1_pkts = 0xfc211654
&eth2_ec->stat_udma[3].tx_q2_pkts = 0xfc211658
&eth2_ec->stat_udma[3].tx_q3_pkts = 0xfc21165c
&eth2_ec->stat_udma[3].tx_q4_bytes = 0xfc211660
&eth2_ec->stat_udma[3].tx_q5_bytes = 0xfc211664
&eth2_ec->stat_udma[3].tx_q6_bytes = 0xfc211668
&eth2_ec->stat_udma[3].tx_q7_bytes = 0xfc21166c
&eth2_ec->stat_udma[3].tx_q8_bytes = 0xfc211670
&eth2_ec->stat_udma[3].tx_q9_bytes = 0xfc211674
&eth2_ec->stat_udma[3].tx_q10_bytes = 0xfc211678
&eth2_ec->stat_udma[3].tx_q11_bytes = 0xfc21167c
&eth2_ec->stat_udma[3].tx_q12_bytes = 0xfc211680
&eth2_ec->stat_udma[3].tx_q13_bytes = 0xfc211684
&eth2_ec->stat_udma[3].tx_q14_bytes = 0xfc211688
&eth2_ec->stat_udma[3].tx_q15_bytes = 0xfc21168c
&eth2_ec->stat_udma[3].tx_q4_pkts = 0xfc211690
&eth2_ec->stat_udma[3].tx_q5_pkts = 0xfc211694
&eth2_ec->stat_udma[3].tx_q6_pkts = 0xfc211698
&eth2_ec->stat_udma[3].tx_q7_pkts = 0xfc21169c
&eth2_ec->stat_udma[3].tx_q8_pkts = 0xfc2116a0
&eth2_ec->stat_udma[3].tx_q9_pkts = 0xfc2116a4
&eth2_ec->stat_udma[3].tx_q10_pkts = 0xfc2116a8
&eth2_ec->stat_udma[3].tx_q11_pkts = 0xfc2116ac
&eth2_ec->stat_udma[3].tx_q12_pkts = 0xfc2116b0
&eth2_ec->stat_udma[3].tx_q13_pkts = 0xfc2116b4
&eth2_ec->stat_udma[3].tx_q14_pkts = 0xfc2116b8
&eth2_ec->stat_udma[3].tx_q15_pkts = 0xfc2116bc
&eth2_ec->msp.p_parse_cfg = 0xfc211700
&eth2_ec->msp.p_act_table_addr = 0xfc211704
&eth2_ec->msp.p_act_table_data_1 = 0xfc211708
&eth2_ec->msp.p_act_table_data_2 = 0xfc21170c
&eth2_ec->msp.p_act_table_data_3 = 0xfc211710
&eth2_ec->msp.p_act_table_data_4 = 0xfc211714
&eth2_ec->msp.p_act_table_data_5 = 0xfc211718
&eth2_ec->msp.p_act_table_data_6 = 0xfc21171c
&eth2_ec->msp.p_res_def = 0xfc211720
&eth2_ec->msp.p_res_in = 0xfc211724
&eth2_ec->msp_p[0].h_hdr_len = 0xfc211740
&eth2_ec->msp_p[1].h_hdr_len = 0xfc211744
&eth2_ec->msp_p[2].h_hdr_len = 0xfc211748
&eth2_ec->msp_p[3].h_hdr_len = 0xfc21174c
&eth2_ec->msp_p[4].h_hdr_len = 0xfc211750
&eth2_ec->msp_p[5].h_hdr_len = 0xfc211754
&eth2_ec->msp_p[6].h_hdr_len = 0xfc211758
&eth2_ec->msp_p[7].h_hdr_len = 0xfc21175c
&eth2_ec->msp_p[8].h_hdr_len = 0xfc211760
&eth2_ec->msp_p[9].h_hdr_len = 0xfc211764
&eth2_ec->msp_p[10].h_hdr_len = 0xfc211768
&eth2_ec->msp_p[11].h_hdr_len = 0xfc21176c
&eth2_ec->msp_p[12].h_hdr_len = 0xfc211770
&eth2_ec->msp_p[13].h_hdr_len = 0xfc211774
&eth2_ec->msp_p[14].h_hdr_len = 0xfc211778
&eth2_ec->msp_p[15].h_hdr_len = 0xfc21177c
&eth2_ec->msp_p[16].h_hdr_len = 0xfc211780
&eth2_ec->msp_p[17].h_hdr_len = 0xfc211784
&eth2_ec->msp_p[18].h_hdr_len = 0xfc211788
&eth2_ec->msp_p[19].h_hdr_len = 0xfc21178c
&eth2_ec->msp_p[20].h_hdr_len = 0xfc211790
&eth2_ec->msp_p[21].h_hdr_len = 0xfc211794
&eth2_ec->msp_p[22].h_hdr_len = 0xfc211798
&eth2_ec->msp_p[23].h_hdr_len = 0xfc21179c
&eth2_ec->msp_p[24].h_hdr_len = 0xfc2117a0
&eth2_ec->msp_p[25].h_hdr_len = 0xfc2117a4
&eth2_ec->msp_p[26].h_hdr_len = 0xfc2117a8
&eth2_ec->msp_p[27].h_hdr_len = 0xfc2117ac
&eth2_ec->msp_p[28].h_hdr_len = 0xfc2117b0
&eth2_ec->msp_p[29].h_hdr_len = 0xfc2117b4
&eth2_ec->msp_p[30].h_hdr_len = 0xfc2117b8
&eth2_ec->msp_p[31].h_hdr_len = 0xfc2117bc
&eth2_ec->msp_c[0].p_comp_data = 0xfc2117c0
&eth2_ec->msp_c[0].p_comp_mask = 0xfc2117c4
&eth2_ec->msp_c[0].p_comp_ctrl = 0xfc2117c8
&eth2_ec->msp_c[1].p_comp_data = 0xfc2117dc
&eth2_ec->msp_c[1].p_comp_mask = 0xfc2117e0
&eth2_ec->msp_c[1].p_comp_ctrl = 0xfc2117e4
&eth2_ec->msp_c[2].p_comp_data = 0xfc2117f8
&eth2_ec->msp_c[2].p_comp_mask = 0xfc2117fc
&eth2_ec->msp_c[2].p_comp_ctrl = 0xfc211800
&eth2_ec->msp_c[3].p_comp_data = 0xfc211814
&eth2_ec->msp_c[3].p_comp_mask = 0xfc211818
&eth2_ec->msp_c[3].p_comp_ctrl = 0xfc21181c
&eth2_ec->msp_c[4].p_comp_data = 0xfc211830
&eth2_ec->msp_c[4].p_comp_mask = 0xfc211834
&eth2_ec->msp_c[4].p_comp_ctrl = 0xfc211838
&eth2_ec->msp_c[5].p_comp_data = 0xfc21184c
&eth2_ec->msp_c[5].p_comp_mask = 0xfc211850
&eth2_ec->msp_c[5].p_comp_ctrl = 0xfc211854
&eth2_ec->msp_c[6].p_comp_data = 0xfc211868
&eth2_ec->msp_c[6].p_comp_mask = 0xfc21186c
&eth2_ec->msp_c[6].p_comp_ctrl = 0xfc211870
&eth2_ec->msp_c[7].p_comp_data = 0xfc211884
&eth2_ec->msp_c[7].p_comp_mask = 0xfc211888
&eth2_ec->msp_c[7].p_comp_ctrl = 0xfc21188c
&eth2_ec->msp_c[8].p_comp_data = 0xfc2118a0
&eth2_ec->msp_c[8].p_comp_mask = 0xfc2118a4
&eth2_ec->msp_c[8].p_comp_ctrl = 0xfc2118a8
&eth2_ec->msp_c[9].p_comp_data = 0xfc2118bc
&eth2_ec->msp_c[9].p_comp_mask = 0xfc2118c0
&eth2_ec->msp_c[9].p_comp_ctrl = 0xfc2118c4
&eth2_ec->msp_c[10].p_comp_data = 0xfc2118d8
&eth2_ec->msp_c[10].p_comp_mask = 0xfc2118dc
&eth2_ec->msp_c[10].p_comp_ctrl = 0xfc2118e0
&eth2_ec->msp_c[11].p_comp_data = 0xfc2118f4
&eth2_ec->msp_c[11].p_comp_mask = 0xfc2118f8
&eth2_ec->msp_c[11].p_comp_ctrl = 0xfc2118fc
&eth2_ec->msp_c[12].p_comp_data = 0xfc211910
&eth2_ec->msp_c[12].p_comp_mask = 0xfc211914
&eth2_ec->msp_c[12].p_comp_ctrl = 0xfc211918
&eth2_ec->msp_c[13].p_comp_data = 0xfc21192c
&eth2_ec->msp_c[13].p_comp_mask = 0xfc211930
&eth2_ec->msp_c[13].p_comp_ctrl = 0xfc211934
&eth2_ec->msp_c[14].p_comp_data = 0xfc211948
&eth2_ec->msp_c[14].p_comp_mask = 0xfc21194c
&eth2_ec->msp_c[14].p_comp_ctrl = 0xfc211950
&eth2_ec->msp_c[15].p_comp_data = 0xfc211964
&eth2_ec->msp_c[15].p_comp_mask = 0xfc211968
&eth2_ec->msp_c[15].p_comp_ctrl = 0xfc21196c
&eth2_ec->msp_c[16].p_comp_data = 0xfc211980
&eth2_ec->msp_c[16].p_comp_mask = 0xfc211984
&eth2_ec->msp_c[16].p_comp_ctrl = 0xfc211988
&eth2_ec->msp_c[17].p_comp_data = 0xfc21199c
&eth2_ec->msp_c[17].p_comp_mask = 0xfc2119a0
&eth2_ec->msp_c[17].p_comp_ctrl = 0xfc2119a4
&eth2_ec->msp_c[18].p_comp_data = 0xfc2119b8
&eth2_ec->msp_c[18].p_comp_mask = 0xfc2119bc
&eth2_ec->msp_c[18].p_comp_ctrl = 0xfc2119c0
&eth2_ec->msp_c[19].p_comp_data = 0xfc2119d4
&eth2_ec->msp_c[19].p_comp_mask = 0xfc2119d8
&eth2_ec->msp_c[19].p_comp_ctrl = 0xfc2119dc
&eth2_ec->msp_c[20].p_comp_data = 0xfc2119f0
&eth2_ec->msp_c[20].p_comp_mask = 0xfc2119f4
&eth2_ec->msp_c[20].p_comp_ctrl = 0xfc2119f8
&eth2_ec->msp_c[21].p_comp_data = 0xfc211a0c
&eth2_ec->msp_c[21].p_comp_mask = 0xfc211a10
&eth2_ec->msp_c[21].p_comp_ctrl = 0xfc211a14
&eth2_ec->msp_c[22].p_comp_data = 0xfc211a28
&eth2_ec->msp_c[22].p_comp_mask = 0xfc211a2c
&eth2_ec->msp_c[22].p_comp_ctrl = 0xfc211a30
&eth2_ec->msp_c[23].p_comp_data = 0xfc211a44
&eth2_ec->msp_c[23].p_comp_mask = 0xfc211a48
&eth2_ec->msp_c[23].p_comp_ctrl = 0xfc211a4c
&eth2_ec->msp_c[24].p_comp_data = 0xfc211a60
&eth2_ec->msp_c[24].p_comp_mask = 0xfc211a64
&eth2_ec->msp_c[24].p_comp_ctrl = 0xfc211a68
&eth2_ec->msp_c[25].p_comp_data = 0xfc211a7c
&eth2_ec->msp_c[25].p_comp_mask = 0xfc211a80
&eth2_ec->msp_c[25].p_comp_ctrl = 0xfc211a84
&eth2_ec->msp_c[26].p_comp_data = 0xfc211a98
&eth2_ec->msp_c[26].p_comp_mask = 0xfc211a9c
&eth2_ec->msp_c[26].p_comp_ctrl = 0xfc211aa0
&eth2_ec->msp_c[27].p_comp_data = 0xfc211ab4
&eth2_ec->msp_c[27].p_comp_mask = 0xfc211ab8
&eth2_ec->msp_c[27].p_comp_ctrl = 0xfc211abc
&eth2_ec->msp_c[28].p_comp_data = 0xfc211ad0
&eth2_ec->msp_c[28].p_comp_mask = 0xfc211ad4
&eth2_ec->msp_c[28].p_comp_ctrl = 0xfc211ad8
&eth2_ec->msp_c[29].p_comp_data = 0xfc211aec
&eth2_ec->msp_c[29].p_comp_mask = 0xfc211af0
&eth2_ec->msp_c[29].p_comp_ctrl = 0xfc211af4
&eth2_ec->msp_c[30].p_comp_data = 0xfc211b08
&eth2_ec->msp_c[30].p_comp_mask = 0xfc211b0c
&eth2_ec->msp_c[30].p_comp_ctrl = 0xfc211b10
&eth2_ec->msp_c[31].p_comp_data = 0xfc211b24
&eth2_ec->msp_c[31].p_comp_mask = 0xfc211b28
&eth2_ec->msp_c[31].p_comp_ctrl = 0xfc211b2c
&eth2_ec->crce.gen_cfg = 0xfc211b60
&eth2_ec->wol.wol_en = 0xfc211b80
&eth2_ec->wol.magic_pswd_l = 0xfc211b84
&eth2_ec->wol.magic_pswd_h = 0xfc211b88
&eth2_ec->wol.ipv6_dip_word0 = 0xfc211b8c
&eth2_ec->wol.ipv6_dip_word1 = 0xfc211b90
&eth2_ec->wol.ipv6_dip_word2 = 0xfc211b94
&eth2_ec->wol.ipv6_dip_word3 = 0xfc211b98
&eth2_ec->wol.ipv4_dip = 0xfc211b9c
&eth2_ec->wol.ethertype = 0xfc211ba0
&eth2_ec->int_ctrl_mem[0] = 0xfc211c00
&eth2_ec->int_ctrl_mem[1] = 0xfc211c04
&eth2_ec->int_ctrl_mem[2] = 0xfc211c08
&eth2_ec->int_ctrl_mem[3] = 0xfc211c0c
&eth2_ec->int_ctrl_mem[4] = 0xfc211c10
&eth2_ec->int_ctrl_mem[5] = 0xfc211c14
&eth2_ec->int_ctrl_mem[6] = 0xfc211c18
&eth2_ec->int_ctrl_mem[7] = 0xfc211c1c
&eth2_ec->int_ctrl_mem[8] = 0xfc211c20
&eth2_ec->int_ctrl_mem[9] = 0xfc211c24
&eth2_ec->int_ctrl_mem[10] = 0xfc211c28
&eth2_ec->int_ctrl_mem[11] = 0xfc211c2c
&eth2_ec->int_ctrl_mem[12] = 0xfc211c30
&eth2_ec->int_ctrl_mem[13] = 0xfc211c34
&eth2_ec->int_ctrl_mem[14] = 0xfc211c38
&eth2_ec->int_ctrl_mem[15] = 0xfc211c3c
&eth2_ec->int_ctrl_mem[16] = 0xfc211c40
&eth2_ec->int_ctrl_mem[17] = 0xfc211c44
&eth2_ec->int_ctrl_mem[18] = 0xfc211c48
&eth2_ec->int_ctrl_mem[19] = 0xfc211c4c
&eth2_ec->int_ctrl_mem[20] = 0xfc211c50
&eth2_ec->int_ctrl_mem[21] = 0xfc211c54
&eth2_ec->int_ctrl_mem[22] = 0xfc211c58
&eth2_ec->int_ctrl_mem[23] = 0xfc211c5c
&eth2_ec->int_ctrl_mem[24] = 0xfc211c60
&eth2_ec->int_ctrl_mem[25] = 0xfc211c64
&eth2_ec->int_ctrl_mem[26] = 0xfc211c68
&eth2_ec->int_ctrl_mem[27] = 0xfc211c6c
&eth2_ec->int_ctrl_mem[28] = 0xfc211c70
&eth2_ec->int_ctrl_mem[29] = 0xfc211c74
&eth2_ec->int_ctrl_mem[30] = 0xfc211c78
&eth2_ec->int_ctrl_mem[31] = 0xfc211c7c
&eth2_ec->int_ctrl_mem[32] = 0xfc211c80
&eth2_ec->int_ctrl_mem[33] = 0xfc211c84
&eth2_ec->int_ctrl_mem[34] = 0xfc211c88
&eth2_ec->int_ctrl_mem[35] = 0xfc211c8c
&eth2_ec->int_ctrl_mem[36] = 0xfc211c90
&eth2_ec->int_ctrl_mem[37] = 0xfc211c94
&eth2_ec->int_ctrl_mem[38] = 0xfc211c98
&eth2_ec->int_ctrl_mem[39] = 0xfc211c9c
&eth2_ec->int_ctrl_mem[40] = 0xfc211ca0
&eth2_ec->int_ctrl_mem[41] = 0xfc211ca4
&eth2_ec->int_ctrl_mem[42] = 0xfc211ca8
&eth2_ec->int_ctrl_mem[43] = 0xfc211cac
&eth2_ec->int_ctrl_mem[44] = 0xfc211cb0
&eth2_ec->int_ctrl_mem[45] = 0xfc211cb4
&eth2_ec->int_ctrl_mem[46] = 0xfc211cb8
&eth2_ec->int_ctrl_mem[47] = 0xfc211cbc
&eth2_ec->int_ctrl_mem[48] = 0xfc211cc0
&eth2_ec->int_ctrl_mem[49] = 0xfc211cc4
&eth2_ec->int_ctrl_mem[50] = 0xfc211cc8
&eth2_ec->int_ctrl_mem[51] = 0xfc211ccc
&eth2_ec->int_ctrl_mem[52] = 0xfc211cd0
&eth2_ec->int_ctrl_mem[53] = 0xfc211cd4
&eth2_ec->int_ctrl_mem[54] = 0xfc211cd8
&eth2_ec->int_ctrl_mem[55] = 0xfc211cdc
&eth2_ec->int_ctrl_mem[56] = 0xfc211ce0
&eth2_ec->int_ctrl_mem[57] = 0xfc211ce4
&eth2_ec->int_ctrl_mem[58] = 0xfc211ce8
&eth2_ec->int_ctrl_mem[59] = 0xfc211cec
&eth2_ec->int_ctrl_mem[60] = 0xfc211cf0
&eth2_ec->int_ctrl_mem[61] = 0xfc211cf4
&eth2_ec->int_ctrl_mem[62] = 0xfc211cf8
&eth2_ec->int_ctrl_mem[63] = 0xfc211cfc
&eth2_ec->pth.system_time_seconds = 0xfc211d00
&eth2_ec->pth.system_time_subseconds_msb = 0xfc211d04
&eth2_ec->pth.system_time_subseconds_lsb = 0xfc211d08
&eth2_ec->pth.clock_period_msb = 0xfc211d0c
&eth2_ec->pth.clock_period_lsb = 0xfc211d10
&eth2_ec->pth.int_update_ctrl = 0xfc211d14
&eth2_ec->pth.int_update_seconds = 0xfc211d18
&eth2_ec->pth.int_update_subseconds_msb = 0xfc211d1c
&eth2_ec->pth.int_update_subseconds_lsb = 0xfc211d20
&eth2_ec->pth.ext_update_ctrl = 0xfc211d24
&eth2_ec->pth.ext_update_seconds = 0xfc211d28
&eth2_ec->pth.ext_update_subseconds_msb = 0xfc211d2c
&eth2_ec->pth.ext_update_subseconds_lsb = 0xfc211d30
&eth2_ec->pth.read_compensation_subseconds_msb = 0xfc211d34
&eth2_ec->pth.read_compensation_subseconds_lsb = 0xfc211d38
&eth2_ec->pth.int_write_compensation_subseconds_msb = 0xfc211d3c
&eth2_ec->pth.int_write_compensation_subseconds_lsb = 0xfc211d40
&eth2_ec->pth.ext_write_compensation_subseconds_msb = 0xfc211d44
&eth2_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc211d48
&eth2_ec->pth.sync_compensation_subseconds_msb = 0xfc211d4c
&eth2_ec->pth.sync_compensation_subseconds_lsb = 0xfc211d50
&eth2_ec->pth.nanosec_align = 0xfc211d54
&eth2_ec->pth_egress[0].trigger_ctrl = 0xfc211d80
&eth2_ec->pth_egress[0].trigger_seconds = 0xfc211d84
&eth2_ec->pth_egress[0].trigger_subseconds_msb = 0xfc211d88
&eth2_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc211d8c
&eth2_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc211d90
&eth2_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc211d94
&eth2_ec->pth_egress[1].trigger_ctrl = 0xfc211da0
&eth2_ec->pth_egress[1].trigger_seconds = 0xfc211da4
&eth2_ec->pth_egress[1].trigger_subseconds_msb = 0xfc211da8
&eth2_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc211dac
&eth2_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc211db0
&eth2_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc211db4
&eth2_ec->pth_egress[2].trigger_ctrl = 0xfc211dc0
&eth2_ec->pth_egress[2].trigger_seconds = 0xfc211dc4
&eth2_ec->pth_egress[2].trigger_subseconds_msb = 0xfc211dc8
&eth2_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc211dcc
&eth2_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc211dd0
&eth2_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc211dd4
&eth2_ec->pth_egress[3].trigger_ctrl = 0xfc211de0
&eth2_ec->pth_egress[3].trigger_seconds = 0xfc211de4
&eth2_ec->pth_egress[3].trigger_subseconds_msb = 0xfc211de8
&eth2_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc211dec
&eth2_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc211df0
&eth2_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc211df4
&eth2_ec->pth_egress[4].trigger_ctrl = 0xfc211e00
&eth2_ec->pth_egress[4].trigger_seconds = 0xfc211e04
&eth2_ec->pth_egress[4].trigger_subseconds_msb = 0xfc211e08
&eth2_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc211e0c
&eth2_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc211e10
&eth2_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc211e14
&eth2_ec->pth_egress[5].trigger_ctrl = 0xfc211e20
&eth2_ec->pth_egress[5].trigger_seconds = 0xfc211e24
&eth2_ec->pth_egress[5].trigger_subseconds_msb = 0xfc211e28
&eth2_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc211e2c
&eth2_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc211e30
&eth2_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc211e34
&eth2_ec->pth_egress[6].trigger_ctrl = 0xfc211e40
&eth2_ec->pth_egress[6].trigger_seconds = 0xfc211e44
&eth2_ec->pth_egress[6].trigger_subseconds_msb = 0xfc211e48
&eth2_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc211e4c
&eth2_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc211e50
&eth2_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc211e54
&eth2_ec->pth_egress[7].trigger_ctrl = 0xfc211e60
&eth2_ec->pth_egress[7].trigger_seconds = 0xfc211e64
&eth2_ec->pth_egress[7].trigger_subseconds_msb = 0xfc211e68
&eth2_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc211e6c
&eth2_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc211e70
&eth2_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc211e74
&eth2_ec->pth_db[0].ts = 0xfc211e80
&eth2_ec->pth_db[0].qual = 0xfc211e84
&eth2_ec->pth_db[1].ts = 0xfc211e98
&eth2_ec->pth_db[1].qual = 0xfc211e9c
&eth2_ec->pth_db[2].ts = 0xfc211eb0
&eth2_ec->pth_db[2].qual = 0xfc211eb4
&eth2_ec->pth_db[3].ts = 0xfc211ec8
&eth2_ec->pth_db[3].qual = 0xfc211ecc
&eth2_ec->pth_db[4].ts = 0xfc211ee0
&eth2_ec->pth_db[4].qual = 0xfc211ee4
&eth2_ec->pth_db[5].ts = 0xfc211ef8
&eth2_ec->pth_db[5].qual = 0xfc211efc
&eth2_ec->pth_db[6].ts = 0xfc211f10
&eth2_ec->pth_db[6].qual = 0xfc211f14
&eth2_ec->pth_db[7].ts = 0xfc211f28
&eth2_ec->pth_db[7].qual = 0xfc211f2c
&eth2_ec->pth_db[8].ts = 0xfc211f40
&eth2_ec->pth_db[8].qual = 0xfc211f44
&eth2_ec->pth_db[9].ts = 0xfc211f58
&eth2_ec->pth_db[9].qual = 0xfc211f5c
&eth2_ec->pth_db[10].ts = 0xfc211f70
&eth2_ec->pth_db[10].qual = 0xfc211f74
&eth2_ec->pth_db[11].ts = 0xfc211f88
&eth2_ec->pth_db[11].qual = 0xfc211f8c
&eth2_ec->pth_db[12].ts = 0xfc211fa0
&eth2_ec->pth_db[12].qual = 0xfc211fa4
&eth2_ec->pth_db[13].ts = 0xfc211fb8
&eth2_ec->pth_db[13].qual = 0xfc211fbc
&eth2_ec->pth_db[14].ts = 0xfc211fd0
&eth2_ec->pth_db[14].qual = 0xfc211fd4
&eth2_ec->pth_db[15].ts = 0xfc211fe8
&eth2_ec->pth_db[15].qual = 0xfc211fec
&eth2_ec->gen_v3.bypass = 0xfc212680
&eth2_ec->gen_v3.rx_comp_desc = 0xfc212684
&eth2_ec->gen_v3.conf = 0xfc212688
&eth2_ec->gen_v3.tpm = 0xfc21268c
&eth2_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc212690
&eth2_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc212694
&eth2_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc212698
&eth2_ec->tfw_v3.tx_gpd_cam_addr = 0xfc2126c0
&eth2_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc2126c4
&eth2_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc2126c8
&eth2_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc2126cc
&eth2_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc2126d0
&eth2_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc2126d4
&eth2_ec->tfw_v3.tx_gcp_legacy = 0xfc2126d8
&eth2_ec->tfw_v3.tx_gcp_table_addr = 0xfc2126dc
&eth2_ec->tfw_v3.tx_gcp_table_gen = 0xfc2126e0
&eth2_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc2126e4
&eth2_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc2126e8
&eth2_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc2126ec
&eth2_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc2126f0
&eth2_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc2126f4
&eth2_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc2126f8
&eth2_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc2126fc
&eth2_ec->tfw_v3.tx_gcp_table_res = 0xfc212700
&eth2_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc212704
&eth2_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc212708
&eth2_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc21270c
&eth2_ec->tfw_v3.crc_csum_replace = 0xfc212710
&eth2_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc212714
&eth2_ec->tfw_v3.crc_csum_replace_table = 0xfc212718
&eth2_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc21271c
&eth2_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc212720
&eth2_ec->rfw_v3.rx_gpd_cam_addr = 0xfc212740
&eth2_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc212744
&eth2_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc212748
&eth2_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc21274c
&eth2_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc212750
&eth2_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc212754
&eth2_ec->rfw_v3.gpd_p1 = 0xfc212758
&eth2_ec->rfw_v3.gpd_p2 = 0xfc21275c
&eth2_ec->rfw_v3.gpd_p3 = 0xfc212760
&eth2_ec->rfw_v3.gpd_p4 = 0xfc212764
&eth2_ec->rfw_v3.gpd_p5 = 0xfc212768
&eth2_ec->rfw_v3.gpd_p6 = 0xfc21276c
&eth2_ec->rfw_v3.gpd_p7 = 0xfc212770
&eth2_ec->rfw_v3.gpd_p8 = 0xfc212774
&eth2_ec->rfw_v3.rx_gcp_legacy = 0xfc212778
&eth2_ec->rfw_v3.rx_gcp_table_addr = 0xfc21277c
&eth2_ec->rfw_v3.rx_gcp_table_gen = 0xfc212780
&eth2_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc212784
&eth2_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc212788
&eth2_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc21278c
&eth2_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc212790
&eth2_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc212794
&eth2_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc212798
&eth2_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc21279c
&eth2_ec->rfw_v3.rx_gcp_table_res = 0xfc2127a0
&eth2_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc2127a4
&eth2_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc2127a8
&eth2_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc2127ac
&eth2_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc2127b0
&eth2_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc2127b4
&eth2_ec->rfw_v3.hs_ctrl_table_addr = 0xfc2127b8
&eth2_ec->rfw_v3.hs_ctrl_table = 0xfc2127bc
&eth2_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc2127c0
&eth2_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc2127c4
&eth2_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc2127c8
&eth2_ec->rfw_v3.hs_ctrl_cfg = 0xfc2127cc
&eth2_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc2127d0
&eth2_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc2127d4
&eth2_ec->rfw_v3.rfw_gen_cfg = 0xfc2127d8
&eth2_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc2127dc
&eth2_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc2127e0
&eth2_ec->crypto.tx_config = 0xfc212840
&eth2_ec->crypto.rx_config = 0xfc212844
&eth2_ec->crypto.tx_override = 0xfc212848
&eth2_ec->crypto.rx_override = 0xfc21284c
&eth2_ec->crypto.xts_alpha_1 = 0xfc212850
&eth2_ec->crypto.xts_alpha_2 = 0xfc212854
&eth2_ec->crypto.xts_alpha_3 = 0xfc212858
&eth2_ec->crypto.xts_alpha_4 = 0xfc21285c
&eth2_ec->crypto.xts_sector_id_1 = 0xfc212860
&eth2_ec->crypto.xts_sector_id_2 = 0xfc212864
&eth2_ec->crypto.xts_sector_id_3 = 0xfc212868
&eth2_ec->crypto.xts_sector_id_4 = 0xfc21286c
&eth2_ec->crypto.tx_enc_iv_construction = 0xfc212870
&eth2_ec->crypto.rx_enc_iv_construction = 0xfc212874
&eth2_ec->crypto.rx_enc_iv_map = 0xfc212878
&eth2_ec->crypto.tx_pkt_trim_len = 0xfc21287c
&eth2_ec->crypto.rx_pkt_trim_len = 0xfc212880
&eth2_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc2128c0
&eth2_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc2128c4
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc2128c8
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc2128cc
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc2128d0
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc2128d4
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc2128d8
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc2128dc
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc2128e0
&eth2_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc2128e4
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc2128e8
&eth2_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc2128ec
&eth2_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc2128f0
&eth2_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc2128f4
&eth2_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc2128f8
&eth2_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc2128fc
&eth2_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc212900
&eth2_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc212904
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc212908
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc21290c
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc212910
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc212914
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc212918
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc21291c
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc212920
&eth2_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc212924
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc212928
&eth2_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc21292c
&eth2_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc212930
&eth2_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc212934
&eth2_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc212938
&eth2_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc21293c
&eth2_ec->crypto_tx_tid[0].def_val = 0xfc212a00
&eth2_ec->crypto_tx_tid[1].def_val = 0xfc212a04
&eth2_ec->crypto_tx_tid[2].def_val = 0xfc212a08
&eth2_ec->crypto_tx_tid[3].def_val = 0xfc212a0c
&eth2_ec->crypto_tx_tid[4].def_val = 0xfc212a10
&eth2_ec->crypto_tx_tid[5].def_val = 0xfc212a14
&eth2_ec->crypto_tx_tid[6].def_val = 0xfc212a18
&eth2_ec->crypto_tx_tid[7].def_val = 0xfc212a1c
&eth2_ec->pn_remap.table_addr = 0xfc212a60
&eth2_ec->pn_remap.table_data = 0xfc212a64
&eth2_ec->tmi_fwd_table.addr = 0xfc212a80
&eth2_ec->tmi_fwd_table.fields = 0xfc212a84
&eth2_ec->tmi_fwd_table.fields_ignore = 0xfc212a90
&eth2_ec->tmi_fwd_table.stream_info_fields = 0xfc212ac0
&eth2_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc212ac4
&eth2_ec->tmi_fwd_table.cfg = 0xfc212ac8
&eth2_ec->rfw_v4_udma_select[0].port_map = 0xfc212b00
&eth2_ec->rfw_v4_udma_select[1].port_map = 0xfc212b04
&eth2_ec->rfw_v4_udma_select[2].port_map = 0xfc212b08
&eth2_ec->rfw_v4_udma_select[3].port_map = 0xfc212b0c
&eth2_ec->rfw_v4_udma_select[4].port_map = 0xfc212b10
&eth2_ec->rfw_v4_udma_select[5].port_map = 0xfc212b14
&eth2_ec->rfw_v4_udma_select[6].port_map = 0xfc212b18
&eth2_ec->rfw_v4_udma_select[7].port_map = 0xfc212b1c
&eth2_ec->rfw_v4_udma_select[8].port_map = 0xfc212b20
&eth2_ec->rfw_v4_udma_select[9].port_map = 0xfc212b24
&eth2_ec->rfw_v4_udma_select[10].port_map = 0xfc212b28
&eth2_ec->rfw_v4_udma_select[11].port_map = 0xfc212b2c
&eth2_ec->rfw_v4_udma_select[12].port_map = 0xfc212b30
&eth2_ec->rfw_v4_udma_select[13].port_map = 0xfc212b34
&eth2_ec->rfw_v4_udma_select[14].port_map = 0xfc212b38
&eth2_ec->rfw_v4_udma_select[15].port_map = 0xfc212b3c
&eth2_ec->rfw_v4_udma_select[16].port_map = 0xfc212b40
&eth2_ec->rfw_v4_udma_select[17].port_map = 0xfc212b44
&eth2_ec->rfw_v4_udma_select[18].port_map = 0xfc212b48
&eth2_ec->rfw_v4_udma_select[19].port_map = 0xfc212b4c
&eth2_ec->rfw_v4_udma_select[20].port_map = 0xfc212b50
&eth2_ec->rfw_v4_udma_select[21].port_map = 0xfc212b54
&eth2_ec->rfw_v4_udma_select[22].port_map = 0xfc212b58
&eth2_ec->rfw_v4_udma_select[23].port_map = 0xfc212b5c
&eth2_ec->rfw_v4_udma_select[24].port_map = 0xfc212b60
&eth2_ec->rfw_v4_udma_select[25].port_map = 0xfc212b64
&eth2_ec->rfw_v4_udma_select[26].port_map = 0xfc212b68
&eth2_ec->rfw_v4_udma_select[27].port_map = 0xfc212b6c
&eth2_ec->rfw_v4_udma_select[28].port_map = 0xfc212b70
&eth2_ec->rfw_v4_udma_select[29].port_map = 0xfc212b74
&eth2_ec->rfw_v4_udma_select[30].port_map = 0xfc212b78
&eth2_ec->rfw_v4_udma_select[31].port_map = 0xfc212b7c
&eth2_ec->rfw_v4_udma_select[32].port_map = 0xfc212b80
&eth2_ec->rfw_v4_udma_select[33].port_map = 0xfc212b84
&eth2_ec->rfw_v4_udma_select[34].port_map = 0xfc212b88
&eth2_ec->rfw_v4_udma_select[35].port_map = 0xfc212b8c
&eth2_ec->rfw_v4_udma_select[36].port_map = 0xfc212b90
&eth2_ec->rfw_v4_udma_select[37].port_map = 0xfc212b94
&eth2_ec->rfw_v4_udma_select[38].port_map = 0xfc212b98
&eth2_ec->rfw_v4_udma_select[39].port_map = 0xfc212b9c
&eth2_ec->rfw_v4_udma_select[40].port_map = 0xfc212ba0
&eth2_ec->rfw_v4_udma_select[41].port_map = 0xfc212ba4
&eth2_ec->rfw_v4_udma_select[42].port_map = 0xfc212ba8
&eth2_ec->rfw_v4_udma_select[43].port_map = 0xfc212bac
&eth2_ec->rfw_v4_udma_select[44].port_map = 0xfc212bb0
&eth2_ec->rfw_v4_udma_select[45].port_map = 0xfc212bb4
&eth2_ec->rfw_v4_udma_select[46].port_map = 0xfc212bb8
&eth2_ec->rfw_v4_udma_select[47].port_map = 0xfc212bbc
&eth2_ec->rfw_v4_udma_select[48].port_map = 0xfc212bc0
&eth2_ec->rfw_v4_udma_select[49].port_map = 0xfc212bc4
&eth2_ec->rfw_v4_udma_select[50].port_map = 0xfc212bc8
&eth2_ec->rfw_v4_udma_select[51].port_map = 0xfc212bcc
&eth2_ec->rfw_v4_udma_select[52].port_map = 0xfc212bd0
&eth2_ec->rfw_v4_udma_select[53].port_map = 0xfc212bd4
&eth2_ec->rfw_v4_udma_select[54].port_map = 0xfc212bd8
&eth2_ec->rfw_v4_udma_select[55].port_map = 0xfc212bdc
&eth2_ec->rfw_v4_udma_select[56].port_map = 0xfc212be0
&eth2_ec->rfw_v4_udma_select[57].port_map = 0xfc212be4
&eth2_ec->rfw_v4_udma_select[58].port_map = 0xfc212be8
&eth2_ec->rfw_v4_udma_select[59].port_map = 0xfc212bec
&eth2_ec->rfw_v4_udma_select[60].port_map = 0xfc212bf0
&eth2_ec->rfw_v4_udma_select[61].port_map = 0xfc212bf4
&eth2_ec->rfw_v4_udma_select[62].port_map = 0xfc212bf8
&eth2_ec->rfw_v4_udma_select[63].port_map = 0xfc212bfc
&eth2_ec->rfw_v4.udma_select = 0xfc212c00
&eth2_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc212c04
&eth2_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc212c08
&eth2_ec->rfw_v4.data_fifo_depth = 0xfc212c0c
&eth2_ec->crc[0].v4_tx_gcp_table_addr = 0xfc212c80
&eth2_ec->crc[0].v4_tx_gcp_table_gen = 0xfc212c84
&eth2_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc212c88
&eth2_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc212c8c
&eth2_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc212c90
&eth2_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc212c94
&eth2_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc212c98
&eth2_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc212c9c
&eth2_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc212ca0
&eth2_ec->crc[0].v4_tx_gcp_table_res = 0xfc212ca4
&eth2_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc212ca8
&eth2_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc212cac
&eth2_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc212cb0
&eth2_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc212cb4
&eth2_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc212cb8
&eth2_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc212cbc
&eth2_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc212cc0
&eth2_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc212cc4
&eth2_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc212cc8
&eth2_ec->crc[0].v4_rx_gcp_table_addr = 0xfc212ccc
&eth2_ec->crc[0].v4_rx_gcp_table_gen = 0xfc212cd0
&eth2_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc212cd4
&eth2_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc212cd8
&eth2_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc212cdc
&eth2_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc212ce0
&eth2_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc212ce4
&eth2_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc212ce8
&eth2_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc212cec
&eth2_ec->crc[0].v4_rx_gcp_table_res = 0xfc212cf0
&eth2_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc212cf4
&eth2_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc212cf8
&eth2_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc212cfc
&eth2_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc212d00
&eth2_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc212d04
&eth2_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc212d08
&eth2_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc212d0c
&eth2_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc212d10
&eth2_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc212d14
&eth2_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc212d18
&eth2_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc212d1c
&eth2_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc212d20
&eth2_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc212d24
&eth2_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc212d28
&eth2_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc212d2c
&eth2_ec->crc[0].v4_tx_gcp_alu_const = 0xfc212d30
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc212d34
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc212d38
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc212d3c
&eth2_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc212d40
&eth2_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc212d44
&eth2_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc212d48
&eth2_ec->crc[0].v4_rx_gcp_alu_const = 0xfc212d4c
&eth2_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc212d50
&eth2_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc212d54
&eth2_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc212d58
&eth2_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc212d5c
&eth2_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc212d60
&eth2_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc212d64
&eth2_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc212d68
&eth2_ec->crc[1].v4_tx_gcp_table_addr = 0xfc212d80
&eth2_ec->crc[1].v4_tx_gcp_table_gen = 0xfc212d84
&eth2_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc212d88
&eth2_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc212d8c
&eth2_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc212d90
&eth2_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc212d94
&eth2_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc212d98
&eth2_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc212d9c
&eth2_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc212da0
&eth2_ec->crc[1].v4_tx_gcp_table_res = 0xfc212da4
&eth2_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc212da8
&eth2_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc212dac
&eth2_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc212db0
&eth2_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc212db4
&eth2_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc212db8
&eth2_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc212dbc
&eth2_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc212dc0
&eth2_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc212dc4
&eth2_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc212dc8
&eth2_ec->crc[1].v4_rx_gcp_table_addr = 0xfc212dcc
&eth2_ec->crc[1].v4_rx_gcp_table_gen = 0xfc212dd0
&eth2_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc212dd4
&eth2_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc212dd8
&eth2_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc212ddc
&eth2_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc212de0
&eth2_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc212de4
&eth2_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc212de8
&eth2_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc212dec
&eth2_ec->crc[1].v4_rx_gcp_table_res = 0xfc212df0
&eth2_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc212df4
&eth2_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc212df8
&eth2_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc212dfc
&eth2_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc212e00
&eth2_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc212e04
&eth2_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc212e08
&eth2_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc212e0c
&eth2_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc212e10
&eth2_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc212e14
&eth2_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc212e18
&eth2_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc212e1c
&eth2_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc212e20
&eth2_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc212e24
&eth2_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc212e28
&eth2_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc212e2c
&eth2_ec->crc[1].v4_tx_gcp_alu_const = 0xfc212e30
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc212e34
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc212e38
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc212e3c
&eth2_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc212e40
&eth2_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc212e44
&eth2_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc212e48
&eth2_ec->crc[1].v4_rx_gcp_alu_const = 0xfc212e4c
&eth2_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc212e50
&eth2_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc212e54
&eth2_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc212e58
&eth2_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc212e5c
&eth2_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc212e60
&eth2_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc212e64
&eth2_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc212e68
&eth2_ec->crc[2].v4_tx_gcp_table_addr = 0xfc212e80
&eth2_ec->crc[2].v4_tx_gcp_table_gen = 0xfc212e84
&eth2_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc212e88
&eth2_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc212e8c
&eth2_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc212e90
&eth2_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc212e94
&eth2_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc212e98
&eth2_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc212e9c
&eth2_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc212ea0
&eth2_ec->crc[2].v4_tx_gcp_table_res = 0xfc212ea4
&eth2_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc212ea8
&eth2_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc212eac
&eth2_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc212eb0
&eth2_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc212eb4
&eth2_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc212eb8
&eth2_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc212ebc
&eth2_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc212ec0
&eth2_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc212ec4
&eth2_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc212ec8
&eth2_ec->crc[2].v4_rx_gcp_table_addr = 0xfc212ecc
&eth2_ec->crc[2].v4_rx_gcp_table_gen = 0xfc212ed0
&eth2_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc212ed4
&eth2_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc212ed8
&eth2_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc212edc
&eth2_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc212ee0
&eth2_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc212ee4
&eth2_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc212ee8
&eth2_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc212eec
&eth2_ec->crc[2].v4_rx_gcp_table_res = 0xfc212ef0
&eth2_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc212ef4
&eth2_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc212ef8
&eth2_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc212efc
&eth2_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc212f00
&eth2_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc212f04
&eth2_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc212f08
&eth2_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc212f0c
&eth2_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc212f10
&eth2_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc212f14
&eth2_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc212f18
&eth2_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc212f1c
&eth2_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc212f20
&eth2_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc212f24
&eth2_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc212f28
&eth2_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc212f2c
&eth2_ec->crc[2].v4_tx_gcp_alu_const = 0xfc212f30
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc212f34
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc212f38
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc212f3c
&eth2_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc212f40
&eth2_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc212f44
&eth2_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc212f48
&eth2_ec->crc[2].v4_rx_gcp_alu_const = 0xfc212f4c
&eth2_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc212f50
&eth2_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc212f54
&eth2_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc212f58
&eth2_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc212f5c
&eth2_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc212f60
&eth2_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc212f64
&eth2_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc212f68
&eth2_ec->crc[3].v4_tx_gcp_table_addr = 0xfc212f80
&eth2_ec->crc[3].v4_tx_gcp_table_gen = 0xfc212f84
&eth2_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc212f88
&eth2_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc212f8c
&eth2_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc212f90
&eth2_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc212f94
&eth2_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc212f98
&eth2_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc212f9c
&eth2_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc212fa0
&eth2_ec->crc[3].v4_tx_gcp_table_res = 0xfc212fa4
&eth2_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc212fa8
&eth2_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc212fac
&eth2_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc212fb0
&eth2_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc212fb4
&eth2_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc212fb8
&eth2_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc212fbc
&eth2_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc212fc0
&eth2_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc212fc4
&eth2_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc212fc8
&eth2_ec->crc[3].v4_rx_gcp_table_addr = 0xfc212fcc
&eth2_ec->crc[3].v4_rx_gcp_table_gen = 0xfc212fd0
&eth2_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc212fd4
&eth2_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc212fd8
&eth2_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc212fdc
&eth2_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc212fe0
&eth2_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc212fe4
&eth2_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc212fe8
&eth2_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc212fec
&eth2_ec->crc[3].v4_rx_gcp_table_res = 0xfc212ff0
&eth2_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc212ff4
&eth2_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc212ff8
&eth2_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc212ffc
&eth2_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc213000
&eth2_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc213004
&eth2_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc213008
&eth2_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc21300c
&eth2_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc213010
&eth2_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc213014
&eth2_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc213018
&eth2_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc21301c
&eth2_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc213020
&eth2_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc213024
&eth2_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc213028
&eth2_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc21302c
&eth2_ec->crc[3].v4_tx_gcp_alu_const = 0xfc213030
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc213034
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc213038
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc21303c
&eth2_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc213040
&eth2_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc213044
&eth2_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc213048
&eth2_ec->crc[3].v4_rx_gcp_alu_const = 0xfc21304c
&eth2_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc213050
&eth2_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc213054
&eth2_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc213058
&eth2_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc21305c
&eth2_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc213060
&eth2_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc213064
&eth2_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc213068
&eth2_ec->crc_extended.mask_table_addr = 0xfc213080
&eth2_ec->crc_extended.mask_table_1 = 0xfc213084
&eth2_ec->crc_extended.mask_table_2 = 0xfc213088
&eth2_ec->crc_extended.mask_table_3 = 0xfc21308c
&eth2_ec->crc_extended.mask_table_4 = 0xfc213090
&eth2_ec->crc_extended.mask_table_5 = 0xfc213094
&eth2_ec->crc_extended.mask_table_6 = 0xfc213098
&eth2_ec->crc_extended.mask_table_7 = 0xfc21309c
&eth2_ec->crc_extended.mask_table_8 = 0xfc2130a0
&eth2_ec->crc_extended.mask_table_9 = 0xfc2130a4
&eth2_ec->crc_extended.mask_table_10 = 0xfc2130a8
&eth2_ec->crc_extended.mask_table_11 = 0xfc2130ac
&eth2_ec->crc_extended.mask_table_12 = 0xfc2130b0
&eth2_ec->crc_extended.mask_table_13 = 0xfc2130b4
&eth2_ec->crc_extended.mask_table_14 = 0xfc2130b8
&eth2_ec->crc_extended.mask_table_15 = 0xfc2130bc
&eth2_ec->crc_extended.mask_table_16 = 0xfc2130c0
&eth2_ec->crc_extended.rx_protocol_control_table_addr = 0xfc2130c4
&eth2_ec->crc_extended.rx_protocol_control_table_1 = 0xfc2130c8
&eth2_ec->crc_extended.tx_protocol_control_table_addr = 0xfc2130cc
&eth2_ec->crc_extended.tx_protocol_control_table_1 = 0xfc2130d0
&eth2_ec->crc_extended.tx_insert_en_table_addr = 0xfc2130d4
&eth2_ec->crc_extended.tx_insert_en_table_1 = 0xfc2130d8
&eth2_ec->outstanding_gen.arb_cfg = 0xfc2130dc
&eth2_ec->outstanding[0].arb_cfg_1 = 0xfc2130e0
&eth2_ec->outstanding[0].arb_cfg_2 = 0xfc2130e4
&eth2_ec->outstanding[1].arb_cfg_1 = 0xfc2130e8
&eth2_ec->outstanding[1].arb_cfg_2 = 0xfc2130ec
&eth2_ec->outstanding[2].arb_cfg_1 = 0xfc2130f0
&eth2_ec->outstanding[2].arb_cfg_2 = 0xfc2130f4
&eth2_ec->outstanding[3].arb_cfg_1 = 0xfc2130f8
&eth2_ec->outstanding[3].arb_cfg_2 = 0xfc2130fc
&eth2_ec->rff.to_rfw_shared = 0xfc213100
&eth2_ec->rff.data_fifo_depth_limit = 0xfc213104
&eth2_ec->rfw_prot_index[0].table_1 = 0xfc213200
&eth2_ec->rfw_prot_index[0].table_2 = 0xfc213204
&eth2_ec->rfw_prot_index[0].table_3 = 0xfc213208
&eth2_ec->rfw_prot_index[0].table_4 = 0xfc21320c
&eth2_ec->rfw_prot_index[1].table_1 = 0xfc213210
&eth2_ec->rfw_prot_index[1].table_2 = 0xfc213214
&eth2_ec->rfw_prot_index[1].table_3 = 0xfc213218
&eth2_ec->rfw_prot_index[1].table_4 = 0xfc21321c
&eth2_ec->rfw_prot_index[2].table_1 = 0xfc213220
&eth2_ec->rfw_prot_index[2].table_2 = 0xfc213224
&eth2_ec->rfw_prot_index[2].table_3 = 0xfc213228
&eth2_ec->rfw_prot_index[2].table_4 = 0xfc21322c
&eth2_ec->rfw_prot_index[3].table_1 = 0xfc213230
&eth2_ec->rfw_prot_index[3].table_2 = 0xfc213234
&eth2_ec->rfw_prot_index[3].table_3 = 0xfc213238
&eth2_ec->rfw_prot_index[3].table_4 = 0xfc21323c
&eth2_ec->rfw_prot_index[4].table_1 = 0xfc213240
&eth2_ec->rfw_prot_index[4].table_2 = 0xfc213244
&eth2_ec->rfw_prot_index[4].table_3 = 0xfc213248
&eth2_ec->rfw_prot_index[4].table_4 = 0xfc21324c
&eth2_ec->rfw_prot_index[5].table_1 = 0xfc213250
&eth2_ec->rfw_prot_index[5].table_2 = 0xfc213254
&eth2_ec->rfw_prot_index[5].table_3 = 0xfc213258
&eth2_ec->rfw_prot_index[5].table_4 = 0xfc21325c
&eth2_ec->rfw_prot_index[6].table_1 = 0xfc213260
&eth2_ec->rfw_prot_index[6].table_2 = 0xfc213264
&eth2_ec->rfw_prot_index[6].table_3 = 0xfc213268
&eth2_ec->rfw_prot_index[6].table_4 = 0xfc21326c
&eth2_ec->rfw_prot_index[7].table_1 = 0xfc213270
&eth2_ec->rfw_prot_index[7].table_2 = 0xfc213274
&eth2_ec->rfw_prot_index[7].table_3 = 0xfc213278
&eth2_ec->rfw_prot_index[7].table_4 = 0xfc21327c
&eth2_ec->rfw_prot_index[8].table_1 = 0xfc213280
&eth2_ec->rfw_prot_index[8].table_2 = 0xfc213284
&eth2_ec->rfw_prot_index[8].table_3 = 0xfc213288
&eth2_ec->rfw_prot_index[8].table_4 = 0xfc21328c
&eth2_ec->rfw_prot_index[9].table_1 = 0xfc213290
&eth2_ec->rfw_prot_index[9].table_2 = 0xfc213294
&eth2_ec->rfw_prot_index[9].table_3 = 0xfc213298
&eth2_ec->rfw_prot_index[9].table_4 = 0xfc21329c
&eth2_ec->rfw_prot_index[10].table_1 = 0xfc2132a0
&eth2_ec->rfw_prot_index[10].table_2 = 0xfc2132a4
&eth2_ec->rfw_prot_index[10].table_3 = 0xfc2132a8
&eth2_ec->rfw_prot_index[10].table_4 = 0xfc2132ac
&eth2_ec->rfw_prot_index[11].table_1 = 0xfc2132b0
&eth2_ec->rfw_prot_index[11].table_2 = 0xfc2132b4
&eth2_ec->rfw_prot_index[11].table_3 = 0xfc2132b8
&eth2_ec->rfw_prot_index[11].table_4 = 0xfc2132bc
&eth2_ec->rfw_prot_index[12].table_1 = 0xfc2132c0
&eth2_ec->rfw_prot_index[12].table_2 = 0xfc2132c4
&eth2_ec->rfw_prot_index[12].table_3 = 0xfc2132c8
&eth2_ec->rfw_prot_index[12].table_4 = 0xfc2132cc
&eth2_ec->rfw_prot_index[13].table_1 = 0xfc2132d0
&eth2_ec->rfw_prot_index[13].table_2 = 0xfc2132d4
&eth2_ec->rfw_prot_index[13].table_3 = 0xfc2132d8
&eth2_ec->rfw_prot_index[13].table_4 = 0xfc2132dc
&eth2_ec->rfw_prot_index[14].table_1 = 0xfc2132e0
&eth2_ec->rfw_prot_index[14].table_2 = 0xfc2132e4
&eth2_ec->rfw_prot_index[14].table_3 = 0xfc2132e8
&eth2_ec->rfw_prot_index[14].table_4 = 0xfc2132ec
&eth2_ec->rfw_prot_index[15].table_1 = 0xfc2132f0
&eth2_ec->rfw_prot_index[15].table_2 = 0xfc2132f4
&eth2_ec->rfw_prot_index[15].table_3 = 0xfc2132f8
&eth2_ec->rfw_prot_index[15].table_4 = 0xfc2132fc
&eth2_ec->rfw_prot_index[16].table_1 = 0xfc213300
&eth2_ec->rfw_prot_index[16].table_2 = 0xfc213304
&eth2_ec->rfw_prot_index[16].table_3 = 0xfc213308
&eth2_ec->rfw_prot_index[16].table_4 = 0xfc21330c
&eth2_ec->rfw_prot_index[17].table_1 = 0xfc213310
&eth2_ec->rfw_prot_index[17].table_2 = 0xfc213314
&eth2_ec->rfw_prot_index[17].table_3 = 0xfc213318
&eth2_ec->rfw_prot_index[17].table_4 = 0xfc21331c
&eth2_ec->rfw_prot_index[18].table_1 = 0xfc213320
&eth2_ec->rfw_prot_index[18].table_2 = 0xfc213324
&eth2_ec->rfw_prot_index[18].table_3 = 0xfc213328
&eth2_ec->rfw_prot_index[18].table_4 = 0xfc21332c
&eth2_ec->rfw_prot_index[19].table_1 = 0xfc213330
&eth2_ec->rfw_prot_index[19].table_2 = 0xfc213334
&eth2_ec->rfw_prot_index[19].table_3 = 0xfc213338
&eth2_ec->rfw_prot_index[19].table_4 = 0xfc21333c
&eth2_ec->rfw_prot_index[20].table_1 = 0xfc213340
&eth2_ec->rfw_prot_index[20].table_2 = 0xfc213344
&eth2_ec->rfw_prot_index[20].table_3 = 0xfc213348
&eth2_ec->rfw_prot_index[20].table_4 = 0xfc21334c
&eth2_ec->rfw_prot_index[21].table_1 = 0xfc213350
&eth2_ec->rfw_prot_index[21].table_2 = 0xfc213354
&eth2_ec->rfw_prot_index[21].table_3 = 0xfc213358
&eth2_ec->rfw_prot_index[21].table_4 = 0xfc21335c
&eth2_ec->rfw_prot_index[22].table_1 = 0xfc213360
&eth2_ec->rfw_prot_index[22].table_2 = 0xfc213364
&eth2_ec->rfw_prot_index[22].table_3 = 0xfc213368
&eth2_ec->rfw_prot_index[22].table_4 = 0xfc21336c
&eth2_ec->rfw_prot_index[23].table_1 = 0xfc213370
&eth2_ec->rfw_prot_index[23].table_2 = 0xfc213374
&eth2_ec->rfw_prot_index[23].table_3 = 0xfc213378
&eth2_ec->rfw_prot_index[23].table_4 = 0xfc21337c
&eth2_ec->rfw_prot_index[24].table_1 = 0xfc213380
&eth2_ec->rfw_prot_index[24].table_2 = 0xfc213384
&eth2_ec->rfw_prot_index[24].table_3 = 0xfc213388
&eth2_ec->rfw_prot_index[24].table_4 = 0xfc21338c
&eth2_ec->rfw_prot_index[25].table_1 = 0xfc213390
&eth2_ec->rfw_prot_index[25].table_2 = 0xfc213394
&eth2_ec->rfw_prot_index[25].table_3 = 0xfc213398
&eth2_ec->rfw_prot_index[25].table_4 = 0xfc21339c
&eth2_ec->rfw_prot_index[26].table_1 = 0xfc2133a0
&eth2_ec->rfw_prot_index[26].table_2 = 0xfc2133a4
&eth2_ec->rfw_prot_index[26].table_3 = 0xfc2133a8
&eth2_ec->rfw_prot_index[26].table_4 = 0xfc2133ac
&eth2_ec->rfw_prot_index[27].table_1 = 0xfc2133b0
&eth2_ec->rfw_prot_index[27].table_2 = 0xfc2133b4
&eth2_ec->rfw_prot_index[27].table_3 = 0xfc2133b8
&eth2_ec->rfw_prot_index[27].table_4 = 0xfc2133bc
&eth2_ec->rfw_prot_index[28].table_1 = 0xfc2133c0
&eth2_ec->rfw_prot_index[28].table_2 = 0xfc2133c4
&eth2_ec->rfw_prot_index[28].table_3 = 0xfc2133c8
&eth2_ec->rfw_prot_index[28].table_4 = 0xfc2133cc
&eth2_ec->rfw_prot_index[29].table_1 = 0xfc2133d0
&eth2_ec->rfw_prot_index[29].table_2 = 0xfc2133d4
&eth2_ec->rfw_prot_index[29].table_3 = 0xfc2133d8
&eth2_ec->rfw_prot_index[29].table_4 = 0xfc2133dc
&eth2_ec->rfw_prot_index[30].table_1 = 0xfc2133e0
&eth2_ec->rfw_prot_index[30].table_2 = 0xfc2133e4
&eth2_ec->rfw_prot_index[30].table_3 = 0xfc2133e8
&eth2_ec->rfw_prot_index[30].table_4 = 0xfc2133ec
&eth2_ec->rfw_prot_index[31].table_1 = 0xfc2133f0
&eth2_ec->rfw_prot_index[31].table_2 = 0xfc2133f4
&eth2_ec->rfw_prot_index[31].table_3 = 0xfc2133f8
&eth2_ec->rfw_prot_index[31].table_4 = 0xfc2133fc
&eth2_ec->rfw_prot_index[32].table_1 = 0xfc213400
&eth2_ec->rfw_prot_index[32].table_2 = 0xfc213404
&eth2_ec->rfw_prot_index[32].table_3 = 0xfc213408
&eth2_ec->rfw_prot_index[32].table_4 = 0xfc21340c
&eth2_ec->rfw_prot_index[33].table_1 = 0xfc213410
&eth2_ec->rfw_prot_index[33].table_2 = 0xfc213414
&eth2_ec->rfw_prot_index[33].table_3 = 0xfc213418
&eth2_ec->rfw_prot_index[33].table_4 = 0xfc21341c
&eth2_ec->rfw_prot_index[34].table_1 = 0xfc213420
&eth2_ec->rfw_prot_index[34].table_2 = 0xfc213424
&eth2_ec->rfw_prot_index[34].table_3 = 0xfc213428
&eth2_ec->rfw_prot_index[34].table_4 = 0xfc21342c
&eth2_ec->rfw_prot_index[35].table_1 = 0xfc213430
&eth2_ec->rfw_prot_index[35].table_2 = 0xfc213434
&eth2_ec->rfw_prot_index[35].table_3 = 0xfc213438
&eth2_ec->rfw_prot_index[35].table_4 = 0xfc21343c
&eth2_ec->rfw_prot_index[36].table_1 = 0xfc213440
&eth2_ec->rfw_prot_index[36].table_2 = 0xfc213444
&eth2_ec->rfw_prot_index[36].table_3 = 0xfc213448
&eth2_ec->rfw_prot_index[36].table_4 = 0xfc21344c
&eth2_ec->rfw_prot_index[37].table_1 = 0xfc213450
&eth2_ec->rfw_prot_index[37].table_2 = 0xfc213454
&eth2_ec->rfw_prot_index[37].table_3 = 0xfc213458
&eth2_ec->rfw_prot_index[37].table_4 = 0xfc21345c
&eth2_ec->rfw_prot_index[38].table_1 = 0xfc213460
&eth2_ec->rfw_prot_index[38].table_2 = 0xfc213464
&eth2_ec->rfw_prot_index[38].table_3 = 0xfc213468
&eth2_ec->rfw_prot_index[38].table_4 = 0xfc21346c
&eth2_ec->rfw_prot_index[39].table_1 = 0xfc213470
&eth2_ec->rfw_prot_index[39].table_2 = 0xfc213474
&eth2_ec->rfw_prot_index[39].table_3 = 0xfc213478
&eth2_ec->rfw_prot_index[39].table_4 = 0xfc21347c
&eth2_ec->rfw_prot_index[40].table_1 = 0xfc213480
&eth2_ec->rfw_prot_index[40].table_2 = 0xfc213484
&eth2_ec->rfw_prot_index[40].table_3 = 0xfc213488
&eth2_ec->rfw_prot_index[40].table_4 = 0xfc21348c
&eth2_ec->rfw_prot_index[41].table_1 = 0xfc213490
&eth2_ec->rfw_prot_index[41].table_2 = 0xfc213494
&eth2_ec->rfw_prot_index[41].table_3 = 0xfc213498
&eth2_ec->rfw_prot_index[41].table_4 = 0xfc21349c
&eth2_ec->rfw_prot_index[42].table_1 = 0xfc2134a0
&eth2_ec->rfw_prot_index[42].table_2 = 0xfc2134a4
&eth2_ec->rfw_prot_index[42].table_3 = 0xfc2134a8
&eth2_ec->rfw_prot_index[42].table_4 = 0xfc2134ac
&eth2_ec->rfw_prot_index[43].table_1 = 0xfc2134b0
&eth2_ec->rfw_prot_index[43].table_2 = 0xfc2134b4
&eth2_ec->rfw_prot_index[43].table_3 = 0xfc2134b8
&eth2_ec->rfw_prot_index[43].table_4 = 0xfc2134bc
&eth2_ec->rfw_prot_index[44].table_1 = 0xfc2134c0
&eth2_ec->rfw_prot_index[44].table_2 = 0xfc2134c4
&eth2_ec->rfw_prot_index[44].table_3 = 0xfc2134c8
&eth2_ec->rfw_prot_index[44].table_4 = 0xfc2134cc
&eth2_ec->rfw_prot_index[45].table_1 = 0xfc2134d0
&eth2_ec->rfw_prot_index[45].table_2 = 0xfc2134d4
&eth2_ec->rfw_prot_index[45].table_3 = 0xfc2134d8
&eth2_ec->rfw_prot_index[45].table_4 = 0xfc2134dc
&eth2_ec->rfw_prot_index[46].table_1 = 0xfc2134e0
&eth2_ec->rfw_prot_index[46].table_2 = 0xfc2134e4
&eth2_ec->rfw_prot_index[46].table_3 = 0xfc2134e8
&eth2_ec->rfw_prot_index[46].table_4 = 0xfc2134ec
&eth2_ec->rfw_prot_index[47].table_1 = 0xfc2134f0
&eth2_ec->rfw_prot_index[47].table_2 = 0xfc2134f4
&eth2_ec->rfw_prot_index[47].table_3 = 0xfc2134f8
&eth2_ec->rfw_prot_index[47].table_4 = 0xfc2134fc
&eth2_ec->rfw_prot_index[48].table_1 = 0xfc213500
&eth2_ec->rfw_prot_index[48].table_2 = 0xfc213504
&eth2_ec->rfw_prot_index[48].table_3 = 0xfc213508
&eth2_ec->rfw_prot_index[48].table_4 = 0xfc21350c
&eth2_ec->rfw_prot_index[49].table_1 = 0xfc213510
&eth2_ec->rfw_prot_index[49].table_2 = 0xfc213514
&eth2_ec->rfw_prot_index[49].table_3 = 0xfc213518
&eth2_ec->rfw_prot_index[49].table_4 = 0xfc21351c
&eth2_ec->rfw_prot_index[50].table_1 = 0xfc213520
&eth2_ec->rfw_prot_index[50].table_2 = 0xfc213524
&eth2_ec->rfw_prot_index[50].table_3 = 0xfc213528
&eth2_ec->rfw_prot_index[50].table_4 = 0xfc21352c
&eth2_ec->rfw_prot_index[51].table_1 = 0xfc213530
&eth2_ec->rfw_prot_index[51].table_2 = 0xfc213534
&eth2_ec->rfw_prot_index[51].table_3 = 0xfc213538
&eth2_ec->rfw_prot_index[51].table_4 = 0xfc21353c
&eth2_ec->rfw_prot_index[52].table_1 = 0xfc213540
&eth2_ec->rfw_prot_index[52].table_2 = 0xfc213544
&eth2_ec->rfw_prot_index[52].table_3 = 0xfc213548
&eth2_ec->rfw_prot_index[52].table_4 = 0xfc21354c
&eth2_ec->rfw_prot_index[53].table_1 = 0xfc213550
&eth2_ec->rfw_prot_index[53].table_2 = 0xfc213554
&eth2_ec->rfw_prot_index[53].table_3 = 0xfc213558
&eth2_ec->rfw_prot_index[53].table_4 = 0xfc21355c
&eth2_ec->rfw_prot_index[54].table_1 = 0xfc213560
&eth2_ec->rfw_prot_index[54].table_2 = 0xfc213564
&eth2_ec->rfw_prot_index[54].table_3 = 0xfc213568
&eth2_ec->rfw_prot_index[54].table_4 = 0xfc21356c
&eth2_ec->rfw_prot_index[55].table_1 = 0xfc213570
&eth2_ec->rfw_prot_index[55].table_2 = 0xfc213574
&eth2_ec->rfw_prot_index[55].table_3 = 0xfc213578
&eth2_ec->rfw_prot_index[55].table_4 = 0xfc21357c
&eth2_ec->rfw_prot_index[56].table_1 = 0xfc213580
&eth2_ec->rfw_prot_index[56].table_2 = 0xfc213584
&eth2_ec->rfw_prot_index[56].table_3 = 0xfc213588
&eth2_ec->rfw_prot_index[56].table_4 = 0xfc21358c
&eth2_ec->rfw_prot_index[57].table_1 = 0xfc213590
&eth2_ec->rfw_prot_index[57].table_2 = 0xfc213594
&eth2_ec->rfw_prot_index[57].table_3 = 0xfc213598
&eth2_ec->rfw_prot_index[57].table_4 = 0xfc21359c
&eth2_ec->rfw_prot_index[58].table_1 = 0xfc2135a0
&eth2_ec->rfw_prot_index[58].table_2 = 0xfc2135a4
&eth2_ec->rfw_prot_index[58].table_3 = 0xfc2135a8
&eth2_ec->rfw_prot_index[58].table_4 = 0xfc2135ac
&eth2_ec->rfw_prot_index[59].table_1 = 0xfc2135b0
&eth2_ec->rfw_prot_index[59].table_2 = 0xfc2135b4
&eth2_ec->rfw_prot_index[59].table_3 = 0xfc2135b8
&eth2_ec->rfw_prot_index[59].table_4 = 0xfc2135bc
&eth2_ec->rfw_prot_index[60].table_1 = 0xfc2135c0
&eth2_ec->rfw_prot_index[60].table_2 = 0xfc2135c4
&eth2_ec->rfw_prot_index[60].table_3 = 0xfc2135c8
&eth2_ec->rfw_prot_index[60].table_4 = 0xfc2135cc
&eth2_ec->rfw_prot_index[61].table_1 = 0xfc2135d0
&eth2_ec->rfw_prot_index[61].table_2 = 0xfc2135d4
&eth2_ec->rfw_prot_index[61].table_3 = 0xfc2135d8
&eth2_ec->rfw_prot_index[61].table_4 = 0xfc2135dc
&eth2_ec->rfw_prot_index[62].table_1 = 0xfc2135e0
&eth2_ec->rfw_prot_index[62].table_2 = 0xfc2135e4
&eth2_ec->rfw_prot_index[62].table_3 = 0xfc2135e8
&eth2_ec->rfw_prot_index[62].table_4 = 0xfc2135ec
&eth2_ec->rfw_prot_index[63].table_1 = 0xfc2135f0
&eth2_ec->rfw_prot_index[63].table_2 = 0xfc2135f4
&eth2_ec->rfw_prot_index[63].table_3 = 0xfc2135f8
&eth2_ec->rfw_prot_index[63].table_4 = 0xfc2135fc
&eth2_ec->udp_len[0].insertion_offset_table = 0xfc213a30
&eth2_ec->udp_len[1].insertion_offset_table = 0xfc213a34
&eth2_ec->udp_len[2].insertion_offset_table = 0xfc213a38
&eth2_ec->udp_len[3].insertion_offset_table = 0xfc213a3c
&eth2_ec->udp_len[4].insertion_offset_table = 0xfc213a40
&eth2_ec->udp_len[5].insertion_offset_table = 0xfc213a44
&eth2_ec->udp_len[6].insertion_offset_table = 0xfc213a48
&eth2_ec->udp_len[7].insertion_offset_table = 0xfc213a4c
&eth2_ec->udp_len[8].insertion_offset_table = 0xfc213a50
&eth2_ec->udp_len[9].insertion_offset_table = 0xfc213a54
&eth2_ec->udp_len[10].insertion_offset_table = 0xfc213a58
&eth2_ec->udp_len[11].insertion_offset_table = 0xfc213a5c
&eth2_ec->udp_len[12].insertion_offset_table = 0xfc213a60
&eth2_ec->udp_len[13].insertion_offset_table = 0xfc213a64
&eth2_ec->udp_len[14].insertion_offset_table = 0xfc213a68
&eth2_ec->udp_len[15].insertion_offset_table = 0xfc213a6c
&eth2_ec->udp_len_insertion.offset_from_sop0 = 0xfc213a70
&eth2_ec->udp_len_insertion.offset_from_sop1 = 0xfc213a74
&eth2_ec->udp_len_insertion.offset_from_sop2 = 0xfc213a78
&eth2_ec->udp_len_insertion.mask = 0xfc213a7c
&eth2_ec->udp_len_insertion.enable = 0xfc213a80
&eth2_ec->tmi_v4.protocol_number = 0xfc213c80
&eth2_ec->crdt_os2sr_wr.req = 0xfc213d00
&eth2_ec->crdt_os2sr_wr.res = 0xfc213d04
&eth2_ec->spare[0].zero = 0xfc213e80
&eth2_ec->spare[0].one = 0xfc213e84
&eth2_ec->spare[1].zero = 0xfc213e88
&eth2_ec->spare[1].one = 0xfc213e8c
&eth2_ec->spare[2].zero = 0xfc213e90
&eth2_ec->spare[2].one = 0xfc213e94
&eth2_ec->spare[3].zero = 0xfc213e98
&eth2_ec->spare[3].one = 0xfc213e9c
&eth2_ec->spare[4].zero = 0xfc213ea0
&eth2_ec->spare[4].one = 0xfc213ea4
&eth2_ec->spare[5].zero = 0xfc213ea8
&eth2_ec->spare[5].one = 0xfc213eac
&eth2_ec->spare[6].zero = 0xfc213eb0
&eth2_ec->spare[6].one = 0xfc213eb4
&eth2_ec->spare[7].zero = 0xfc213eb8
&eth2_ec->spare[7].one = 0xfc213ebc
&eth2_ec->spare[8].zero = 0xfc213ec0
&eth2_ec->spare[8].one = 0xfc213ec4
&eth2_ec->spare[9].zero = 0xfc213ec8
&eth2_ec->spare[9].one = 0xfc213ecc
&eth2_ec->spare[10].zero = 0xfc213ed0
&eth2_ec->spare[10].one = 0xfc213ed4
&eth2_ec->spare[11].zero = 0xfc213ed8
&eth2_ec->spare[11].one = 0xfc213edc
&eth2_ec->spare[12].zero = 0xfc213ee0
&eth2_ec->spare[12].one = 0xfc213ee4
&eth2_ec->spare[13].zero = 0xfc213ee8
&eth2_ec->spare[13].one = 0xfc213eec
&eth2_ec->spare[14].zero = 0xfc213ef0
&eth2_ec->spare[14].one = 0xfc213ef4
&eth2_ec->spare[15].zero = 0xfc213ef8
&eth2_ec->spare[15].one = 0xfc213efc
&eth2_ec->sec_int_ctrl_mem[0] = 0xfc213f00
&eth2_ec->sec_int_ctrl_mem[1] = 0xfc213f04
&eth2_ec->sec_int_ctrl_mem[2] = 0xfc213f08
&eth2_ec->sec_int_ctrl_mem[3] = 0xfc213f0c
&eth2_ec->sec_int_ctrl_mem[4] = 0xfc213f10
&eth2_ec->sec_int_ctrl_mem[5] = 0xfc213f14
&eth2_ec->sec_int_ctrl_mem[6] = 0xfc213f18
&eth2_ec->sec_int_ctrl_mem[7] = 0xfc213f1c
&eth2_ec->sec_int_ctrl_mem[8] = 0xfc213f20
&eth2_ec->sec_int_ctrl_mem[9] = 0xfc213f24
&eth2_ec->sec_int_ctrl_mem[10] = 0xfc213f28
&eth2_ec->sec_int_ctrl_mem[11] = 0xfc213f2c
&eth2_ec->sec_int_ctrl_mem[12] = 0xfc213f30
&eth2_ec->sec_int_ctrl_mem[13] = 0xfc213f34
&eth2_ec->sec_int_ctrl_mem[14] = 0xfc213f38
&eth2_ec->sec_int_ctrl_mem[15] = 0xfc213f3c
&eth2_ec->sec_int_ctrl_mem[16] = 0xfc213f40
&eth2_ec->sec_int_ctrl_mem[17] = 0xfc213f44
&eth2_ec->sec_int_ctrl_mem[18] = 0xfc213f48
&eth2_ec->sec_int_ctrl_mem[19] = 0xfc213f4c
&eth2_ec->sec_int_ctrl_mem[20] = 0xfc213f50
&eth2_ec->sec_int_ctrl_mem[21] = 0xfc213f54
&eth2_ec->sec_int_ctrl_mem[22] = 0xfc213f58
&eth2_ec->sec_int_ctrl_mem[23] = 0xfc213f5c
&eth2_ec->sec_int_ctrl_mem[24] = 0xfc213f60
&eth2_ec->sec_int_ctrl_mem[25] = 0xfc213f64
&eth2_ec->sec_int_ctrl_mem[26] = 0xfc213f68
&eth2_ec->sec_int_ctrl_mem[27] = 0xfc213f6c
&eth2_ec->sec_int_ctrl_mem[28] = 0xfc213f70
&eth2_ec->sec_int_ctrl_mem[29] = 0xfc213f74
&eth2_ec->sec_int_ctrl_mem[30] = 0xfc213f78
&eth2_ec->sec_int_ctrl_mem[31] = 0xfc213f7c
&eth2_ec->sec_int_ctrl_mem[32] = 0xfc213f80
&eth2_ec->sec_int_ctrl_mem[33] = 0xfc213f84
&eth2_ec->sec_int_ctrl_mem[34] = 0xfc213f88
&eth2_ec->sec_int_ctrl_mem[35] = 0xfc213f8c
&eth2_ec->sec_int_ctrl_mem[36] = 0xfc213f90
&eth2_ec->sec_int_ctrl_mem[37] = 0xfc213f94
&eth2_ec->sec_int_ctrl_mem[38] = 0xfc213f98
&eth2_ec->sec_int_ctrl_mem[39] = 0xfc213f9c
&eth2_ec->sec_int_ctrl_mem[40] = 0xfc213fa0
&eth2_ec->sec_int_ctrl_mem[41] = 0xfc213fa4
&eth2_ec->sec_int_ctrl_mem[42] = 0xfc213fa8
&eth2_ec->sec_int_ctrl_mem[43] = 0xfc213fac
&eth2_ec->sec_int_ctrl_mem[44] = 0xfc213fb0
&eth2_ec->sec_int_ctrl_mem[45] = 0xfc213fb4
&eth2_ec->sec_int_ctrl_mem[46] = 0xfc213fb8
&eth2_ec->sec_int_ctrl_mem[47] = 0xfc213fbc
&eth2_ec->sec_int_ctrl_mem[48] = 0xfc213fc0
&eth2_ec->sec_int_ctrl_mem[49] = 0xfc213fc4
&eth2_ec->sec_int_ctrl_mem[50] = 0xfc213fc8
&eth2_ec->sec_int_ctrl_mem[51] = 0xfc213fcc
&eth2_ec->sec_int_ctrl_mem[52] = 0xfc213fd0
&eth2_ec->sec_int_ctrl_mem[53] = 0xfc213fd4
&eth2_ec->sec_int_ctrl_mem[54] = 0xfc213fd8
&eth2_ec->sec_int_ctrl_mem[55] = 0xfc213fdc
&eth2_ec->sec_int_ctrl_mem[56] = 0xfc213fe0
&eth2_ec->sec_int_ctrl_mem[57] = 0xfc213fe4
&eth2_ec->sec_int_ctrl_mem[58] = 0xfc213fe8
&eth2_ec->sec_int_ctrl_mem[59] = 0xfc213fec
&eth2_ec->sec_int_ctrl_mem[60] = 0xfc213ff0
&eth2_ec->sec_int_ctrl_mem[61] = 0xfc213ff4
&eth2_ec->sec_int_ctrl_mem[62] = 0xfc213ff8
&eth2_ec->sec_int_ctrl_mem[63] = 0xfc213ffc
&eth2_mac->gen.version = 0xfc290000
&eth2_mac->gen.avail = 0xfc290004
&eth2_mac->gen.ch_num = 0xfc290008
&eth2_mac->gen.cfg = 0xfc290010
&eth2_mac->gen.mdio_ctrl_1 = 0xfc290020
&eth2_mac->gen.mdio_1 = 0xfc290024
&eth2_mac->gen.scratch0 = 0xfc290030
&eth2_mac->gen.scratch1 = 0xfc290034
&eth2_mac->gen.led_cfg = 0xfc290050
&eth2_mac->gen.tx_rate_cnt = 0xfc290060
&eth2_mac->gen.tx_rate_cnt_win = 0xfc290064
&eth2_mac->gen.tx_rate_cnt_frame = 0xfc290068
&eth2_mac->gen.tx_rate_cnt_byte = 0xfc29006c
&eth2_mac->gen.rx_rate_cnt = 0xfc290080
&eth2_mac->gen.rx_rate_cnt_win = 0xfc290084
&eth2_mac->gen.rx_rate_cnt_frame = 0xfc290088
&eth2_mac->gen.rx_rate_cnt_byte = 0xfc29008c
&eth2_mac->gen.spare_zero_lo = 0xfc2900f0
&eth2_mac->gen.spare_zero_hi = 0xfc2900f4
&eth2_mac->gen.spare_one_lo = 0xfc2900f8
&eth2_mac->gen.spare_one_hi = 0xfc2900fc
&eth2_mac->int_ctrl_mem[0] = 0xfc290100
&eth2_mac->int_ctrl_mem[1] = 0xfc290104
&eth2_mac->int_ctrl_mem[2] = 0xfc290108
&eth2_mac->int_ctrl_mem[3] = 0xfc29010c
&eth2_mac->int_ctrl_mem[4] = 0xfc290110
&eth2_mac->int_ctrl_mem[5] = 0xfc290114
&eth2_mac->int_ctrl_mem[6] = 0xfc290118
&eth2_mac->int_ctrl_mem[7] = 0xfc29011c
&eth2_mac->int_ctrl_mem[8] = 0xfc290120
&eth2_mac->int_ctrl_mem[9] = 0xfc290124
&eth2_mac->int_ctrl_mem[10] = 0xfc290128
&eth2_mac->int_ctrl_mem[11] = 0xfc29012c
&eth2_mac->int_ctrl_mem[12] = 0xfc290130
&eth2_mac->int_ctrl_mem[13] = 0xfc290134
&eth2_mac->int_ctrl_mem[14] = 0xfc290138
&eth2_mac->int_ctrl_mem[15] = 0xfc29013c
&eth2_mac->int_ctrl_mem[16] = 0xfc290140
&eth2_mac->int_ctrl_mem[17] = 0xfc290144
&eth2_mac->int_ctrl_mem[18] = 0xfc290148
&eth2_mac->int_ctrl_mem[19] = 0xfc29014c
&eth2_mac->int_ctrl_mem[20] = 0xfc290150
&eth2_mac->int_ctrl_mem[21] = 0xfc290154
&eth2_mac->int_ctrl_mem[22] = 0xfc290158
&eth2_mac->int_ctrl_mem[23] = 0xfc29015c
&eth2_mac->int_ctrl_mem[24] = 0xfc290160
&eth2_mac->int_ctrl_mem[25] = 0xfc290164
&eth2_mac->int_ctrl_mem[26] = 0xfc290168
&eth2_mac->int_ctrl_mem[27] = 0xfc29016c
&eth2_mac->int_ctrl_mem[28] = 0xfc290170
&eth2_mac->int_ctrl_mem[29] = 0xfc290174
&eth2_mac->int_ctrl_mem[30] = 0xfc290178
&eth2_mac->int_ctrl_mem[31] = 0xfc29017c
&eth2_mac->int_ctrl_mem[32] = 0xfc290180
&eth2_mac->int_ctrl_mem[33] = 0xfc290184
&eth2_mac->int_ctrl_mem[34] = 0xfc290188
&eth2_mac->int_ctrl_mem[35] = 0xfc29018c
&eth2_mac->int_ctrl_mem[36] = 0xfc290190
&eth2_mac->int_ctrl_mem[37] = 0xfc290194
&eth2_mac->int_ctrl_mem[38] = 0xfc290198
&eth2_mac->int_ctrl_mem[39] = 0xfc29019c
&eth2_mac->int_ctrl_mem[40] = 0xfc2901a0
&eth2_mac->int_ctrl_mem[41] = 0xfc2901a4
&eth2_mac->int_ctrl_mem[42] = 0xfc2901a8
&eth2_mac->int_ctrl_mem[43] = 0xfc2901ac
&eth2_mac->int_ctrl_mem[44] = 0xfc2901b0
&eth2_mac->int_ctrl_mem[45] = 0xfc2901b4
&eth2_mac->int_ctrl_mem[46] = 0xfc2901b8
&eth2_mac->int_ctrl_mem[47] = 0xfc2901bc
&eth2_mac->int_ctrl_mem[48] = 0xfc2901c0
&eth2_mac->int_ctrl_mem[49] = 0xfc2901c4
&eth2_mac->int_ctrl_mem[50] = 0xfc2901c8
&eth2_mac->int_ctrl_mem[51] = 0xfc2901cc
&eth2_mac->int_ctrl_mem[52] = 0xfc2901d0
&eth2_mac->int_ctrl_mem[53] = 0xfc2901d4
&eth2_mac->int_ctrl_mem[54] = 0xfc2901d8
&eth2_mac->int_ctrl_mem[55] = 0xfc2901dc
&eth2_mac->int_ctrl_mem[56] = 0xfc2901e0
&eth2_mac->int_ctrl_mem[57] = 0xfc2901e4
&eth2_mac->int_ctrl_mem[58] = 0xfc2901e8
&eth2_mac->int_ctrl_mem[59] = 0xfc2901ec
&eth2_mac->int_ctrl_mem[60] = 0xfc2901f0
&eth2_mac->int_ctrl_mem[61] = 0xfc2901f4
&eth2_mac->int_ctrl_mem[62] = 0xfc2901f8
&eth2_mac->int_ctrl_mem[63] = 0xfc2901fc
&eth2_mac->mtip.pcs_100g_addr = 0xfc290200
&eth2_mac->mtip.pcs_100g_data = 0xfc290204
&eth2_mac->mtip.mac_100g_addr = 0xfc290210
&eth2_mac->mtip.mac_100g_data = 0xfc290214
&eth2_mac->mtip.pcs_50g_addr = 0xfc290220
&eth2_mac->mtip.pcs_50g_data = 0xfc290224
&eth2_mac->mtip.mac_50g_addr = 0xfc290230
&eth2_mac->mtip.mac_50g_data = 0xfc290234
&eth2_mac->mtip.an_lt_0_addr = 0xfc290240
&eth2_mac->mtip.an_lt_0_data = 0xfc290244
&eth2_mac->mtip.an_lt_1_addr = 0xfc290248
&eth2_mac->mtip.an_lt_1_data = 0xfc29024c
&eth2_mac->mtip.an_lt_2_addr = 0xfc290250
&eth2_mac->mtip.an_lt_2_data = 0xfc290254
&eth2_mac->mtip.an_lt_3_addr = 0xfc290258
&eth2_mac->mtip.an_lt_3_data = 0xfc29025c
&eth2_mac->stat_pcs.align_lock = 0xfc290300
&eth2_mac->stat_pcs.block_lock_bus = 0xfc290304
&eth2_mac->stat_pcs.block_lock_bit = 0xfc290308
&eth2_mac->stat_pcs.link_status = 0xfc29030c
&eth2_mac->stat_pcs.xl_link_status0 = 0xfc290320
&eth2_mac->stat_pcs.xl_link_status1 = 0xfc290324
&eth2_mac->stat_pcs.xl_link_status2 = 0xfc290328
&eth2_mac->stat_pcs.xl_link_status3 = 0xfc29032c
&eth2_mac->stat_pcs.amps_lock0 = 0xfc290340
&eth2_mac->stat_pcs.amps_lock1 = 0xfc290344
&eth2_mac->stat_pcs.amps_lock2 = 0xfc290348
&eth2_mac->stat_pcs.amps_lock3 = 0xfc29034c
&eth2_mac->stat_pcs.rsfec_aligned0 = 0xfc290360
&eth2_mac->stat_pcs.rsfec_aligned1 = 0xfc290364
&eth2_mac->stat_pcs.rsfec_aligned2 = 0xfc290368
&eth2_mac->stat_pcs.rsfec_aligned3 = 0xfc29036c
&eth2_mac->stat_pcs.fec_locked_0 = 0xfc290380
&eth2_mac->stat_pcs.fec_locked_1 = 0xfc290384
&eth2_mac->stat_pcs.fec_locked_2 = 0xfc290388
&eth2_mac->stat_pcs.fec_locked_3 = 0xfc29038c
&eth2_mac->stat_pcs.fec_locked_4 = 0xfc290390
&eth2_mac->stat_pcs.fec_locked_5 = 0xfc290394
&eth2_mac->stat_pcs.fec_locked_6 = 0xfc290398
&eth2_mac->stat_pcs.fec_locked_7 = 0xfc29039c
&eth2_mac->stat_pcs.fec_cerr_0 = 0xfc2903b0
&eth2_mac->stat_pcs.fec_cerr_1 = 0xfc2903b4
&eth2_mac->stat_pcs.fec_cerr_2 = 0xfc2903b8
&eth2_mac->stat_pcs.fec_cerr_3 = 0xfc2903bc
&eth2_mac->stat_pcs.fec_cerr_4 = 0xfc2903c0
&eth2_mac->stat_pcs.fec_cerr_5 = 0xfc2903c4
&eth2_mac->stat_pcs.fec_cerr_6 = 0xfc2903c8
&eth2_mac->stat_pcs.fec_cerr_7 = 0xfc2903cc
&eth2_mac->stat_pcs.fec_ncerr_0 = 0xfc2903e0
&eth2_mac->stat_pcs.fec_ncerr_1 = 0xfc2903e4
&eth2_mac->stat_pcs.fec_ncerr_2 = 0xfc2903e8
&eth2_mac->stat_pcs.fec_ncerr_3 = 0xfc2903ec
&eth2_mac->stat_pcs.fec_ncerr_4 = 0xfc2903f0
&eth2_mac->stat_pcs.fec_ncerr_5 = 0xfc2903f4
&eth2_mac->stat_pcs.fec_ncerr_6 = 0xfc2903f8
&eth2_mac->stat_pcs.fec_ncerr_7 = 0xfc2903fc
&eth2_mac->gen_v4.afifo_ctrl = 0xfc290500
&eth2_mac->gen_v4.tx_afifo_cfg_1 = 0xfc290504
&eth2_mac->gen_v4.tx_afifo_cfg_2 = 0xfc290508
&eth2_mac->gen_v4.tx_afifo_cfg_3 = 0xfc29050c
&eth2_mac->gen_v4.tx_afifo_cfg_4 = 0xfc290510
&eth2_mac->gen_v4.tx_afifo_cfg_5 = 0xfc290514
&eth2_mac->gen_v4.rx_afifo_cfg_1 = 0xfc290518
&eth2_mac->gen_v4.rx_afifo_cfg_2 = 0xfc29051c
&eth2_mac->gen_v4.rx_afifo_cfg_3 = 0xfc290520
&eth2_mac->gen_v4.rx_afifo_cfg_4 = 0xfc290524
&eth2_mac->gen_v4.rx_afifo_cfg_5 = 0xfc290528
&eth2_mac->gen_v4.mac = 0xfc290530
&eth2_mac->gen_v4.pcs_eee_pin_cfg = 0xfc290540
&eth2_mac->gen_v4.pcs_eee_pin_status = 0xfc290544
&eth2_mac->gen_v4.pcs_50g_pin_cfg = 0xfc290550
&eth2_mac->gen_v4.pcs_50g_pin_status = 0xfc290554
&eth2_mac->gen_v4.mac_100g_pin_cfg = 0xfc290560
&eth2_mac->gen_v4.mac_100g_pin_status = 0xfc290564
&eth2_mac->gen_v4.mac_50g_pin_cfg = 0xfc290570
&eth2_mac->gen_v4.mac_50g_pin_status = 0xfc290574
&eth2_mac->gen_v4.mac_100g_vlan01 = 0xfc290580
&eth2_mac->gen_v4.mac_100g_vlan23 = 0xfc290584
&eth2_mac->gen_v4.mac_100g_vlan45 = 0xfc290588
&eth2_mac->gen_v4.mac_100g_vlan67 = 0xfc29058c
&eth2_mac->gen_v4.tx_preamble_cfg_high = 0xfc2905a0
&eth2_mac->gen_v4.tx_preamble_cfg_low = 0xfc2905a4
&eth2_mac->gen_v4.rx_preamble_status_high = 0xfc2905b0
&eth2_mac->gen_v4.rx_preamble_status_low = 0xfc2905b4
&eth2_mac->gen_v4.stat_cfg_mac_100g = 0xfc2905c0
&eth2_mac->gen_v4.stat_cfg_mac_50g = 0xfc2905c4
&eth2_mac->gen_v4.stat_cfg_eee = 0xfc2905c8
&eth2_mac->gen_v4.int_cfg_lmac = 0xfc2905d0
&eth2_mac->gen_v4.int_cfg_cmac = 0xfc2905d4
&eth2_mac->gen_v4.int_cfg = 0xfc2905d8
&eth2_mac->stat.tx_afifo_in_pkt = 0xfc290600
&eth2_mac->stat.tx_afifo_in_short_pkt = 0xfc290604
&eth2_mac->stat.tx_afifo_in_long_pkt = 0xfc290608
&eth2_mac->stat.tx_afifo_out_pkt = 0xfc29060c
&eth2_mac->stat.tx_afifo_out_short_pkt = 0xfc290610
&eth2_mac->stat.tx_afifo_out_long_pkt = 0xfc290614
&eth2_mac->stat.tx_afifo_out_drop_pkt = 0xfc290618
&eth2_mac->stat.rx_afifo_in_pkt = 0xfc290620
&eth2_mac->stat.rx_afifo_in_short_pkt = 0xfc290624
&eth2_mac->stat.rx_afifo_in_long_pkt = 0xfc290628
&eth2_mac->stat.rx_afifo_out_pkt = 0xfc29062c
&eth2_mac->stat.rx_afifo_out_short_pkt = 0xfc290630
&eth2_mac->stat.rx_afifo_out_long_pkt = 0xfc290634
&eth2_mac->stat.rx_afifo_out_drop_pkt = 0xfc290638
&eth2_mac->stat.mac_100g_tx_underflow = 0xfc290650
&eth2_mac->stat.mac_100g_rx_overflow = 0xfc290654
&eth2_mac->stat.mac_100g_rem_fault = 0xfc290658
&eth2_mac->stat.mac_100g_loc_fault = 0xfc29065c
&eth2_mac->stat.mac_100g_lpi_ind = 0xfc290660
&eth2_mac->stat.mac_100g_ff_tx_pfc_ack = 0xfc290664
&eth2_mac->stat.mac_50g_tx_underflow = 0xfc290680
&eth2_mac->stat.mac_50g_rx_overflow = 0xfc290684
&eth2_mac->stat.mac_50g_li_fault = 0xfc290688
&eth2_mac->stat.mac_50g_rem_fault = 0xfc29068c
&eth2_mac->stat.mac_50g_loc_fault = 0xfc290690
&eth2_mac->stat.mac_50g_reg_lowp = 0xfc290694
&eth2_mac->stat.eee_ec_active = 0xfc2906b0
&eth2_mac->stat.eee_rx_lpi_active = 0xfc2906b4
&eth2_mac->stat.tx_afifo_in_eop_err = 0xfc2906c0
&eth2_mac->stat.tx_afifo_in_sop_err = 0xfc2906c4
&eth2_mac->stat.tx_afifo_out_eop_err = 0xfc2906c8
&eth2_mac->stat.rx_afifo_in_eop_err = 0xfc2906d0
&eth2_mac->stat.rx_afifo_in_sop_err = 0xfc2906d4
&eth2_mac->stat.rx_afifo_out_eop_err = 0xfc2906d8
&eth2_mac->gen_v4_sr.pcs_all_pin_status = 0xfc290704
&eth2_mac->gen_v4_sr.pcs_100g_pin_status = 0xfc290714
&eth2_mac->gen_v4_sr.pcs_fec_pin_status = 0xfc290724
&eth2_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc2b0100
&eth2_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc2b0104
&eth2_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc2b0108
&eth2_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc2b010c
&eth2_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc2b0110
&eth2_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc2b0114
&eth2_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc2b0118
&eth2_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc2b011c
&eth2_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc2b0120
&eth2_udma0->m2s.axi_m2s.ostand_cfg = 0xfc2b0124
&eth2_udma0->m2s.m2s.state = 0xfc2b0200
&eth2_udma0->m2s.m2s.change_state = 0xfc2b0204
&eth2_udma0->m2s.m2s.err_log_mask = 0xfc2b020c
&eth2_udma0->m2s.m2s.log_0 = 0xfc2b0214
&eth2_udma0->m2s.m2s.log_1 = 0xfc2b0218
&eth2_udma0->m2s.m2s.log_2 = 0xfc2b021c
&eth2_udma0->m2s.m2s.log_3 = 0xfc2b0220
&eth2_udma0->m2s.m2s.clear_err_log = 0xfc2b0224
&eth2_udma0->m2s.m2s.data_fifo_status = 0xfc2b0228
&eth2_udma0->m2s.m2s.header_fifo_status = 0xfc2b022c
&eth2_udma0->m2s.m2s.unack_fifo_status = 0xfc2b0230
&eth2_udma0->m2s.m2s.indirect_ctrl = 0xfc2b0234
&eth2_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc2b0238
&eth2_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc2b023c
&eth2_udma0->m2s.m2s.sel_rate_limit_status = 0xfc2b0240
&eth2_udma0->m2s.m2s.sel_dwrr_status = 0xfc2b0244
&eth2_udma0->m2s.m2s.clear_ctrl = 0xfc2b0248
&eth2_udma0->m2s.m2s.check_en = 0xfc2b024c
&eth2_udma0->m2s.m2s.fifo_en = 0xfc2b0250
&eth2_udma0->m2s.m2s.cfg_len = 0xfc2b0254
&eth2_udma0->m2s.m2s.stream_cfg = 0xfc2b0258
&eth2_udma0->m2s.m2s.pref_queue_en = 0xfc2b025c
&eth2_udma0->m2s.m2s.stream_cfg2 = 0xfc2b0260
&eth2_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc2b0300
&eth2_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc2b0304
&eth2_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc2b0308
&eth2_udma0->m2s.m2s_rd.data_cfg = 0xfc2b0310
&eth2_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc2b0340
&eth2_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc2b0344
&eth2_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc2b0380
&eth2_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc2b0384
&eth2_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc2b0388
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc2b03c0
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc2b03c4
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc2b03c8
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc2b03cc
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc2b03d0
&eth2_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc2b03d4
&eth2_udma0->m2s.m2s_comp.cfg_1c = 0xfc2b0400
&eth2_udma0->m2s.m2s_comp.cfg_coal = 0xfc2b0404
&eth2_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc2b0408
&eth2_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc2b040c
&eth2_udma0->m2s.m2s_stat.cfg_st = 0xfc2b0500
&eth2_udma0->m2s.m2s_stat.tx_pkt = 0xfc2b0504
&eth2_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc2b0508
&eth2_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc2b050c
&eth2_udma0->m2s.m2s_stat.prefed_desc = 0xfc2b0510
&eth2_udma0->m2s.m2s_stat.comp_pkt = 0xfc2b0514
&eth2_udma0->m2s.m2s_stat.comp_desc = 0xfc2b0518
&eth2_udma0->m2s.m2s_stat.ack_pkts = 0xfc2b051c
&eth2_udma0->m2s.m2s_feature.reg_1 = 0xfc2b0600
&eth2_udma0->m2s.m2s_feature.dma_version = 0xfc2b0604
&eth2_udma0->m2s.m2s_feature.reg_3 = 0xfc2b0608
&eth2_udma0->m2s.m2s_feature.reg_4 = 0xfc2b060c
&eth2_udma0->m2s.m2s_feature.reg_5 = 0xfc2b0610
&eth2_udma0->m2s.m2s_feature.reg_6 = 0xfc2b0614
&eth2_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc2b1000
&eth2_udma0->m2s.m2s_q[0].cfg = 0xfc2b1020
&eth2_udma0->m2s.m2s_q[0].status = 0xfc2b1024
&eth2_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc2b1028
&eth2_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc2b102c
&eth2_udma0->m2s.m2s_q[0].tdrl = 0xfc2b1030
&eth2_udma0->m2s.m2s_q[0].tdrhp = 0xfc2b1034
&eth2_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc2b1038
&eth2_udma0->m2s.m2s_q[0].tdrtp = 0xfc2b103c
&eth2_udma0->m2s.m2s_q[0].tdcp = 0xfc2b1040
&eth2_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc2b1044
&eth2_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc2b1048
&eth2_udma0->m2s.m2s_q[0].tcrhp = 0xfc2b104c
&eth2_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc2b1050
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc2b1060
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc2b1064
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc2b1068
&eth2_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc2b106c
&eth2_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc2b1070
&eth2_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc2b1074
&eth2_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc2b1080
&eth2_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc2b1084
&eth2_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc2b1088
&eth2_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc2b108c
&eth2_udma0->m2s.m2s_q[0].comp_cfg = 0xfc2b10a0
&eth2_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc2b10b0
&eth2_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc2b10c0
&eth2_udma0->m2s.m2s_q[0].read_data_snp = 0xfc2b10d0
&eth2_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc2b2000
&eth2_udma0->m2s.m2s_q[1].cfg = 0xfc2b2020
&eth2_udma0->m2s.m2s_q[1].status = 0xfc2b2024
&eth2_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc2b2028
&eth2_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc2b202c
&eth2_udma0->m2s.m2s_q[1].tdrl = 0xfc2b2030
&eth2_udma0->m2s.m2s_q[1].tdrhp = 0xfc2b2034
&eth2_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc2b2038
&eth2_udma0->m2s.m2s_q[1].tdrtp = 0xfc2b203c
&eth2_udma0->m2s.m2s_q[1].tdcp = 0xfc2b2040
&eth2_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc2b2044
&eth2_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc2b2048
&eth2_udma0->m2s.m2s_q[1].tcrhp = 0xfc2b204c
&eth2_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc2b2050
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc2b2060
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc2b2064
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc2b2068
&eth2_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc2b206c
&eth2_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc2b2070
&eth2_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc2b2074
&eth2_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc2b2080
&eth2_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc2b2084
&eth2_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc2b2088
&eth2_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc2b208c
&eth2_udma0->m2s.m2s_q[1].comp_cfg = 0xfc2b20a0
&eth2_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc2b20b0
&eth2_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc2b20c0
&eth2_udma0->m2s.m2s_q[1].read_data_snp = 0xfc2b20d0
&eth2_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc2b3000
&eth2_udma0->m2s.m2s_q[2].cfg = 0xfc2b3020
&eth2_udma0->m2s.m2s_q[2].status = 0xfc2b3024
&eth2_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc2b3028
&eth2_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc2b302c
&eth2_udma0->m2s.m2s_q[2].tdrl = 0xfc2b3030
&eth2_udma0->m2s.m2s_q[2].tdrhp = 0xfc2b3034
&eth2_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc2b3038
&eth2_udma0->m2s.m2s_q[2].tdrtp = 0xfc2b303c
&eth2_udma0->m2s.m2s_q[2].tdcp = 0xfc2b3040
&eth2_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc2b3044
&eth2_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc2b3048
&eth2_udma0->m2s.m2s_q[2].tcrhp = 0xfc2b304c
&eth2_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc2b3050
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc2b3060
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc2b3064
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc2b3068
&eth2_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc2b306c
&eth2_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc2b3070
&eth2_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc2b3074
&eth2_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc2b3080
&eth2_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc2b3084
&eth2_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc2b3088
&eth2_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc2b308c
&eth2_udma0->m2s.m2s_q[2].comp_cfg = 0xfc2b30a0
&eth2_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc2b30b0
&eth2_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc2b30c0
&eth2_udma0->m2s.m2s_q[2].read_data_snp = 0xfc2b30d0
&eth2_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc2b4000
&eth2_udma0->m2s.m2s_q[3].cfg = 0xfc2b4020
&eth2_udma0->m2s.m2s_q[3].status = 0xfc2b4024
&eth2_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc2b4028
&eth2_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc2b402c
&eth2_udma0->m2s.m2s_q[3].tdrl = 0xfc2b4030
&eth2_udma0->m2s.m2s_q[3].tdrhp = 0xfc2b4034
&eth2_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc2b4038
&eth2_udma0->m2s.m2s_q[3].tdrtp = 0xfc2b403c
&eth2_udma0->m2s.m2s_q[3].tdcp = 0xfc2b4040
&eth2_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc2b4044
&eth2_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc2b4048
&eth2_udma0->m2s.m2s_q[3].tcrhp = 0xfc2b404c
&eth2_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc2b4050
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc2b4060
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc2b4064
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc2b4068
&eth2_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc2b406c
&eth2_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc2b4070
&eth2_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc2b4074
&eth2_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc2b4080
&eth2_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc2b4084
&eth2_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc2b4088
&eth2_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc2b408c
&eth2_udma0->m2s.m2s_q[3].comp_cfg = 0xfc2b40a0
&eth2_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc2b40b0
&eth2_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc2b40c0
&eth2_udma0->m2s.m2s_q[3].read_data_snp = 0xfc2b40d0
&eth2_udma0->m2s.m2s_q[4].desc_pref_cfg = 0xfc2b5000
&eth2_udma0->m2s.m2s_q[4].cfg = 0xfc2b5020
&eth2_udma0->m2s.m2s_q[4].status = 0xfc2b5024
&eth2_udma0->m2s.m2s_q[4].tdrbp_low = 0xfc2b5028
&eth2_udma0->m2s.m2s_q[4].tdrbp_high = 0xfc2b502c
&eth2_udma0->m2s.m2s_q[4].tdrl = 0xfc2b5030
&eth2_udma0->m2s.m2s_q[4].tdrhp = 0xfc2b5034
&eth2_udma0->m2s.m2s_q[4].tdrtp_inc = 0xfc2b5038
&eth2_udma0->m2s.m2s_q[4].tdrtp = 0xfc2b503c
&eth2_udma0->m2s.m2s_q[4].tdcp = 0xfc2b5040
&eth2_udma0->m2s.m2s_q[4].tcrbp_low = 0xfc2b5044
&eth2_udma0->m2s.m2s_q[4].tcrbp_high = 0xfc2b5048
&eth2_udma0->m2s.m2s_q[4].tcrhp = 0xfc2b504c
&eth2_udma0->m2s.m2s_q[4].tcrhp_internal = 0xfc2b5050
&eth2_udma0->m2s.m2s_q[4].rlimit.cfg_1s = 0xfc2b5060
&eth2_udma0->m2s.m2s_q[4].rlimit.cfg_cycle = 0xfc2b5064
&eth2_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_1 = 0xfc2b5068
&eth2_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_2 = 0xfc2b506c
&eth2_udma0->m2s.m2s_q[4].rlimit.sw_ctrl = 0xfc2b5070
&eth2_udma0->m2s.m2s_q[4].rlimit.mask = 0xfc2b5074
&eth2_udma0->m2s.m2s_q[4].dwrr_cfg_1 = 0xfc2b5080
&eth2_udma0->m2s.m2s_q[4].dwrr_cfg_2 = 0xfc2b5084
&eth2_udma0->m2s.m2s_q[4].dwrr_cfg_3 = 0xfc2b5088
&eth2_udma0->m2s.m2s_q[4].dwrr_sw_ctrl = 0xfc2b508c
&eth2_udma0->m2s.m2s_q[4].comp_cfg = 0xfc2b50a0
&eth2_udma0->m2s.m2s_q[4].q_sw_ctrl = 0xfc2b50b0
&eth2_udma0->m2s.m2s_q[4].q_tx_pkt = 0xfc2b50c0
&eth2_udma0->m2s.m2s_q[4].read_data_snp = 0xfc2b50d0
&eth2_udma0->m2s.m2s_q[5].desc_pref_cfg = 0xfc2b6000
&eth2_udma0->m2s.m2s_q[5].cfg = 0xfc2b6020
&eth2_udma0->m2s.m2s_q[5].status = 0xfc2b6024
&eth2_udma0->m2s.m2s_q[5].tdrbp_low = 0xfc2b6028
&eth2_udma0->m2s.m2s_q[5].tdrbp_high = 0xfc2b602c
&eth2_udma0->m2s.m2s_q[5].tdrl = 0xfc2b6030
&eth2_udma0->m2s.m2s_q[5].tdrhp = 0xfc2b6034
&eth2_udma0->m2s.m2s_q[5].tdrtp_inc = 0xfc2b6038
&eth2_udma0->m2s.m2s_q[5].tdrtp = 0xfc2b603c
&eth2_udma0->m2s.m2s_q[5].tdcp = 0xfc2b6040
&eth2_udma0->m2s.m2s_q[5].tcrbp_low = 0xfc2b6044
&eth2_udma0->m2s.m2s_q[5].tcrbp_high = 0xfc2b6048
&eth2_udma0->m2s.m2s_q[5].tcrhp = 0xfc2b604c
&eth2_udma0->m2s.m2s_q[5].tcrhp_internal = 0xfc2b6050
&eth2_udma0->m2s.m2s_q[5].rlimit.cfg_1s = 0xfc2b6060
&eth2_udma0->m2s.m2s_q[5].rlimit.cfg_cycle = 0xfc2b6064
&eth2_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_1 = 0xfc2b6068
&eth2_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_2 = 0xfc2b606c
&eth2_udma0->m2s.m2s_q[5].rlimit.sw_ctrl = 0xfc2b6070
&eth2_udma0->m2s.m2s_q[5].rlimit.mask = 0xfc2b6074
&eth2_udma0->m2s.m2s_q[5].dwrr_cfg_1 = 0xfc2b6080
&eth2_udma0->m2s.m2s_q[5].dwrr_cfg_2 = 0xfc2b6084
&eth2_udma0->m2s.m2s_q[5].dwrr_cfg_3 = 0xfc2b6088
&eth2_udma0->m2s.m2s_q[5].dwrr_sw_ctrl = 0xfc2b608c
&eth2_udma0->m2s.m2s_q[5].comp_cfg = 0xfc2b60a0
&eth2_udma0->m2s.m2s_q[5].q_sw_ctrl = 0xfc2b60b0
&eth2_udma0->m2s.m2s_q[5].q_tx_pkt = 0xfc2b60c0
&eth2_udma0->m2s.m2s_q[5].read_data_snp = 0xfc2b60d0
&eth2_udma0->m2s.m2s_q[6].desc_pref_cfg = 0xfc2b7000
&eth2_udma0->m2s.m2s_q[6].cfg = 0xfc2b7020
&eth2_udma0->m2s.m2s_q[6].status = 0xfc2b7024
&eth2_udma0->m2s.m2s_q[6].tdrbp_low = 0xfc2b7028
&eth2_udma0->m2s.m2s_q[6].tdrbp_high = 0xfc2b702c
&eth2_udma0->m2s.m2s_q[6].tdrl = 0xfc2b7030
&eth2_udma0->m2s.m2s_q[6].tdrhp = 0xfc2b7034
&eth2_udma0->m2s.m2s_q[6].tdrtp_inc = 0xfc2b7038
&eth2_udma0->m2s.m2s_q[6].tdrtp = 0xfc2b703c
&eth2_udma0->m2s.m2s_q[6].tdcp = 0xfc2b7040
&eth2_udma0->m2s.m2s_q[6].tcrbp_low = 0xfc2b7044
&eth2_udma0->m2s.m2s_q[6].tcrbp_high = 0xfc2b7048
&eth2_udma0->m2s.m2s_q[6].tcrhp = 0xfc2b704c
&eth2_udma0->m2s.m2s_q[6].tcrhp_internal = 0xfc2b7050
&eth2_udma0->m2s.m2s_q[6].rlimit.cfg_1s = 0xfc2b7060
&eth2_udma0->m2s.m2s_q[6].rlimit.cfg_cycle = 0xfc2b7064
&eth2_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_1 = 0xfc2b7068
&eth2_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_2 = 0xfc2b706c
&eth2_udma0->m2s.m2s_q[6].rlimit.sw_ctrl = 0xfc2b7070
&eth2_udma0->m2s.m2s_q[6].rlimit.mask = 0xfc2b7074
&eth2_udma0->m2s.m2s_q[6].dwrr_cfg_1 = 0xfc2b7080
&eth2_udma0->m2s.m2s_q[6].dwrr_cfg_2 = 0xfc2b7084
&eth2_udma0->m2s.m2s_q[6].dwrr_cfg_3 = 0xfc2b7088
&eth2_udma0->m2s.m2s_q[6].dwrr_sw_ctrl = 0xfc2b708c
&eth2_udma0->m2s.m2s_q[6].comp_cfg = 0xfc2b70a0
&eth2_udma0->m2s.m2s_q[6].q_sw_ctrl = 0xfc2b70b0
&eth2_udma0->m2s.m2s_q[6].q_tx_pkt = 0xfc2b70c0
&eth2_udma0->m2s.m2s_q[6].read_data_snp = 0xfc2b70d0
&eth2_udma0->m2s.m2s_q[7].desc_pref_cfg = 0xfc2b8000
&eth2_udma0->m2s.m2s_q[7].cfg = 0xfc2b8020
&eth2_udma0->m2s.m2s_q[7].status = 0xfc2b8024
&eth2_udma0->m2s.m2s_q[7].tdrbp_low = 0xfc2b8028
&eth2_udma0->m2s.m2s_q[7].tdrbp_high = 0xfc2b802c
&eth2_udma0->m2s.m2s_q[7].tdrl = 0xfc2b8030
&eth2_udma0->m2s.m2s_q[7].tdrhp = 0xfc2b8034
&eth2_udma0->m2s.m2s_q[7].tdrtp_inc = 0xfc2b8038
&eth2_udma0->m2s.m2s_q[7].tdrtp = 0xfc2b803c
&eth2_udma0->m2s.m2s_q[7].tdcp = 0xfc2b8040
&eth2_udma0->m2s.m2s_q[7].tcrbp_low = 0xfc2b8044
&eth2_udma0->m2s.m2s_q[7].tcrbp_high = 0xfc2b8048
&eth2_udma0->m2s.m2s_q[7].tcrhp = 0xfc2b804c
&eth2_udma0->m2s.m2s_q[7].tcrhp_internal = 0xfc2b8050
&eth2_udma0->m2s.m2s_q[7].rlimit.cfg_1s = 0xfc2b8060
&eth2_udma0->m2s.m2s_q[7].rlimit.cfg_cycle = 0xfc2b8064
&eth2_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_1 = 0xfc2b8068
&eth2_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_2 = 0xfc2b806c
&eth2_udma0->m2s.m2s_q[7].rlimit.sw_ctrl = 0xfc2b8070
&eth2_udma0->m2s.m2s_q[7].rlimit.mask = 0xfc2b8074
&eth2_udma0->m2s.m2s_q[7].dwrr_cfg_1 = 0xfc2b8080
&eth2_udma0->m2s.m2s_q[7].dwrr_cfg_2 = 0xfc2b8084
&eth2_udma0->m2s.m2s_q[7].dwrr_cfg_3 = 0xfc2b8088
&eth2_udma0->m2s.m2s_q[7].dwrr_sw_ctrl = 0xfc2b808c
&eth2_udma0->m2s.m2s_q[7].comp_cfg = 0xfc2b80a0
&eth2_udma0->m2s.m2s_q[7].q_sw_ctrl = 0xfc2b80b0
&eth2_udma0->m2s.m2s_q[7].q_tx_pkt = 0xfc2b80c0
&eth2_udma0->m2s.m2s_q[7].read_data_snp = 0xfc2b80d0
&eth2_udma0->m2s.m2s_q[8].desc_pref_cfg = 0xfc2b9000
&eth2_udma0->m2s.m2s_q[8].cfg = 0xfc2b9020
&eth2_udma0->m2s.m2s_q[8].status = 0xfc2b9024
&eth2_udma0->m2s.m2s_q[8].tdrbp_low = 0xfc2b9028
&eth2_udma0->m2s.m2s_q[8].tdrbp_high = 0xfc2b902c
&eth2_udma0->m2s.m2s_q[8].tdrl = 0xfc2b9030
&eth2_udma0->m2s.m2s_q[8].tdrhp = 0xfc2b9034
&eth2_udma0->m2s.m2s_q[8].tdrtp_inc = 0xfc2b9038
&eth2_udma0->m2s.m2s_q[8].tdrtp = 0xfc2b903c
&eth2_udma0->m2s.m2s_q[8].tdcp = 0xfc2b9040
&eth2_udma0->m2s.m2s_q[8].tcrbp_low = 0xfc2b9044
&eth2_udma0->m2s.m2s_q[8].tcrbp_high = 0xfc2b9048
&eth2_udma0->m2s.m2s_q[8].tcrhp = 0xfc2b904c
&eth2_udma0->m2s.m2s_q[8].tcrhp_internal = 0xfc2b9050
&eth2_udma0->m2s.m2s_q[8].rlimit.cfg_1s = 0xfc2b9060
&eth2_udma0->m2s.m2s_q[8].rlimit.cfg_cycle = 0xfc2b9064
&eth2_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_1 = 0xfc2b9068
&eth2_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_2 = 0xfc2b906c
&eth2_udma0->m2s.m2s_q[8].rlimit.sw_ctrl = 0xfc2b9070
&eth2_udma0->m2s.m2s_q[8].rlimit.mask = 0xfc2b9074
&eth2_udma0->m2s.m2s_q[8].dwrr_cfg_1 = 0xfc2b9080
&eth2_udma0->m2s.m2s_q[8].dwrr_cfg_2 = 0xfc2b9084
&eth2_udma0->m2s.m2s_q[8].dwrr_cfg_3 = 0xfc2b9088
&eth2_udma0->m2s.m2s_q[8].dwrr_sw_ctrl = 0xfc2b908c
&eth2_udma0->m2s.m2s_q[8].comp_cfg = 0xfc2b90a0
&eth2_udma0->m2s.m2s_q[8].q_sw_ctrl = 0xfc2b90b0
&eth2_udma0->m2s.m2s_q[8].q_tx_pkt = 0xfc2b90c0
&eth2_udma0->m2s.m2s_q[8].read_data_snp = 0xfc2b90d0
&eth2_udma0->m2s.m2s_q[9].desc_pref_cfg = 0xfc2ba000
&eth2_udma0->m2s.m2s_q[9].cfg = 0xfc2ba020
&eth2_udma0->m2s.m2s_q[9].status = 0xfc2ba024
&eth2_udma0->m2s.m2s_q[9].tdrbp_low = 0xfc2ba028
&eth2_udma0->m2s.m2s_q[9].tdrbp_high = 0xfc2ba02c
&eth2_udma0->m2s.m2s_q[9].tdrl = 0xfc2ba030
&eth2_udma0->m2s.m2s_q[9].tdrhp = 0xfc2ba034
&eth2_udma0->m2s.m2s_q[9].tdrtp_inc = 0xfc2ba038
&eth2_udma0->m2s.m2s_q[9].tdrtp = 0xfc2ba03c
&eth2_udma0->m2s.m2s_q[9].tdcp = 0xfc2ba040
&eth2_udma0->m2s.m2s_q[9].tcrbp_low = 0xfc2ba044
&eth2_udma0->m2s.m2s_q[9].tcrbp_high = 0xfc2ba048
&eth2_udma0->m2s.m2s_q[9].tcrhp = 0xfc2ba04c
&eth2_udma0->m2s.m2s_q[9].tcrhp_internal = 0xfc2ba050
&eth2_udma0->m2s.m2s_q[9].rlimit.cfg_1s = 0xfc2ba060
&eth2_udma0->m2s.m2s_q[9].rlimit.cfg_cycle = 0xfc2ba064
&eth2_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_1 = 0xfc2ba068
&eth2_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_2 = 0xfc2ba06c
&eth2_udma0->m2s.m2s_q[9].rlimit.sw_ctrl = 0xfc2ba070
&eth2_udma0->m2s.m2s_q[9].rlimit.mask = 0xfc2ba074
&eth2_udma0->m2s.m2s_q[9].dwrr_cfg_1 = 0xfc2ba080
&eth2_udma0->m2s.m2s_q[9].dwrr_cfg_2 = 0xfc2ba084
&eth2_udma0->m2s.m2s_q[9].dwrr_cfg_3 = 0xfc2ba088
&eth2_udma0->m2s.m2s_q[9].dwrr_sw_ctrl = 0xfc2ba08c
&eth2_udma0->m2s.m2s_q[9].comp_cfg = 0xfc2ba0a0
&eth2_udma0->m2s.m2s_q[9].q_sw_ctrl = 0xfc2ba0b0
&eth2_udma0->m2s.m2s_q[9].q_tx_pkt = 0xfc2ba0c0
&eth2_udma0->m2s.m2s_q[9].read_data_snp = 0xfc2ba0d0
&eth2_udma0->m2s.m2s_q[10].desc_pref_cfg = 0xfc2bb000
&eth2_udma0->m2s.m2s_q[10].cfg = 0xfc2bb020
&eth2_udma0->m2s.m2s_q[10].status = 0xfc2bb024
&eth2_udma0->m2s.m2s_q[10].tdrbp_low = 0xfc2bb028
&eth2_udma0->m2s.m2s_q[10].tdrbp_high = 0xfc2bb02c
&eth2_udma0->m2s.m2s_q[10].tdrl = 0xfc2bb030
&eth2_udma0->m2s.m2s_q[10].tdrhp = 0xfc2bb034
&eth2_udma0->m2s.m2s_q[10].tdrtp_inc = 0xfc2bb038
&eth2_udma0->m2s.m2s_q[10].tdrtp = 0xfc2bb03c
&eth2_udma0->m2s.m2s_q[10].tdcp = 0xfc2bb040
&eth2_udma0->m2s.m2s_q[10].tcrbp_low = 0xfc2bb044
&eth2_udma0->m2s.m2s_q[10].tcrbp_high = 0xfc2bb048
&eth2_udma0->m2s.m2s_q[10].tcrhp = 0xfc2bb04c
&eth2_udma0->m2s.m2s_q[10].tcrhp_internal = 0xfc2bb050
&eth2_udma0->m2s.m2s_q[10].rlimit.cfg_1s = 0xfc2bb060
&eth2_udma0->m2s.m2s_q[10].rlimit.cfg_cycle = 0xfc2bb064
&eth2_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_1 = 0xfc2bb068
&eth2_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_2 = 0xfc2bb06c
&eth2_udma0->m2s.m2s_q[10].rlimit.sw_ctrl = 0xfc2bb070
&eth2_udma0->m2s.m2s_q[10].rlimit.mask = 0xfc2bb074
&eth2_udma0->m2s.m2s_q[10].dwrr_cfg_1 = 0xfc2bb080
&eth2_udma0->m2s.m2s_q[10].dwrr_cfg_2 = 0xfc2bb084
&eth2_udma0->m2s.m2s_q[10].dwrr_cfg_3 = 0xfc2bb088
&eth2_udma0->m2s.m2s_q[10].dwrr_sw_ctrl = 0xfc2bb08c
&eth2_udma0->m2s.m2s_q[10].comp_cfg = 0xfc2bb0a0
&eth2_udma0->m2s.m2s_q[10].q_sw_ctrl = 0xfc2bb0b0
&eth2_udma0->m2s.m2s_q[10].q_tx_pkt = 0xfc2bb0c0
&eth2_udma0->m2s.m2s_q[10].read_data_snp = 0xfc2bb0d0
&eth2_udma0->m2s.m2s_q[11].desc_pref_cfg = 0xfc2bc000
&eth2_udma0->m2s.m2s_q[11].cfg = 0xfc2bc020
&eth2_udma0->m2s.m2s_q[11].status = 0xfc2bc024
&eth2_udma0->m2s.m2s_q[11].tdrbp_low = 0xfc2bc028
&eth2_udma0->m2s.m2s_q[11].tdrbp_high = 0xfc2bc02c
&eth2_udma0->m2s.m2s_q[11].tdrl = 0xfc2bc030
&eth2_udma0->m2s.m2s_q[11].tdrhp = 0xfc2bc034
&eth2_udma0->m2s.m2s_q[11].tdrtp_inc = 0xfc2bc038
&eth2_udma0->m2s.m2s_q[11].tdrtp = 0xfc2bc03c
&eth2_udma0->m2s.m2s_q[11].tdcp = 0xfc2bc040
&eth2_udma0->m2s.m2s_q[11].tcrbp_low = 0xfc2bc044
&eth2_udma0->m2s.m2s_q[11].tcrbp_high = 0xfc2bc048
&eth2_udma0->m2s.m2s_q[11].tcrhp = 0xfc2bc04c
&eth2_udma0->m2s.m2s_q[11].tcrhp_internal = 0xfc2bc050
&eth2_udma0->m2s.m2s_q[11].rlimit.cfg_1s = 0xfc2bc060
&eth2_udma0->m2s.m2s_q[11].rlimit.cfg_cycle = 0xfc2bc064
&eth2_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_1 = 0xfc2bc068
&eth2_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_2 = 0xfc2bc06c
&eth2_udma0->m2s.m2s_q[11].rlimit.sw_ctrl = 0xfc2bc070
&eth2_udma0->m2s.m2s_q[11].rlimit.mask = 0xfc2bc074
&eth2_udma0->m2s.m2s_q[11].dwrr_cfg_1 = 0xfc2bc080
&eth2_udma0->m2s.m2s_q[11].dwrr_cfg_2 = 0xfc2bc084
&eth2_udma0->m2s.m2s_q[11].dwrr_cfg_3 = 0xfc2bc088
&eth2_udma0->m2s.m2s_q[11].dwrr_sw_ctrl = 0xfc2bc08c
&eth2_udma0->m2s.m2s_q[11].comp_cfg = 0xfc2bc0a0
&eth2_udma0->m2s.m2s_q[11].q_sw_ctrl = 0xfc2bc0b0
&eth2_udma0->m2s.m2s_q[11].q_tx_pkt = 0xfc2bc0c0
&eth2_udma0->m2s.m2s_q[11].read_data_snp = 0xfc2bc0d0
&eth2_udma0->m2s.m2s_q[12].desc_pref_cfg = 0xfc2bd000
&eth2_udma0->m2s.m2s_q[12].cfg = 0xfc2bd020
&eth2_udma0->m2s.m2s_q[12].status = 0xfc2bd024
&eth2_udma0->m2s.m2s_q[12].tdrbp_low = 0xfc2bd028
&eth2_udma0->m2s.m2s_q[12].tdrbp_high = 0xfc2bd02c
&eth2_udma0->m2s.m2s_q[12].tdrl = 0xfc2bd030
&eth2_udma0->m2s.m2s_q[12].tdrhp = 0xfc2bd034
&eth2_udma0->m2s.m2s_q[12].tdrtp_inc = 0xfc2bd038
&eth2_udma0->m2s.m2s_q[12].tdrtp = 0xfc2bd03c
&eth2_udma0->m2s.m2s_q[12].tdcp = 0xfc2bd040
&eth2_udma0->m2s.m2s_q[12].tcrbp_low = 0xfc2bd044
&eth2_udma0->m2s.m2s_q[12].tcrbp_high = 0xfc2bd048
&eth2_udma0->m2s.m2s_q[12].tcrhp = 0xfc2bd04c
&eth2_udma0->m2s.m2s_q[12].tcrhp_internal = 0xfc2bd050
&eth2_udma0->m2s.m2s_q[12].rlimit.cfg_1s = 0xfc2bd060
&eth2_udma0->m2s.m2s_q[12].rlimit.cfg_cycle = 0xfc2bd064
&eth2_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_1 = 0xfc2bd068
&eth2_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_2 = 0xfc2bd06c
&eth2_udma0->m2s.m2s_q[12].rlimit.sw_ctrl = 0xfc2bd070
&eth2_udma0->m2s.m2s_q[12].rlimit.mask = 0xfc2bd074
&eth2_udma0->m2s.m2s_q[12].dwrr_cfg_1 = 0xfc2bd080
&eth2_udma0->m2s.m2s_q[12].dwrr_cfg_2 = 0xfc2bd084
&eth2_udma0->m2s.m2s_q[12].dwrr_cfg_3 = 0xfc2bd088
&eth2_udma0->m2s.m2s_q[12].dwrr_sw_ctrl = 0xfc2bd08c
&eth2_udma0->m2s.m2s_q[12].comp_cfg = 0xfc2bd0a0
&eth2_udma0->m2s.m2s_q[12].q_sw_ctrl = 0xfc2bd0b0
&eth2_udma0->m2s.m2s_q[12].q_tx_pkt = 0xfc2bd0c0
&eth2_udma0->m2s.m2s_q[12].read_data_snp = 0xfc2bd0d0
&eth2_udma0->m2s.m2s_q[13].desc_pref_cfg = 0xfc2be000
&eth2_udma0->m2s.m2s_q[13].cfg = 0xfc2be020
&eth2_udma0->m2s.m2s_q[13].status = 0xfc2be024
&eth2_udma0->m2s.m2s_q[13].tdrbp_low = 0xfc2be028
&eth2_udma0->m2s.m2s_q[13].tdrbp_high = 0xfc2be02c
&eth2_udma0->m2s.m2s_q[13].tdrl = 0xfc2be030
&eth2_udma0->m2s.m2s_q[13].tdrhp = 0xfc2be034
&eth2_udma0->m2s.m2s_q[13].tdrtp_inc = 0xfc2be038
&eth2_udma0->m2s.m2s_q[13].tdrtp = 0xfc2be03c
&eth2_udma0->m2s.m2s_q[13].tdcp = 0xfc2be040
&eth2_udma0->m2s.m2s_q[13].tcrbp_low = 0xfc2be044
&eth2_udma0->m2s.m2s_q[13].tcrbp_high = 0xfc2be048
&eth2_udma0->m2s.m2s_q[13].tcrhp = 0xfc2be04c
&eth2_udma0->m2s.m2s_q[13].tcrhp_internal = 0xfc2be050
&eth2_udma0->m2s.m2s_q[13].rlimit.cfg_1s = 0xfc2be060
&eth2_udma0->m2s.m2s_q[13].rlimit.cfg_cycle = 0xfc2be064
&eth2_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_1 = 0xfc2be068
&eth2_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_2 = 0xfc2be06c
&eth2_udma0->m2s.m2s_q[13].rlimit.sw_ctrl = 0xfc2be070
&eth2_udma0->m2s.m2s_q[13].rlimit.mask = 0xfc2be074
&eth2_udma0->m2s.m2s_q[13].dwrr_cfg_1 = 0xfc2be080
&eth2_udma0->m2s.m2s_q[13].dwrr_cfg_2 = 0xfc2be084
&eth2_udma0->m2s.m2s_q[13].dwrr_cfg_3 = 0xfc2be088
&eth2_udma0->m2s.m2s_q[13].dwrr_sw_ctrl = 0xfc2be08c
&eth2_udma0->m2s.m2s_q[13].comp_cfg = 0xfc2be0a0
&eth2_udma0->m2s.m2s_q[13].q_sw_ctrl = 0xfc2be0b0
&eth2_udma0->m2s.m2s_q[13].q_tx_pkt = 0xfc2be0c0
&eth2_udma0->m2s.m2s_q[13].read_data_snp = 0xfc2be0d0
&eth2_udma0->m2s.m2s_q[14].desc_pref_cfg = 0xfc2bf000
&eth2_udma0->m2s.m2s_q[14].cfg = 0xfc2bf020
&eth2_udma0->m2s.m2s_q[14].status = 0xfc2bf024
&eth2_udma0->m2s.m2s_q[14].tdrbp_low = 0xfc2bf028
&eth2_udma0->m2s.m2s_q[14].tdrbp_high = 0xfc2bf02c
&eth2_udma0->m2s.m2s_q[14].tdrl = 0xfc2bf030
&eth2_udma0->m2s.m2s_q[14].tdrhp = 0xfc2bf034
&eth2_udma0->m2s.m2s_q[14].tdrtp_inc = 0xfc2bf038
&eth2_udma0->m2s.m2s_q[14].tdrtp = 0xfc2bf03c
&eth2_udma0->m2s.m2s_q[14].tdcp = 0xfc2bf040
&eth2_udma0->m2s.m2s_q[14].tcrbp_low = 0xfc2bf044
&eth2_udma0->m2s.m2s_q[14].tcrbp_high = 0xfc2bf048
&eth2_udma0->m2s.m2s_q[14].tcrhp = 0xfc2bf04c
&eth2_udma0->m2s.m2s_q[14].tcrhp_internal = 0xfc2bf050
&eth2_udma0->m2s.m2s_q[14].rlimit.cfg_1s = 0xfc2bf060
&eth2_udma0->m2s.m2s_q[14].rlimit.cfg_cycle = 0xfc2bf064
&eth2_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_1 = 0xfc2bf068
&eth2_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_2 = 0xfc2bf06c
&eth2_udma0->m2s.m2s_q[14].rlimit.sw_ctrl = 0xfc2bf070
&eth2_udma0->m2s.m2s_q[14].rlimit.mask = 0xfc2bf074
&eth2_udma0->m2s.m2s_q[14].dwrr_cfg_1 = 0xfc2bf080
&eth2_udma0->m2s.m2s_q[14].dwrr_cfg_2 = 0xfc2bf084
&eth2_udma0->m2s.m2s_q[14].dwrr_cfg_3 = 0xfc2bf088
&eth2_udma0->m2s.m2s_q[14].dwrr_sw_ctrl = 0xfc2bf08c
&eth2_udma0->m2s.m2s_q[14].comp_cfg = 0xfc2bf0a0
&eth2_udma0->m2s.m2s_q[14].q_sw_ctrl = 0xfc2bf0b0
&eth2_udma0->m2s.m2s_q[14].q_tx_pkt = 0xfc2bf0c0
&eth2_udma0->m2s.m2s_q[14].read_data_snp = 0xfc2bf0d0
&eth2_udma0->m2s.m2s_q[15].desc_pref_cfg = 0xfc2c0000
&eth2_udma0->m2s.m2s_q[15].cfg = 0xfc2c0020
&eth2_udma0->m2s.m2s_q[15].status = 0xfc2c0024
&eth2_udma0->m2s.m2s_q[15].tdrbp_low = 0xfc2c0028
&eth2_udma0->m2s.m2s_q[15].tdrbp_high = 0xfc2c002c
&eth2_udma0->m2s.m2s_q[15].tdrl = 0xfc2c0030
&eth2_udma0->m2s.m2s_q[15].tdrhp = 0xfc2c0034
&eth2_udma0->m2s.m2s_q[15].tdrtp_inc = 0xfc2c0038
&eth2_udma0->m2s.m2s_q[15].tdrtp = 0xfc2c003c
&eth2_udma0->m2s.m2s_q[15].tdcp = 0xfc2c0040
&eth2_udma0->m2s.m2s_q[15].tcrbp_low = 0xfc2c0044
&eth2_udma0->m2s.m2s_q[15].tcrbp_high = 0xfc2c0048
&eth2_udma0->m2s.m2s_q[15].tcrhp = 0xfc2c004c
&eth2_udma0->m2s.m2s_q[15].tcrhp_internal = 0xfc2c0050
&eth2_udma0->m2s.m2s_q[15].rlimit.cfg_1s = 0xfc2c0060
&eth2_udma0->m2s.m2s_q[15].rlimit.cfg_cycle = 0xfc2c0064
&eth2_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_1 = 0xfc2c0068
&eth2_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_2 = 0xfc2c006c
&eth2_udma0->m2s.m2s_q[15].rlimit.sw_ctrl = 0xfc2c0070
&eth2_udma0->m2s.m2s_q[15].rlimit.mask = 0xfc2c0074
&eth2_udma0->m2s.m2s_q[15].dwrr_cfg_1 = 0xfc2c0080
&eth2_udma0->m2s.m2s_q[15].dwrr_cfg_2 = 0xfc2c0084
&eth2_udma0->m2s.m2s_q[15].dwrr_cfg_3 = 0xfc2c0088
&eth2_udma0->m2s.m2s_q[15].dwrr_sw_ctrl = 0xfc2c008c
&eth2_udma0->m2s.m2s_q[15].comp_cfg = 0xfc2c00a0
&eth2_udma0->m2s.m2s_q[15].q_sw_ctrl = 0xfc2c00b0
&eth2_udma0->m2s.m2s_q[15].q_tx_pkt = 0xfc2c00c0
&eth2_udma0->m2s.m2s_q[15].read_data_snp = 0xfc2c00d0
&eth2_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc2d0100
&eth2_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc2d0104
&eth2_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc2d0108
&eth2_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc2d010c
&eth2_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc2d0110
&eth2_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc2d0114
&eth2_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc2d0118
&eth2_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc2d011c
&eth2_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc2d0120
&eth2_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc2d0124
&eth2_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc2d0128
&eth2_udma0->s2m.s2m.state = 0xfc2d0200
&eth2_udma0->s2m.s2m.change_state = 0xfc2d0204
&eth2_udma0->s2m.s2m.err_log_mask = 0xfc2d020c
&eth2_udma0->s2m.s2m.log_0 = 0xfc2d0214
&eth2_udma0->s2m.s2m.log_1 = 0xfc2d0218
&eth2_udma0->s2m.s2m.log_2 = 0xfc2d021c
&eth2_udma0->s2m.s2m.log_3 = 0xfc2d0220
&eth2_udma0->s2m.s2m.clear_err_log = 0xfc2d0224
&eth2_udma0->s2m.s2m.s_data_fifo_status = 0xfc2d0228
&eth2_udma0->s2m.s2m.s_header_fifo_status = 0xfc2d022c
&eth2_udma0->s2m.s2m.axi_data_fifo_status = 0xfc2d0230
&eth2_udma0->s2m.s2m.unack_fifo_status = 0xfc2d0234
&eth2_udma0->s2m.s2m.indirect_ctrl = 0xfc2d0238
&eth2_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc2d023c
&eth2_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc2d0240
&eth2_udma0->s2m.s2m.clear_ctrl = 0xfc2d0244
&eth2_udma0->s2m.s2m.check_en = 0xfc2d0248
&eth2_udma0->s2m.s2m.fifo_en = 0xfc2d024c
&eth2_udma0->s2m.s2m.stream_cfg = 0xfc2d0250
&eth2_udma0->s2m.s2m.pref_queue_en = 0xfc2d0254
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc2d0300
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc2d0304
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc2d0308
&eth2_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc2d030c
&eth2_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc2d0340
&eth2_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc2d0344
&eth2_udma0->s2m.s2m_comp.cfg_1c = 0xfc2d0380
&eth2_udma0->s2m.s2m_comp.cfg_2c = 0xfc2d0384
&eth2_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc2d038c
&eth2_udma0->s2m.s2m_stat.drop_pkt = 0xfc2d0504
&eth2_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc2d0508
&eth2_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc2d050c
&eth2_udma0->s2m.s2m_stat.prefed_desc = 0xfc2d0510
&eth2_udma0->s2m.s2m_stat.comp_pkt = 0xfc2d0514
&eth2_udma0->s2m.s2m_stat.comp_desc = 0xfc2d0518
&eth2_udma0->s2m.s2m_stat.ack_pkts = 0xfc2d051c
&eth2_udma0->s2m.s2m_feature.reg_1 = 0xfc2d0600
&eth2_udma0->s2m.s2m_feature.reg_2 = 0xfc2d0604
&eth2_udma0->s2m.s2m_feature.reg_3 = 0xfc2d0608
&eth2_udma0->s2m.s2m_feature.reg_4 = 0xfc2d060c
&eth2_udma0->s2m.s2m_feature.reg_5 = 0xfc2d0610
&eth2_udma0->s2m.s2m_feature.reg_6 = 0xfc2d0614
&eth2_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc2d1000
&eth2_udma0->s2m.s2m_q[0].cfg = 0xfc2d1020
&eth2_udma0->s2m.s2m_q[0].status = 0xfc2d1024
&eth2_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc2d1028
&eth2_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc2d102c
&eth2_udma0->s2m.s2m_q[0].rdrl = 0xfc2d1030
&eth2_udma0->s2m.s2m_q[0].rdrhp = 0xfc2d1034
&eth2_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc2d1038
&eth2_udma0->s2m.s2m_q[0].rdrtp = 0xfc2d103c
&eth2_udma0->s2m.s2m_q[0].rdcp = 0xfc2d1040
&eth2_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc2d1044
&eth2_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc2d1048
&eth2_udma0->s2m.s2m_q[0].rcrhp = 0xfc2d104c
&eth2_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc2d1050
&eth2_udma0->s2m.s2m_q[0].comp_cfg = 0xfc2d1054
&eth2_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc2d1058
&eth2_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc2d105c
&eth2_udma0->s2m.s2m_q[0].qos_cfg = 0xfc2d1060
&eth2_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc2d1064
&eth2_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc2d1068
&eth2_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc2d2000
&eth2_udma0->s2m.s2m_q[1].cfg = 0xfc2d2020
&eth2_udma0->s2m.s2m_q[1].status = 0xfc2d2024
&eth2_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc2d2028
&eth2_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc2d202c
&eth2_udma0->s2m.s2m_q[1].rdrl = 0xfc2d2030
&eth2_udma0->s2m.s2m_q[1].rdrhp = 0xfc2d2034
&eth2_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc2d2038
&eth2_udma0->s2m.s2m_q[1].rdrtp = 0xfc2d203c
&eth2_udma0->s2m.s2m_q[1].rdcp = 0xfc2d2040
&eth2_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc2d2044
&eth2_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc2d2048
&eth2_udma0->s2m.s2m_q[1].rcrhp = 0xfc2d204c
&eth2_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc2d2050
&eth2_udma0->s2m.s2m_q[1].comp_cfg = 0xfc2d2054
&eth2_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc2d2058
&eth2_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc2d205c
&eth2_udma0->s2m.s2m_q[1].qos_cfg = 0xfc2d2060
&eth2_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc2d2064
&eth2_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc2d2068
&eth2_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc2d3000
&eth2_udma0->s2m.s2m_q[2].cfg = 0xfc2d3020
&eth2_udma0->s2m.s2m_q[2].status = 0xfc2d3024
&eth2_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc2d3028
&eth2_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc2d302c
&eth2_udma0->s2m.s2m_q[2].rdrl = 0xfc2d3030
&eth2_udma0->s2m.s2m_q[2].rdrhp = 0xfc2d3034
&eth2_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc2d3038
&eth2_udma0->s2m.s2m_q[2].rdrtp = 0xfc2d303c
&eth2_udma0->s2m.s2m_q[2].rdcp = 0xfc2d3040
&eth2_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc2d3044
&eth2_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc2d3048
&eth2_udma0->s2m.s2m_q[2].rcrhp = 0xfc2d304c
&eth2_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc2d3050
&eth2_udma0->s2m.s2m_q[2].comp_cfg = 0xfc2d3054
&eth2_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc2d3058
&eth2_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc2d305c
&eth2_udma0->s2m.s2m_q[2].qos_cfg = 0xfc2d3060
&eth2_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc2d3064
&eth2_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc2d3068
&eth2_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc2d4000
&eth2_udma0->s2m.s2m_q[3].cfg = 0xfc2d4020
&eth2_udma0->s2m.s2m_q[3].status = 0xfc2d4024
&eth2_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc2d4028
&eth2_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc2d402c
&eth2_udma0->s2m.s2m_q[3].rdrl = 0xfc2d4030
&eth2_udma0->s2m.s2m_q[3].rdrhp = 0xfc2d4034
&eth2_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc2d4038
&eth2_udma0->s2m.s2m_q[3].rdrtp = 0xfc2d403c
&eth2_udma0->s2m.s2m_q[3].rdcp = 0xfc2d4040
&eth2_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc2d4044
&eth2_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc2d4048
&eth2_udma0->s2m.s2m_q[3].rcrhp = 0xfc2d404c
&eth2_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc2d4050
&eth2_udma0->s2m.s2m_q[3].comp_cfg = 0xfc2d4054
&eth2_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc2d4058
&eth2_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc2d405c
&eth2_udma0->s2m.s2m_q[3].qos_cfg = 0xfc2d4060
&eth2_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc2d4064
&eth2_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc2d4068
&eth2_udma0->s2m.s2m_q[4].desc_pref_cfg = 0xfc2d5000
&eth2_udma0->s2m.s2m_q[4].cfg = 0xfc2d5020
&eth2_udma0->s2m.s2m_q[4].status = 0xfc2d5024
&eth2_udma0->s2m.s2m_q[4].rdrbp_low = 0xfc2d5028
&eth2_udma0->s2m.s2m_q[4].rdrbp_high = 0xfc2d502c
&eth2_udma0->s2m.s2m_q[4].rdrl = 0xfc2d5030
&eth2_udma0->s2m.s2m_q[4].rdrhp = 0xfc2d5034
&eth2_udma0->s2m.s2m_q[4].rdrtp_inc = 0xfc2d5038
&eth2_udma0->s2m.s2m_q[4].rdrtp = 0xfc2d503c
&eth2_udma0->s2m.s2m_q[4].rdcp = 0xfc2d5040
&eth2_udma0->s2m.s2m_q[4].rcrbp_low = 0xfc2d5044
&eth2_udma0->s2m.s2m_q[4].rcrbp_high = 0xfc2d5048
&eth2_udma0->s2m.s2m_q[4].rcrhp = 0xfc2d504c
&eth2_udma0->s2m.s2m_q[4].rcrhp_internal = 0xfc2d5050
&eth2_udma0->s2m.s2m_q[4].comp_cfg = 0xfc2d5054
&eth2_udma0->s2m.s2m_q[4].comp_cfg_2 = 0xfc2d5058
&eth2_udma0->s2m.s2m_q[4].pkt_cfg = 0xfc2d505c
&eth2_udma0->s2m.s2m_q[4].qos_cfg = 0xfc2d5060
&eth2_udma0->s2m.s2m_q[4].q_sw_ctrl = 0xfc2d5064
&eth2_udma0->s2m.s2m_q[4].q_rx_pkt = 0xfc2d5068
&eth2_udma0->s2m.s2m_q[5].desc_pref_cfg = 0xfc2d6000
&eth2_udma0->s2m.s2m_q[5].cfg = 0xfc2d6020
&eth2_udma0->s2m.s2m_q[5].status = 0xfc2d6024
&eth2_udma0->s2m.s2m_q[5].rdrbp_low = 0xfc2d6028
&eth2_udma0->s2m.s2m_q[5].rdrbp_high = 0xfc2d602c
&eth2_udma0->s2m.s2m_q[5].rdrl = 0xfc2d6030
&eth2_udma0->s2m.s2m_q[5].rdrhp = 0xfc2d6034
&eth2_udma0->s2m.s2m_q[5].rdrtp_inc = 0xfc2d6038
&eth2_udma0->s2m.s2m_q[5].rdrtp = 0xfc2d603c
&eth2_udma0->s2m.s2m_q[5].rdcp = 0xfc2d6040
&eth2_udma0->s2m.s2m_q[5].rcrbp_low = 0xfc2d6044
&eth2_udma0->s2m.s2m_q[5].rcrbp_high = 0xfc2d6048
&eth2_udma0->s2m.s2m_q[5].rcrhp = 0xfc2d604c
&eth2_udma0->s2m.s2m_q[5].rcrhp_internal = 0xfc2d6050
&eth2_udma0->s2m.s2m_q[5].comp_cfg = 0xfc2d6054
&eth2_udma0->s2m.s2m_q[5].comp_cfg_2 = 0xfc2d6058
&eth2_udma0->s2m.s2m_q[5].pkt_cfg = 0xfc2d605c
&eth2_udma0->s2m.s2m_q[5].qos_cfg = 0xfc2d6060
&eth2_udma0->s2m.s2m_q[5].q_sw_ctrl = 0xfc2d6064
&eth2_udma0->s2m.s2m_q[5].q_rx_pkt = 0xfc2d6068
&eth2_udma0->s2m.s2m_q[6].desc_pref_cfg = 0xfc2d7000
&eth2_udma0->s2m.s2m_q[6].cfg = 0xfc2d7020
&eth2_udma0->s2m.s2m_q[6].status = 0xfc2d7024
&eth2_udma0->s2m.s2m_q[6].rdrbp_low = 0xfc2d7028
&eth2_udma0->s2m.s2m_q[6].rdrbp_high = 0xfc2d702c
&eth2_udma0->s2m.s2m_q[6].rdrl = 0xfc2d7030
&eth2_udma0->s2m.s2m_q[6].rdrhp = 0xfc2d7034
&eth2_udma0->s2m.s2m_q[6].rdrtp_inc = 0xfc2d7038
&eth2_udma0->s2m.s2m_q[6].rdrtp = 0xfc2d703c
&eth2_udma0->s2m.s2m_q[6].rdcp = 0xfc2d7040
&eth2_udma0->s2m.s2m_q[6].rcrbp_low = 0xfc2d7044
&eth2_udma0->s2m.s2m_q[6].rcrbp_high = 0xfc2d7048
&eth2_udma0->s2m.s2m_q[6].rcrhp = 0xfc2d704c
&eth2_udma0->s2m.s2m_q[6].rcrhp_internal = 0xfc2d7050
&eth2_udma0->s2m.s2m_q[6].comp_cfg = 0xfc2d7054
&eth2_udma0->s2m.s2m_q[6].comp_cfg_2 = 0xfc2d7058
&eth2_udma0->s2m.s2m_q[6].pkt_cfg = 0xfc2d705c
&eth2_udma0->s2m.s2m_q[6].qos_cfg = 0xfc2d7060
&eth2_udma0->s2m.s2m_q[6].q_sw_ctrl = 0xfc2d7064
&eth2_udma0->s2m.s2m_q[6].q_rx_pkt = 0xfc2d7068
&eth2_udma0->s2m.s2m_q[7].desc_pref_cfg = 0xfc2d8000
&eth2_udma0->s2m.s2m_q[7].cfg = 0xfc2d8020
&eth2_udma0->s2m.s2m_q[7].status = 0xfc2d8024
&eth2_udma0->s2m.s2m_q[7].rdrbp_low = 0xfc2d8028
&eth2_udma0->s2m.s2m_q[7].rdrbp_high = 0xfc2d802c
&eth2_udma0->s2m.s2m_q[7].rdrl = 0xfc2d8030
&eth2_udma0->s2m.s2m_q[7].rdrhp = 0xfc2d8034
&eth2_udma0->s2m.s2m_q[7].rdrtp_inc = 0xfc2d8038
&eth2_udma0->s2m.s2m_q[7].rdrtp = 0xfc2d803c
&eth2_udma0->s2m.s2m_q[7].rdcp = 0xfc2d8040
&eth2_udma0->s2m.s2m_q[7].rcrbp_low = 0xfc2d8044
&eth2_udma0->s2m.s2m_q[7].rcrbp_high = 0xfc2d8048
&eth2_udma0->s2m.s2m_q[7].rcrhp = 0xfc2d804c
&eth2_udma0->s2m.s2m_q[7].rcrhp_internal = 0xfc2d8050
&eth2_udma0->s2m.s2m_q[7].comp_cfg = 0xfc2d8054
&eth2_udma0->s2m.s2m_q[7].comp_cfg_2 = 0xfc2d8058
&eth2_udma0->s2m.s2m_q[7].pkt_cfg = 0xfc2d805c
&eth2_udma0->s2m.s2m_q[7].qos_cfg = 0xfc2d8060
&eth2_udma0->s2m.s2m_q[7].q_sw_ctrl = 0xfc2d8064
&eth2_udma0->s2m.s2m_q[7].q_rx_pkt = 0xfc2d8068
&eth2_udma0->s2m.s2m_q[8].desc_pref_cfg = 0xfc2d9000
&eth2_udma0->s2m.s2m_q[8].cfg = 0xfc2d9020
&eth2_udma0->s2m.s2m_q[8].status = 0xfc2d9024
&eth2_udma0->s2m.s2m_q[8].rdrbp_low = 0xfc2d9028
&eth2_udma0->s2m.s2m_q[8].rdrbp_high = 0xfc2d902c
&eth2_udma0->s2m.s2m_q[8].rdrl = 0xfc2d9030
&eth2_udma0->s2m.s2m_q[8].rdrhp = 0xfc2d9034
&eth2_udma0->s2m.s2m_q[8].rdrtp_inc = 0xfc2d9038
&eth2_udma0->s2m.s2m_q[8].rdrtp = 0xfc2d903c
&eth2_udma0->s2m.s2m_q[8].rdcp = 0xfc2d9040
&eth2_udma0->s2m.s2m_q[8].rcrbp_low = 0xfc2d9044
&eth2_udma0->s2m.s2m_q[8].rcrbp_high = 0xfc2d9048
&eth2_udma0->s2m.s2m_q[8].rcrhp = 0xfc2d904c
&eth2_udma0->s2m.s2m_q[8].rcrhp_internal = 0xfc2d9050
&eth2_udma0->s2m.s2m_q[8].comp_cfg = 0xfc2d9054
&eth2_udma0->s2m.s2m_q[8].comp_cfg_2 = 0xfc2d9058
&eth2_udma0->s2m.s2m_q[8].pkt_cfg = 0xfc2d905c
&eth2_udma0->s2m.s2m_q[8].qos_cfg = 0xfc2d9060
&eth2_udma0->s2m.s2m_q[8].q_sw_ctrl = 0xfc2d9064
&eth2_udma0->s2m.s2m_q[8].q_rx_pkt = 0xfc2d9068
&eth2_udma0->s2m.s2m_q[9].desc_pref_cfg = 0xfc2da000
&eth2_udma0->s2m.s2m_q[9].cfg = 0xfc2da020
&eth2_udma0->s2m.s2m_q[9].status = 0xfc2da024
&eth2_udma0->s2m.s2m_q[9].rdrbp_low = 0xfc2da028
&eth2_udma0->s2m.s2m_q[9].rdrbp_high = 0xfc2da02c
&eth2_udma0->s2m.s2m_q[9].rdrl = 0xfc2da030
&eth2_udma0->s2m.s2m_q[9].rdrhp = 0xfc2da034
&eth2_udma0->s2m.s2m_q[9].rdrtp_inc = 0xfc2da038
&eth2_udma0->s2m.s2m_q[9].rdrtp = 0xfc2da03c
&eth2_udma0->s2m.s2m_q[9].rdcp = 0xfc2da040
&eth2_udma0->s2m.s2m_q[9].rcrbp_low = 0xfc2da044
&eth2_udma0->s2m.s2m_q[9].rcrbp_high = 0xfc2da048
&eth2_udma0->s2m.s2m_q[9].rcrhp = 0xfc2da04c
&eth2_udma0->s2m.s2m_q[9].rcrhp_internal = 0xfc2da050
&eth2_udma0->s2m.s2m_q[9].comp_cfg = 0xfc2da054
&eth2_udma0->s2m.s2m_q[9].comp_cfg_2 = 0xfc2da058
&eth2_udma0->s2m.s2m_q[9].pkt_cfg = 0xfc2da05c
&eth2_udma0->s2m.s2m_q[9].qos_cfg = 0xfc2da060
&eth2_udma0->s2m.s2m_q[9].q_sw_ctrl = 0xfc2da064
&eth2_udma0->s2m.s2m_q[9].q_rx_pkt = 0xfc2da068
&eth2_udma0->s2m.s2m_q[10].desc_pref_cfg = 0xfc2db000
&eth2_udma0->s2m.s2m_q[10].cfg = 0xfc2db020
&eth2_udma0->s2m.s2m_q[10].status = 0xfc2db024
&eth2_udma0->s2m.s2m_q[10].rdrbp_low = 0xfc2db028
&eth2_udma0->s2m.s2m_q[10].rdrbp_high = 0xfc2db02c
&eth2_udma0->s2m.s2m_q[10].rdrl = 0xfc2db030
&eth2_udma0->s2m.s2m_q[10].rdrhp = 0xfc2db034
&eth2_udma0->s2m.s2m_q[10].rdrtp_inc = 0xfc2db038
&eth2_udma0->s2m.s2m_q[10].rdrtp = 0xfc2db03c
&eth2_udma0->s2m.s2m_q[10].rdcp = 0xfc2db040
&eth2_udma0->s2m.s2m_q[10].rcrbp_low = 0xfc2db044
&eth2_udma0->s2m.s2m_q[10].rcrbp_high = 0xfc2db048
&eth2_udma0->s2m.s2m_q[10].rcrhp = 0xfc2db04c
&eth2_udma0->s2m.s2m_q[10].rcrhp_internal = 0xfc2db050
&eth2_udma0->s2m.s2m_q[10].comp_cfg = 0xfc2db054
&eth2_udma0->s2m.s2m_q[10].comp_cfg_2 = 0xfc2db058
&eth2_udma0->s2m.s2m_q[10].pkt_cfg = 0xfc2db05c
&eth2_udma0->s2m.s2m_q[10].qos_cfg = 0xfc2db060
&eth2_udma0->s2m.s2m_q[10].q_sw_ctrl = 0xfc2db064
&eth2_udma0->s2m.s2m_q[10].q_rx_pkt = 0xfc2db068
&eth2_udma0->s2m.s2m_q[11].desc_pref_cfg = 0xfc2dc000
&eth2_udma0->s2m.s2m_q[11].cfg = 0xfc2dc020
&eth2_udma0->s2m.s2m_q[11].status = 0xfc2dc024
&eth2_udma0->s2m.s2m_q[11].rdrbp_low = 0xfc2dc028
&eth2_udma0->s2m.s2m_q[11].rdrbp_high = 0xfc2dc02c
&eth2_udma0->s2m.s2m_q[11].rdrl = 0xfc2dc030
&eth2_udma0->s2m.s2m_q[11].rdrhp = 0xfc2dc034
&eth2_udma0->s2m.s2m_q[11].rdrtp_inc = 0xfc2dc038
&eth2_udma0->s2m.s2m_q[11].rdrtp = 0xfc2dc03c
&eth2_udma0->s2m.s2m_q[11].rdcp = 0xfc2dc040
&eth2_udma0->s2m.s2m_q[11].rcrbp_low = 0xfc2dc044
&eth2_udma0->s2m.s2m_q[11].rcrbp_high = 0xfc2dc048
&eth2_udma0->s2m.s2m_q[11].rcrhp = 0xfc2dc04c
&eth2_udma0->s2m.s2m_q[11].rcrhp_internal = 0xfc2dc050
&eth2_udma0->s2m.s2m_q[11].comp_cfg = 0xfc2dc054
&eth2_udma0->s2m.s2m_q[11].comp_cfg_2 = 0xfc2dc058
&eth2_udma0->s2m.s2m_q[11].pkt_cfg = 0xfc2dc05c
&eth2_udma0->s2m.s2m_q[11].qos_cfg = 0xfc2dc060
&eth2_udma0->s2m.s2m_q[11].q_sw_ctrl = 0xfc2dc064
&eth2_udma0->s2m.s2m_q[11].q_rx_pkt = 0xfc2dc068
&eth2_udma0->s2m.s2m_q[12].desc_pref_cfg = 0xfc2dd000
&eth2_udma0->s2m.s2m_q[12].cfg = 0xfc2dd020
&eth2_udma0->s2m.s2m_q[12].status = 0xfc2dd024
&eth2_udma0->s2m.s2m_q[12].rdrbp_low = 0xfc2dd028
&eth2_udma0->s2m.s2m_q[12].rdrbp_high = 0xfc2dd02c
&eth2_udma0->s2m.s2m_q[12].rdrl = 0xfc2dd030
&eth2_udma0->s2m.s2m_q[12].rdrhp = 0xfc2dd034
&eth2_udma0->s2m.s2m_q[12].rdrtp_inc = 0xfc2dd038
&eth2_udma0->s2m.s2m_q[12].rdrtp = 0xfc2dd03c
&eth2_udma0->s2m.s2m_q[12].rdcp = 0xfc2dd040
&eth2_udma0->s2m.s2m_q[12].rcrbp_low = 0xfc2dd044
&eth2_udma0->s2m.s2m_q[12].rcrbp_high = 0xfc2dd048
&eth2_udma0->s2m.s2m_q[12].rcrhp = 0xfc2dd04c
&eth2_udma0->s2m.s2m_q[12].rcrhp_internal = 0xfc2dd050
&eth2_udma0->s2m.s2m_q[12].comp_cfg = 0xfc2dd054
&eth2_udma0->s2m.s2m_q[12].comp_cfg_2 = 0xfc2dd058
&eth2_udma0->s2m.s2m_q[12].pkt_cfg = 0xfc2dd05c
&eth2_udma0->s2m.s2m_q[12].qos_cfg = 0xfc2dd060
&eth2_udma0->s2m.s2m_q[12].q_sw_ctrl = 0xfc2dd064
&eth2_udma0->s2m.s2m_q[12].q_rx_pkt = 0xfc2dd068
&eth2_udma0->s2m.s2m_q[13].desc_pref_cfg = 0xfc2de000
&eth2_udma0->s2m.s2m_q[13].cfg = 0xfc2de020
&eth2_udma0->s2m.s2m_q[13].status = 0xfc2de024
&eth2_udma0->s2m.s2m_q[13].rdrbp_low = 0xfc2de028
&eth2_udma0->s2m.s2m_q[13].rdrbp_high = 0xfc2de02c
&eth2_udma0->s2m.s2m_q[13].rdrl = 0xfc2de030
&eth2_udma0->s2m.s2m_q[13].rdrhp = 0xfc2de034
&eth2_udma0->s2m.s2m_q[13].rdrtp_inc = 0xfc2de038
&eth2_udma0->s2m.s2m_q[13].rdrtp = 0xfc2de03c
&eth2_udma0->s2m.s2m_q[13].rdcp = 0xfc2de040
&eth2_udma0->s2m.s2m_q[13].rcrbp_low = 0xfc2de044
&eth2_udma0->s2m.s2m_q[13].rcrbp_high = 0xfc2de048
&eth2_udma0->s2m.s2m_q[13].rcrhp = 0xfc2de04c
&eth2_udma0->s2m.s2m_q[13].rcrhp_internal = 0xfc2de050
&eth2_udma0->s2m.s2m_q[13].comp_cfg = 0xfc2de054
&eth2_udma0->s2m.s2m_q[13].comp_cfg_2 = 0xfc2de058
&eth2_udma0->s2m.s2m_q[13].pkt_cfg = 0xfc2de05c
&eth2_udma0->s2m.s2m_q[13].qos_cfg = 0xfc2de060
&eth2_udma0->s2m.s2m_q[13].q_sw_ctrl = 0xfc2de064
&eth2_udma0->s2m.s2m_q[13].q_rx_pkt = 0xfc2de068
&eth2_udma0->s2m.s2m_q[14].desc_pref_cfg = 0xfc2df000
&eth2_udma0->s2m.s2m_q[14].cfg = 0xfc2df020
&eth2_udma0->s2m.s2m_q[14].status = 0xfc2df024
&eth2_udma0->s2m.s2m_q[14].rdrbp_low = 0xfc2df028
&eth2_udma0->s2m.s2m_q[14].rdrbp_high = 0xfc2df02c
&eth2_udma0->s2m.s2m_q[14].rdrl = 0xfc2df030
&eth2_udma0->s2m.s2m_q[14].rdrhp = 0xfc2df034
&eth2_udma0->s2m.s2m_q[14].rdrtp_inc = 0xfc2df038
&eth2_udma0->s2m.s2m_q[14].rdrtp = 0xfc2df03c
&eth2_udma0->s2m.s2m_q[14].rdcp = 0xfc2df040
&eth2_udma0->s2m.s2m_q[14].rcrbp_low = 0xfc2df044
&eth2_udma0->s2m.s2m_q[14].rcrbp_high = 0xfc2df048
&eth2_udma0->s2m.s2m_q[14].rcrhp = 0xfc2df04c
&eth2_udma0->s2m.s2m_q[14].rcrhp_internal = 0xfc2df050
&eth2_udma0->s2m.s2m_q[14].comp_cfg = 0xfc2df054
&eth2_udma0->s2m.s2m_q[14].comp_cfg_2 = 0xfc2df058
&eth2_udma0->s2m.s2m_q[14].pkt_cfg = 0xfc2df05c
&eth2_udma0->s2m.s2m_q[14].qos_cfg = 0xfc2df060
&eth2_udma0->s2m.s2m_q[14].q_sw_ctrl = 0xfc2df064
&eth2_udma0->s2m.s2m_q[14].q_rx_pkt = 0xfc2df068
&eth2_udma0->s2m.s2m_q[15].desc_pref_cfg = 0xfc2e0000
&eth2_udma0->s2m.s2m_q[15].cfg = 0xfc2e0020
&eth2_udma0->s2m.s2m_q[15].status = 0xfc2e0024
&eth2_udma0->s2m.s2m_q[15].rdrbp_low = 0xfc2e0028
&eth2_udma0->s2m.s2m_q[15].rdrbp_high = 0xfc2e002c
&eth2_udma0->s2m.s2m_q[15].rdrl = 0xfc2e0030
&eth2_udma0->s2m.s2m_q[15].rdrhp = 0xfc2e0034
&eth2_udma0->s2m.s2m_q[15].rdrtp_inc = 0xfc2e0038
&eth2_udma0->s2m.s2m_q[15].rdrtp = 0xfc2e003c
&eth2_udma0->s2m.s2m_q[15].rdcp = 0xfc2e0040
&eth2_udma0->s2m.s2m_q[15].rcrbp_low = 0xfc2e0044
&eth2_udma0->s2m.s2m_q[15].rcrbp_high = 0xfc2e0048
&eth2_udma0->s2m.s2m_q[15].rcrhp = 0xfc2e004c
&eth2_udma0->s2m.s2m_q[15].rcrhp_internal = 0xfc2e0050
&eth2_udma0->s2m.s2m_q[15].comp_cfg = 0xfc2e0054
&eth2_udma0->s2m.s2m_q[15].comp_cfg_2 = 0xfc2e0058
&eth2_udma0->s2m.s2m_q[15].pkt_cfg = 0xfc2e005c
&eth2_udma0->s2m.s2m_q[15].qos_cfg = 0xfc2e0060
&eth2_udma0->s2m.s2m_q[15].q_sw_ctrl = 0xfc2e0064
&eth2_udma0->s2m.s2m_q[15].q_rx_pkt = 0xfc2e0068
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc2ea000
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc2ea008
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc2ea010
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc2ea018
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc2ea020
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc2ea028
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc2ea030
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc2ea038
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc2ea040
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc2ea048
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc2ea050
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc2ea058
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc2ea060
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc2ea068
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc2ea070
&eth2_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc2ea078
&eth2_udma0->gen.dma_misc.int_cfg = 0xfc2ea100
&eth2_udma0->gen.dma_misc.revision = 0xfc2ea104
&eth2_udma0->gen.dma_misc.general_cfg_1 = 0xfc2ea108
&eth2_udma0->gen.dma_misc.general_cfg_2 = 0xfc2ea10c
&eth2_udma0->gen.dma_misc.general_cfg_3 = 0xfc2ea110
&eth2_udma0->gen.dma_misc.general_cfg_4 = 0xfc2ea114
&eth2_udma0->gen.dma_misc.general_cfg_5 = 0xfc2ea118
&eth2_udma0->gen.dma_misc.abort_ctl = 0xfc2ea11c
&eth2_udma0->gen.dma_misc.bw_bug_fixes = 0xfc2ea120
&eth2_udma0->gen.mailbox[0].interrupt = 0xfc2ea200
&eth2_udma0->gen.mailbox[0].msg_out = 0xfc2ea204
&eth2_udma0->gen.mailbox[0].msg_in = 0xfc2ea208
&eth2_udma0->gen.mailbox[1].interrupt = 0xfc2ea240
&eth2_udma0->gen.mailbox[1].msg_out = 0xfc2ea244
&eth2_udma0->gen.mailbox[1].msg_in = 0xfc2ea248
&eth2_udma0->gen.mailbox[2].interrupt = 0xfc2ea280
&eth2_udma0->gen.mailbox[2].msg_out = 0xfc2ea284
&eth2_udma0->gen.mailbox[2].msg_in = 0xfc2ea288
&eth2_udma0->gen.mailbox[3].interrupt = 0xfc2ea2c0
&eth2_udma0->gen.mailbox[3].msg_out = 0xfc2ea2c4
&eth2_udma0->gen.mailbox[3].msg_in = 0xfc2ea2c8
&eth2_udma0->gen.axi.cfg_1 = 0xfc2ea300
&eth2_udma0->gen.axi.cfg_2 = 0xfc2ea304
&eth2_udma0->gen.axi.endian_cfg = 0xfc2ea308
&eth2_udma0->gen.sram_ctrl[0].timing = 0xfc2ea400
&eth2_udma0->gen.sram_ctrl[1].timing = 0xfc2ea404
&eth2_udma0->gen.sram_ctrl[2].timing = 0xfc2ea408
&eth2_udma0->gen.sram_ctrl[3].timing = 0xfc2ea40c
&eth2_udma0->gen.sram_ctrl[4].timing = 0xfc2ea410
&eth2_udma0->gen.sram_ctrl[5].timing = 0xfc2ea414
&eth2_udma0->gen.sram_ctrl[6].timing = 0xfc2ea418
&eth2_udma0->gen.sram_ctrl[7].timing = 0xfc2ea41c
&eth2_udma0->gen.sram_ctrl[8].timing = 0xfc2ea420
&eth2_udma0->gen.sram_ctrl[9].timing = 0xfc2ea424
&eth2_udma0->gen.sram_ctrl[10].timing = 0xfc2ea428
&eth2_udma0->gen.sram_ctrl[11].timing = 0xfc2ea42c
&eth2_udma0->gen.sram_ctrl[12].timing = 0xfc2ea430
&eth2_udma0->gen.sram_ctrl[13].timing = 0xfc2ea434
&eth2_udma0->gen.sram_ctrl[14].timing = 0xfc2ea438
&eth2_udma0->gen.sram_ctrl[15].timing = 0xfc2ea43c
&eth2_udma0->gen.sram_ctrl[16].timing = 0xfc2ea440
&eth2_udma0->gen.sram_ctrl[17].timing = 0xfc2ea444
&eth2_udma0->gen.sram_ctrl[18].timing = 0xfc2ea448
&eth2_udma0->gen.sram_ctrl[19].timing = 0xfc2ea44c
&eth2_udma0->gen.sram_ctrl[20].timing = 0xfc2ea450
&eth2_udma0->gen.sram_ctrl[21].timing = 0xfc2ea454
&eth2_udma0->gen.sram_ctrl[22].timing = 0xfc2ea458
&eth2_udma0->gen.sram_ctrl[23].timing = 0xfc2ea45c
&eth2_udma0->gen.sram_ctrl[24].timing = 0xfc2ea460
&eth2_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc2ea500
&eth2_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc2ea504
&eth2_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc2ea508
&eth2_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc2ea50c
&eth2_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc2ea510
&eth2_udma0->gen.tgtaddr[0].cfg_vm_ctrl = 0xfc2ea600
&eth2_udma0->gen.tgtaddr[0].cfg_tx_vm = 0xfc2ea608
&eth2_udma0->gen.tgtaddr[0].cfg_rx_vm = 0xfc2ea60c
&eth2_udma0->gen.tgtaddr[1].cfg_vm_ctrl = 0xfc2ea610
&eth2_udma0->gen.tgtaddr[1].cfg_tx_vm = 0xfc2ea618
&eth2_udma0->gen.tgtaddr[1].cfg_rx_vm = 0xfc2ea61c
&eth2_udma0->gen.tgtaddr[2].cfg_vm_ctrl = 0xfc2ea620
&eth2_udma0->gen.tgtaddr[2].cfg_tx_vm = 0xfc2ea628
&eth2_udma0->gen.tgtaddr[2].cfg_rx_vm = 0xfc2ea62c
&eth2_udma0->gen.tgtaddr[3].cfg_vm_ctrl = 0xfc2ea630
&eth2_udma0->gen.tgtaddr[3].cfg_tx_vm = 0xfc2ea638
&eth2_udma0->gen.tgtaddr[3].cfg_rx_vm = 0xfc2ea63c
&eth2_udma0->gen.tgtaddr[4].cfg_vm_ctrl = 0xfc2ea640
&eth2_udma0->gen.tgtaddr[4].cfg_tx_vm = 0xfc2ea648
&eth2_udma0->gen.tgtaddr[4].cfg_rx_vm = 0xfc2ea64c
&eth2_udma0->gen.tgtaddr[5].cfg_vm_ctrl = 0xfc2ea650
&eth2_udma0->gen.tgtaddr[5].cfg_tx_vm = 0xfc2ea658
&eth2_udma0->gen.tgtaddr[5].cfg_rx_vm = 0xfc2ea65c
&eth2_udma0->gen.tgtaddr[6].cfg_vm_ctrl = 0xfc2ea660
&eth2_udma0->gen.tgtaddr[6].cfg_tx_vm = 0xfc2ea668
&eth2_udma0->gen.tgtaddr[6].cfg_rx_vm = 0xfc2ea66c
&eth2_udma0->gen.tgtaddr[7].cfg_vm_ctrl = 0xfc2ea670
&eth2_udma0->gen.tgtaddr[7].cfg_tx_vm = 0xfc2ea678
&eth2_udma0->gen.tgtaddr[7].cfg_rx_vm = 0xfc2ea67c
&eth2_udma0->gen.tgtaddr[8].cfg_vm_ctrl = 0xfc2ea680
&eth2_udma0->gen.tgtaddr[8].cfg_tx_vm = 0xfc2ea688
&eth2_udma0->gen.tgtaddr[8].cfg_rx_vm = 0xfc2ea68c
&eth2_udma0->gen.tgtaddr[9].cfg_vm_ctrl = 0xfc2ea690
&eth2_udma0->gen.tgtaddr[9].cfg_tx_vm = 0xfc2ea698
&eth2_udma0->gen.tgtaddr[9].cfg_rx_vm = 0xfc2ea69c
&eth2_udma0->gen.tgtaddr[10].cfg_vm_ctrl = 0xfc2ea6a0
&eth2_udma0->gen.tgtaddr[10].cfg_tx_vm = 0xfc2ea6a8
&eth2_udma0->gen.tgtaddr[10].cfg_rx_vm = 0xfc2ea6ac
&eth2_udma0->gen.tgtaddr[11].cfg_vm_ctrl = 0xfc2ea6b0
&eth2_udma0->gen.tgtaddr[11].cfg_tx_vm = 0xfc2ea6b8
&eth2_udma0->gen.tgtaddr[11].cfg_rx_vm = 0xfc2ea6bc
&eth2_udma0->gen.tgtaddr[12].cfg_vm_ctrl = 0xfc2ea6c0
&eth2_udma0->gen.tgtaddr[12].cfg_tx_vm = 0xfc2ea6c8
&eth2_udma0->gen.tgtaddr[12].cfg_rx_vm = 0xfc2ea6cc
&eth2_udma0->gen.tgtaddr[13].cfg_vm_ctrl = 0xfc2ea6d0
&eth2_udma0->gen.tgtaddr[13].cfg_tx_vm = 0xfc2ea6d8
&eth2_udma0->gen.tgtaddr[13].cfg_rx_vm = 0xfc2ea6dc
&eth2_udma0->gen.tgtaddr[14].cfg_vm_ctrl = 0xfc2ea6e0
&eth2_udma0->gen.tgtaddr[14].cfg_tx_vm = 0xfc2ea6e8
&eth2_udma0->gen.tgtaddr[14].cfg_rx_vm = 0xfc2ea6ec
&eth2_udma0->gen.tgtaddr[15].cfg_vm_ctrl = 0xfc2ea6f0
&eth2_udma0->gen.tgtaddr[15].cfg_tx_vm = 0xfc2ea6f8
&eth2_udma0->gen.tgtaddr[15].cfg_rx_vm = 0xfc2ea6fc
&eth2_udma0->gen.axi_outstanding_cnt[0].tx_desc_read = 0xfc2ea700
&eth2_udma0->gen.axi_outstanding_cnt[0].tx_data_read = 0xfc2ea704
&eth2_udma0->gen.axi_outstanding_cnt[0].tx_cmpl_write = 0xfc2ea708
&eth2_udma0->gen.axi_outstanding_cnt[0].rx_desc_read = 0xfc2ea70c
&eth2_udma0->gen.axi_outstanding_cnt[0].rx_data_write = 0xfc2ea710
&eth2_udma0->gen.axi_outstanding_cnt[0].rx_cmpl_write = 0xfc2ea714
&eth2_udma0->gen.axi_outstanding_cnt[0].rst_counters = 0xfc2ea718
&eth2_udma0->gen.axi_outstanding_cnt[1].tx_desc_read = 0xfc2ea71c
&eth2_udma0->gen.axi_outstanding_cnt[1].tx_data_read = 0xfc2ea720
&eth2_udma0->gen.axi_outstanding_cnt[1].tx_cmpl_write = 0xfc2ea724
&eth2_udma0->gen.axi_outstanding_cnt[1].rx_desc_read = 0xfc2ea728
&eth2_udma0->gen.axi_outstanding_cnt[1].rx_data_write = 0xfc2ea72c
&eth2_udma0->gen.axi_outstanding_cnt[1].rx_cmpl_write = 0xfc2ea730
&eth2_udma0->gen.axi_outstanding_cnt[1].rst_counters = 0xfc2ea734
&eth2_udma0->gen.axi_outstanding_cnt[2].tx_desc_read = 0xfc2ea738
&eth2_udma0->gen.axi_outstanding_cnt[2].tx_data_read = 0xfc2ea73c
&eth2_udma0->gen.axi_outstanding_cnt[2].tx_cmpl_write = 0xfc2ea740
&eth2_udma0->gen.axi_outstanding_cnt[2].rx_desc_read = 0xfc2ea744
&eth2_udma0->gen.axi_outstanding_cnt[2].rx_data_write = 0xfc2ea748
&eth2_udma0->gen.axi_outstanding_cnt[2].rx_cmpl_write = 0xfc2ea74c
&eth2_udma0->gen.axi_outstanding_cnt[2].rst_counters = 0xfc2ea750
&eth2_udma0->gen.axi_outstanding_cnt[3].tx_desc_read = 0xfc2ea754
&eth2_udma0->gen.axi_outstanding_cnt[3].tx_data_read = 0xfc2ea758
&eth2_udma0->gen.axi_outstanding_cnt[3].tx_cmpl_write = 0xfc2ea75c
&eth2_udma0->gen.axi_outstanding_cnt[3].rx_desc_read = 0xfc2ea760
&eth2_udma0->gen.axi_outstanding_cnt[3].rx_data_write = 0xfc2ea764
&eth2_udma0->gen.axi_outstanding_cnt[3].rx_cmpl_write = 0xfc2ea768
&eth2_udma0->gen.axi_outstanding_cnt[3].rst_counters = 0xfc2ea76c
&eth2_udma0->gen.axi_outstanding_cnt[4].tx_desc_read = 0xfc2ea770
&eth2_udma0->gen.axi_outstanding_cnt[4].tx_data_read = 0xfc2ea774
&eth2_udma0->gen.axi_outstanding_cnt[4].tx_cmpl_write = 0xfc2ea778
&eth2_udma0->gen.axi_outstanding_cnt[4].rx_desc_read = 0xfc2ea77c
&eth2_udma0->gen.axi_outstanding_cnt[4].rx_data_write = 0xfc2ea780
&eth2_udma0->gen.axi_outstanding_cnt[4].rx_cmpl_write = 0xfc2ea784
&eth2_udma0->gen.axi_outstanding_cnt[4].rst_counters = 0xfc2ea788
&eth2_udma0->gen.axi_outstanding_cnt[5].tx_desc_read = 0xfc2ea78c
&eth2_udma0->gen.axi_outstanding_cnt[5].tx_data_read = 0xfc2ea790
&eth2_udma0->gen.axi_outstanding_cnt[5].tx_cmpl_write = 0xfc2ea794
&eth2_udma0->gen.axi_outstanding_cnt[5].rx_desc_read = 0xfc2ea798
&eth2_udma0->gen.axi_outstanding_cnt[5].rx_data_write = 0xfc2ea79c
&eth2_udma0->gen.axi_outstanding_cnt[5].rx_cmpl_write = 0xfc2ea7a0
&eth2_udma0->gen.axi_outstanding_cnt[5].rst_counters = 0xfc2ea7a4
&eth2_udma0->gen.axi_outstanding_cnt[6].tx_desc_read = 0xfc2ea7a8
&eth2_udma0->gen.axi_outstanding_cnt[6].tx_data_read = 0xfc2ea7ac
&eth2_udma0->gen.axi_outstanding_cnt[6].tx_cmpl_write = 0xfc2ea7b0
&eth2_udma0->gen.axi_outstanding_cnt[6].rx_desc_read = 0xfc2ea7b4
&eth2_udma0->gen.axi_outstanding_cnt[6].rx_data_write = 0xfc2ea7b8
&eth2_udma0->gen.axi_outstanding_cnt[6].rx_cmpl_write = 0xfc2ea7bc
&eth2_udma0->gen.axi_outstanding_cnt[6].rst_counters = 0xfc2ea7c0
&eth2_udma0->gen.axi_outstanding_cnt[7].tx_desc_read = 0xfc2ea7c4
&eth2_udma0->gen.axi_outstanding_cnt[7].tx_data_read = 0xfc2ea7c8
&eth2_udma0->gen.axi_outstanding_cnt[7].tx_cmpl_write = 0xfc2ea7cc
&eth2_udma0->gen.axi_outstanding_cnt[7].rx_desc_read = 0xfc2ea7d0
&eth2_udma0->gen.axi_outstanding_cnt[7].rx_data_write = 0xfc2ea7d4
&eth2_udma0->gen.axi_outstanding_cnt[7].rx_cmpl_write = 0xfc2ea7d8
&eth2_udma0->gen.axi_outstanding_cnt[7].rst_counters = 0xfc2ea7dc
&eth2_udma0->gen.axi_outstanding_cnt[8].tx_desc_read = 0xfc2ea7e0
&eth2_udma0->gen.axi_outstanding_cnt[8].tx_data_read = 0xfc2ea7e4
&eth2_udma0->gen.axi_outstanding_cnt[8].tx_cmpl_write = 0xfc2ea7e8
&eth2_udma0->gen.axi_outstanding_cnt[8].rx_desc_read = 0xfc2ea7ec
&eth2_udma0->gen.axi_outstanding_cnt[8].rx_data_write = 0xfc2ea7f0
&eth2_udma0->gen.axi_outstanding_cnt[8].rx_cmpl_write = 0xfc2ea7f4
&eth2_udma0->gen.axi_outstanding_cnt[8].rst_counters = 0xfc2ea7f8
&eth2_udma0->gen.axi_outstanding_cnt[9].tx_desc_read = 0xfc2ea7fc
&eth2_udma0->gen.axi_outstanding_cnt[9].tx_data_read = 0xfc2ea800
&eth2_udma0->gen.axi_outstanding_cnt[9].tx_cmpl_write = 0xfc2ea804
&eth2_udma0->gen.axi_outstanding_cnt[9].rx_desc_read = 0xfc2ea808
&eth2_udma0->gen.axi_outstanding_cnt[9].rx_data_write = 0xfc2ea80c
&eth2_udma0->gen.axi_outstanding_cnt[9].rx_cmpl_write = 0xfc2ea810
&eth2_udma0->gen.axi_outstanding_cnt[9].rst_counters = 0xfc2ea814
&eth2_udma0->gen.axi_outstanding_cnt[10].tx_desc_read = 0xfc2ea818
&eth2_udma0->gen.axi_outstanding_cnt[10].tx_data_read = 0xfc2ea81c
&eth2_udma0->gen.axi_outstanding_cnt[10].tx_cmpl_write = 0xfc2ea820
&eth2_udma0->gen.axi_outstanding_cnt[10].rx_desc_read = 0xfc2ea824
&eth2_udma0->gen.axi_outstanding_cnt[10].rx_data_write = 0xfc2ea828
&eth2_udma0->gen.axi_outstanding_cnt[10].rx_cmpl_write = 0xfc2ea82c
&eth2_udma0->gen.axi_outstanding_cnt[10].rst_counters = 0xfc2ea830
&eth2_udma0->gen.axi_outstanding_cnt[11].tx_desc_read = 0xfc2ea834
&eth2_udma0->gen.axi_outstanding_cnt[11].tx_data_read = 0xfc2ea838
&eth2_udma0->gen.axi_outstanding_cnt[11].tx_cmpl_write = 0xfc2ea83c
&eth2_udma0->gen.axi_outstanding_cnt[11].rx_desc_read = 0xfc2ea840
&eth2_udma0->gen.axi_outstanding_cnt[11].rx_data_write = 0xfc2ea844
&eth2_udma0->gen.axi_outstanding_cnt[11].rx_cmpl_write = 0xfc2ea848
&eth2_udma0->gen.axi_outstanding_cnt[11].rst_counters = 0xfc2ea84c
&eth2_udma0->gen.axi_outstanding_cnt[12].tx_desc_read = 0xfc2ea850
&eth2_udma0->gen.axi_outstanding_cnt[12].tx_data_read = 0xfc2ea854
&eth2_udma0->gen.axi_outstanding_cnt[12].tx_cmpl_write = 0xfc2ea858
&eth2_udma0->gen.axi_outstanding_cnt[12].rx_desc_read = 0xfc2ea85c
&eth2_udma0->gen.axi_outstanding_cnt[12].rx_data_write = 0xfc2ea860
&eth2_udma0->gen.axi_outstanding_cnt[12].rx_cmpl_write = 0xfc2ea864
&eth2_udma0->gen.axi_outstanding_cnt[12].rst_counters = 0xfc2ea868
&eth2_udma0->gen.axi_outstanding_cnt[13].tx_desc_read = 0xfc2ea86c
&eth2_udma0->gen.axi_outstanding_cnt[13].tx_data_read = 0xfc2ea870
&eth2_udma0->gen.axi_outstanding_cnt[13].tx_cmpl_write = 0xfc2ea874
&eth2_udma0->gen.axi_outstanding_cnt[13].rx_desc_read = 0xfc2ea878
&eth2_udma0->gen.axi_outstanding_cnt[13].rx_data_write = 0xfc2ea87c
&eth2_udma0->gen.axi_outstanding_cnt[13].rx_cmpl_write = 0xfc2ea880
&eth2_udma0->gen.axi_outstanding_cnt[13].rst_counters = 0xfc2ea884
&eth2_udma0->gen.axi_outstanding_cnt[14].tx_desc_read = 0xfc2ea888
&eth2_udma0->gen.axi_outstanding_cnt[14].tx_data_read = 0xfc2ea88c
&eth2_udma0->gen.axi_outstanding_cnt[14].tx_cmpl_write = 0xfc2ea890
&eth2_udma0->gen.axi_outstanding_cnt[14].rx_desc_read = 0xfc2ea894
&eth2_udma0->gen.axi_outstanding_cnt[14].rx_data_write = 0xfc2ea898
&eth2_udma0->gen.axi_outstanding_cnt[14].rx_cmpl_write = 0xfc2ea89c
&eth2_udma0->gen.axi_outstanding_cnt[14].rst_counters = 0xfc2ea8a0
&eth2_udma0->gen.axi_outstanding_cnt[15].tx_desc_read = 0xfc2ea8a4
&eth2_udma0->gen.axi_outstanding_cnt[15].tx_data_read = 0xfc2ea8a8
&eth2_udma0->gen.axi_outstanding_cnt[15].tx_cmpl_write = 0xfc2ea8ac
&eth2_udma0->gen.axi_outstanding_cnt[15].rx_desc_read = 0xfc2ea8b0
&eth2_udma0->gen.axi_outstanding_cnt[15].rx_data_write = 0xfc2ea8b4
&eth2_udma0->gen.axi_outstanding_cnt[15].rx_cmpl_write = 0xfc2ea8b8
&eth2_udma0->gen.axi_outstanding_cnt[15].rst_counters = 0xfc2ea8bc
&eth2_udma0->gen.axi_error_detection_table[0].addr0 = 0xfc2ea900
&eth2_udma0->gen.axi_error_detection_table[0].addr1 = 0xfc2ea904
&eth2_udma0->gen.axi_error_detection_table[0].addr2 = 0xfc2ea908
&eth2_udma0->gen.axi_error_detection_table[0].addr3 = 0xfc2ea90c
&eth2_udma0->gen.axi_error_detection_table[0].addr4 = 0xfc2ea910
&eth2_udma0->gen.axi_error_detection_table[0].addr5 = 0xfc2ea914
&eth2_udma0->gen.axi_error_detection_table[0].addr6 = 0xfc2ea918
&eth2_udma0->gen.axi_error_detection_table[0].addr7 = 0xfc2ea91c
&eth2_udma0->gen.axi_error_detection_table[0].addr8 = 0xfc2ea920
&eth2_udma0->gen.axi_error_detection_table[0].addr9 = 0xfc2ea924
&eth2_udma0->gen.axi_error_detection_table[0].addr10 = 0xfc2ea928
&eth2_udma0->gen.axi_error_detection_table[0].addr11 = 0xfc2ea92c
&eth2_udma0->gen.axi_error_detection_table[0].addr12 = 0xfc2ea930
&eth2_udma0->gen.axi_error_detection_table[0].addr13 = 0xfc2ea934
&eth2_udma0->gen.axi_error_detection_table[0].addr14 = 0xfc2ea938
&eth2_udma0->gen.axi_error_detection_table[0].addr15 = 0xfc2ea93c
&eth2_udma0->gen.axi_error_detection_table[1].addr0 = 0xfc2ea940
&eth2_udma0->gen.axi_error_detection_table[1].addr1 = 0xfc2ea944
&eth2_udma0->gen.axi_error_detection_table[1].addr2 = 0xfc2ea948
&eth2_udma0->gen.axi_error_detection_table[1].addr3 = 0xfc2ea94c
&eth2_udma0->gen.axi_error_detection_table[1].addr4 = 0xfc2ea950
&eth2_udma0->gen.axi_error_detection_table[1].addr5 = 0xfc2ea954
&eth2_udma0->gen.axi_error_detection_table[1].addr6 = 0xfc2ea958
&eth2_udma0->gen.axi_error_detection_table[1].addr7 = 0xfc2ea95c
&eth2_udma0->gen.axi_error_detection_table[1].addr8 = 0xfc2ea960
&eth2_udma0->gen.axi_error_detection_table[1].addr9 = 0xfc2ea964
&eth2_udma0->gen.axi_error_detection_table[1].addr10 = 0xfc2ea968
&eth2_udma0->gen.axi_error_detection_table[1].addr11 = 0xfc2ea96c
&eth2_udma0->gen.axi_error_detection_table[1].addr12 = 0xfc2ea970
&eth2_udma0->gen.axi_error_detection_table[1].addr13 = 0xfc2ea974
&eth2_udma0->gen.axi_error_detection_table[1].addr14 = 0xfc2ea978
&eth2_udma0->gen.axi_error_detection_table[1].addr15 = 0xfc2ea97c
&eth2_udma0->gen.axi_error_detection_table[2].addr0 = 0xfc2ea980
&eth2_udma0->gen.axi_error_detection_table[2].addr1 = 0xfc2ea984
&eth2_udma0->gen.axi_error_detection_table[2].addr2 = 0xfc2ea988
&eth2_udma0->gen.axi_error_detection_table[2].addr3 = 0xfc2ea98c
&eth2_udma0->gen.axi_error_detection_table[2].addr4 = 0xfc2ea990
&eth2_udma0->gen.axi_error_detection_table[2].addr5 = 0xfc2ea994
&eth2_udma0->gen.axi_error_detection_table[2].addr6 = 0xfc2ea998
&eth2_udma0->gen.axi_error_detection_table[2].addr7 = 0xfc2ea99c
&eth2_udma0->gen.axi_error_detection_table[2].addr8 = 0xfc2ea9a0
&eth2_udma0->gen.axi_error_detection_table[2].addr9 = 0xfc2ea9a4
&eth2_udma0->gen.axi_error_detection_table[2].addr10 = 0xfc2ea9a8
&eth2_udma0->gen.axi_error_detection_table[2].addr11 = 0xfc2ea9ac
&eth2_udma0->gen.axi_error_detection_table[2].addr12 = 0xfc2ea9b0
&eth2_udma0->gen.axi_error_detection_table[2].addr13 = 0xfc2ea9b4
&eth2_udma0->gen.axi_error_detection_table[2].addr14 = 0xfc2ea9b8
&eth2_udma0->gen.axi_error_detection_table[2].addr15 = 0xfc2ea9bc
&eth2_udma0->gen.axi_error_detection_table[3].addr0 = 0xfc2ea9c0
&eth2_udma0->gen.axi_error_detection_table[3].addr1 = 0xfc2ea9c4
&eth2_udma0->gen.axi_error_detection_table[3].addr2 = 0xfc2ea9c8
&eth2_udma0->gen.axi_error_detection_table[3].addr3 = 0xfc2ea9cc
&eth2_udma0->gen.axi_error_detection_table[3].addr4 = 0xfc2ea9d0
&eth2_udma0->gen.axi_error_detection_table[3].addr5 = 0xfc2ea9d4
&eth2_udma0->gen.axi_error_detection_table[3].addr6 = 0xfc2ea9d8
&eth2_udma0->gen.axi_error_detection_table[3].addr7 = 0xfc2ea9dc
&eth2_udma0->gen.axi_error_detection_table[3].addr8 = 0xfc2ea9e0
&eth2_udma0->gen.axi_error_detection_table[3].addr9 = 0xfc2ea9e4
&eth2_udma0->gen.axi_error_detection_table[3].addr10 = 0xfc2ea9e8
&eth2_udma0->gen.axi_error_detection_table[3].addr11 = 0xfc2ea9ec
&eth2_udma0->gen.axi_error_detection_table[3].addr12 = 0xfc2ea9f0
&eth2_udma0->gen.axi_error_detection_table[3].addr13 = 0xfc2ea9f4
&eth2_udma0->gen.axi_error_detection_table[3].addr14 = 0xfc2ea9f8
&eth2_udma0->gen.axi_error_detection_table[3].addr15 = 0xfc2ea9fc
&eth2_udma0->gen.axi_error_detection_table[4].addr0 = 0xfc2eaa00
&eth2_udma0->gen.axi_error_detection_table[4].addr1 = 0xfc2eaa04
&eth2_udma0->gen.axi_error_detection_table[4].addr2 = 0xfc2eaa08
&eth2_udma0->gen.axi_error_detection_table[4].addr3 = 0xfc2eaa0c
&eth2_udma0->gen.axi_error_detection_table[4].addr4 = 0xfc2eaa10
&eth2_udma0->gen.axi_error_detection_table[4].addr5 = 0xfc2eaa14
&eth2_udma0->gen.axi_error_detection_table[4].addr6 = 0xfc2eaa18
&eth2_udma0->gen.axi_error_detection_table[4].addr7 = 0xfc2eaa1c
&eth2_udma0->gen.axi_error_detection_table[4].addr8 = 0xfc2eaa20
&eth2_udma0->gen.axi_error_detection_table[4].addr9 = 0xfc2eaa24
&eth2_udma0->gen.axi_error_detection_table[4].addr10 = 0xfc2eaa28
&eth2_udma0->gen.axi_error_detection_table[4].addr11 = 0xfc2eaa2c
&eth2_udma0->gen.axi_error_detection_table[4].addr12 = 0xfc2eaa30
&eth2_udma0->gen.axi_error_detection_table[4].addr13 = 0xfc2eaa34
&eth2_udma0->gen.axi_error_detection_table[4].addr14 = 0xfc2eaa38
&eth2_udma0->gen.axi_error_detection_table[4].addr15 = 0xfc2eaa3c
&eth2_udma0->gen.axi_error_detection_table[5].addr0 = 0xfc2eaa40
&eth2_udma0->gen.axi_error_detection_table[5].addr1 = 0xfc2eaa44
&eth2_udma0->gen.axi_error_detection_table[5].addr2 = 0xfc2eaa48
&eth2_udma0->gen.axi_error_detection_table[5].addr3 = 0xfc2eaa4c
&eth2_udma0->gen.axi_error_detection_table[5].addr4 = 0xfc2eaa50
&eth2_udma0->gen.axi_error_detection_table[5].addr5 = 0xfc2eaa54
&eth2_udma0->gen.axi_error_detection_table[5].addr6 = 0xfc2eaa58
&eth2_udma0->gen.axi_error_detection_table[5].addr7 = 0xfc2eaa5c
&eth2_udma0->gen.axi_error_detection_table[5].addr8 = 0xfc2eaa60
&eth2_udma0->gen.axi_error_detection_table[5].addr9 = 0xfc2eaa64
&eth2_udma0->gen.axi_error_detection_table[5].addr10 = 0xfc2eaa68
&eth2_udma0->gen.axi_error_detection_table[5].addr11 = 0xfc2eaa6c
&eth2_udma0->gen.axi_error_detection_table[5].addr12 = 0xfc2eaa70
&eth2_udma0->gen.axi_error_detection_table[5].addr13 = 0xfc2eaa74
&eth2_udma0->gen.axi_error_detection_table[5].addr14 = 0xfc2eaa78
&eth2_udma0->gen.axi_error_detection_table[5].addr15 = 0xfc2eaa7c
&eth2_udma0->gen.axi_error_detection_table[6].addr0 = 0xfc2eaa80
&eth2_udma0->gen.axi_error_detection_table[6].addr1 = 0xfc2eaa84
&eth2_udma0->gen.axi_error_detection_table[6].addr2 = 0xfc2eaa88
&eth2_udma0->gen.axi_error_detection_table[6].addr3 = 0xfc2eaa8c
&eth2_udma0->gen.axi_error_detection_table[6].addr4 = 0xfc2eaa90
&eth2_udma0->gen.axi_error_detection_table[6].addr5 = 0xfc2eaa94
&eth2_udma0->gen.axi_error_detection_table[6].addr6 = 0xfc2eaa98
&eth2_udma0->gen.axi_error_detection_table[6].addr7 = 0xfc2eaa9c
&eth2_udma0->gen.axi_error_detection_table[6].addr8 = 0xfc2eaaa0
&eth2_udma0->gen.axi_error_detection_table[6].addr9 = 0xfc2eaaa4
&eth2_udma0->gen.axi_error_detection_table[6].addr10 = 0xfc2eaaa8
&eth2_udma0->gen.axi_error_detection_table[6].addr11 = 0xfc2eaaac
&eth2_udma0->gen.axi_error_detection_table[6].addr12 = 0xfc2eaab0
&eth2_udma0->gen.axi_error_detection_table[6].addr13 = 0xfc2eaab4
&eth2_udma0->gen.axi_error_detection_table[6].addr14 = 0xfc2eaab8
&eth2_udma0->gen.axi_error_detection_table[6].addr15 = 0xfc2eaabc
&eth2_udma0->gen.axi_error_control[0].table_addr = 0xfc2eab00
&eth2_udma0->gen.axi_error_control[0].table_data = 0xfc2eab04
&eth2_udma0->gen.axi_error_control[1].table_addr = 0xfc2eab08
&eth2_udma0->gen.axi_error_control[1].table_data = 0xfc2eab0c
&eth2_udma0->gen.axi_error_control[2].table_addr = 0xfc2eab10
&eth2_udma0->gen.axi_error_control[2].table_data = 0xfc2eab14
&eth2_udma0->gen.axi_error_control[3].table_addr = 0xfc2eab18
&eth2_udma0->gen.axi_error_control[3].table_data = 0xfc2eab1c
&eth2_udma0->gen.axi_error_control[4].table_addr = 0xfc2eab20
&eth2_udma0->gen.axi_error_control[4].table_data = 0xfc2eab24
&eth2_udma0->gen.axi_error_control[5].table_addr = 0xfc2eab28
&eth2_udma0->gen.axi_error_control[5].table_data = 0xfc2eab2c
&eth2_udma0->gen.axi_error_control[6].table_addr = 0xfc2eab30
&eth2_udma0->gen.axi_error_control[6].table_data = 0xfc2eab34
&eth2_udma0->gen.axi_queue[0].state_request = 0xfc2eac00
&eth2_udma0->gen.axi_queue[0].error_status = 0xfc2eac04
&eth2_udma0->gen.axi_queue[0].cfg = 0xfc2eac08
&eth2_udma0->gen.axi_queue[1].state_request = 0xfc2eac0c
&eth2_udma0->gen.axi_queue[1].error_status = 0xfc2eac10
&eth2_udma0->gen.axi_queue[1].cfg = 0xfc2eac14
&eth2_udma0->gen.axi_queue[2].state_request = 0xfc2eac18
&eth2_udma0->gen.axi_queue[2].error_status = 0xfc2eac1c
&eth2_udma0->gen.axi_queue[2].cfg = 0xfc2eac20
&eth2_udma0->gen.axi_queue[3].state_request = 0xfc2eac24
&eth2_udma0->gen.axi_queue[3].error_status = 0xfc2eac28
&eth2_udma0->gen.axi_queue[3].cfg = 0xfc2eac2c
&eth2_udma0->gen.axi_queue[4].state_request = 0xfc2eac30
&eth2_udma0->gen.axi_queue[4].error_status = 0xfc2eac34
&eth2_udma0->gen.axi_queue[4].cfg = 0xfc2eac38
&eth2_udma0->gen.axi_queue[5].state_request = 0xfc2eac3c
&eth2_udma0->gen.axi_queue[5].error_status = 0xfc2eac40
&eth2_udma0->gen.axi_queue[5].cfg = 0xfc2eac44
&eth2_udma0->gen.axi_queue[6].state_request = 0xfc2eac48
&eth2_udma0->gen.axi_queue[6].error_status = 0xfc2eac4c
&eth2_udma0->gen.axi_queue[6].cfg = 0xfc2eac50
&eth2_udma0->gen.axi_queue[7].state_request = 0xfc2eac54
&eth2_udma0->gen.axi_queue[7].error_status = 0xfc2eac58
&eth2_udma0->gen.axi_queue[7].cfg = 0xfc2eac5c
&eth2_udma0->gen.axi_queue[8].state_request = 0xfc2eac60
&eth2_udma0->gen.axi_queue[8].error_status = 0xfc2eac64
&eth2_udma0->gen.axi_queue[8].cfg = 0xfc2eac68
&eth2_udma0->gen.axi_queue[9].state_request = 0xfc2eac6c
&eth2_udma0->gen.axi_queue[9].error_status = 0xfc2eac70
&eth2_udma0->gen.axi_queue[9].cfg = 0xfc2eac74
&eth2_udma0->gen.axi_queue[10].state_request = 0xfc2eac78
&eth2_udma0->gen.axi_queue[10].error_status = 0xfc2eac7c
&eth2_udma0->gen.axi_queue[10].cfg = 0xfc2eac80
&eth2_udma0->gen.axi_queue[11].state_request = 0xfc2eac84
&eth2_udma0->gen.axi_queue[11].error_status = 0xfc2eac88
&eth2_udma0->gen.axi_queue[11].cfg = 0xfc2eac8c
&eth2_udma0->gen.axi_queue[12].state_request = 0xfc2eac90
&eth2_udma0->gen.axi_queue[12].error_status = 0xfc2eac94
&eth2_udma0->gen.axi_queue[12].cfg = 0xfc2eac98
&eth2_udma0->gen.axi_queue[13].state_request = 0xfc2eac9c
&eth2_udma0->gen.axi_queue[13].error_status = 0xfc2eaca0
&eth2_udma0->gen.axi_queue[13].cfg = 0xfc2eaca4
&eth2_udma0->gen.axi_queue[14].state_request = 0xfc2eaca8
&eth2_udma0->gen.axi_queue[14].error_status = 0xfc2eacac
&eth2_udma0->gen.axi_queue[14].cfg = 0xfc2eacb0
&eth2_udma0->gen.axi_queue[15].state_request = 0xfc2eacb4
&eth2_udma0->gen.axi_queue[15].error_status = 0xfc2eacb8
&eth2_udma0->gen.axi_queue[15].cfg = 0xfc2eacbc
&eth2_udma0->gen.iofic_base_m2s_desc_rd = 0xfc2ead00
&eth2_udma0->gen.iofic_base_m2s_data_rd = 0xfc2eae00
&eth2_udma0->gen.iofic_base_m2s_cmpl_wr = 0xfc2eaf00
&eth2_udma0->gen.iofic_base_s2m_desc_rd = 0xfc2eb000
&eth2_udma0->gen.iofic_base_s2m_data_wr = 0xfc2eb100
&eth2_udma0->gen.iofic_base_s2m_cmpl_wr = 0xfc2eb200
&eth2_udma0->gen.iofic_base_msix = 0xfc2eb300
&eth2_udma0->gen.pmu.rx_hdr = 0xfc2eb400
&eth2_udma0->gen.pmu.rx_data = 0xfc2eb404
&eth2_udma0->gen.pmu.tx_data = 0xfc2eb408
&eth2_udma0->gen.pmu.rx_drop = 0xfc2eb40c
&eth2_udma0->gen.init_memory.rx_init_trigger = 0xfc2eb420
&eth2_udma0->gen.init_memory.rx_init_in_progress = 0xfc2eb424
&eth2_udma0->gen.init_memory.tx_init_trigger = 0xfc2eb428
&eth2_udma0->gen.init_memory.tx_init_in_progress = 0xfc2eb42c
&eth2_udma0->gen.spare_reg.zeroes0 = 0xfc2eb460
&eth2_udma0->gen.spare_reg.zeroes1 = 0xfc2eb464
&eth2_udma0->gen.spare_reg.ones0 = 0xfc2eb468
&eth2_udma0->gen.spare_reg.ones1 = 0xfc2eb46c
&eth2_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc2ec400
&eth2_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc2ec404
&eth2_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc2ec408
&eth2_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc2ec40c
&eth2_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc2ec440
&eth2_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc2ec444
&eth2_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc2ec448
&eth2_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc2ec44c
&eth2_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc2ec480
&eth2_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc2ec484
&eth2_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc2ec488
&eth2_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc2ec48c
&eth2_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc2ec4c0
&eth2_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc2ec4c4
&eth2_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc2ec4c8
&eth2_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc2ec4cc
&eth2_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc2ec500
&eth2_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc2ec504
&eth2_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc2ec508
&eth2_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc2ec50c
&eth2_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc2ec540
&eth2_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc2ec544
&eth2_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc2ec548
&eth2_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc2ec54c
&eth2_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc2ec580
&eth2_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc2ec584
&eth2_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc2ec588
&eth2_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc2ec58c
&eth2_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc2ec5c0
&eth2_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc2ec5c4
&eth2_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc2ec5c8
&eth2_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc2ec5cc
&eth2_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc2ec600
&eth2_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc2ec604
&eth2_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc2ec608
&eth2_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc2ec60c
&eth2_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc2ec640
&eth2_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc2ec644
&eth2_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc2ec648
&eth2_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc2ec64c
&eth2_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc2ec680
&eth2_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc2ec684
&eth2_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc2ec688
&eth2_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc2ec68c
&eth2_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc2ec6c0
&eth2_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc2ec6c4
&eth2_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc2ec6c8
&eth2_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc2ec6cc
&eth2_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc2ec700
&eth2_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc2ec704
&eth2_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc2ec708
&eth2_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc2ec70c
&eth2_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc2ec740
&eth2_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc2ec744
&eth2_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc2ec748
&eth2_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc2ec74c
&eth2_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc2ec780
&eth2_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc2ec784
&eth2_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc2ec788
&eth2_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc2ec78c
&eth2_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc2ec7c0
&eth2_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc2ec7c4
&eth2_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc2ec7c8
&eth2_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc2ec7cc
&eth3_adapter->pci_e_gen.device_id_vendor_id = 0xfc300000
&eth3_adapter->pci_e_gen.pci_command_and_status = 0xfc300004
&eth3_adapter->pci_e_gen.revision_and_class = 0xfc300008
&eth3_adapter->pci_e_gen.pci_register_c = 0xfc30000c
&eth3_adapter->pci_e_gen.pf_bar_0 = 0xfc300010
&eth3_adapter->pci_e_gen.pf_bar_0_high = 0xfc300014
&eth3_adapter->pci_e_gen.pf_bar_2 = 0xfc300018
&eth3_adapter->pci_e_gen.pf_bar_2_high = 0xfc30001c
&eth3_adapter->pci_e_gen.pf_bar_4 = 0xfc300020
&eth3_adapter->pci_e_gen.pf_bar_4_high = 0xfc300024
&eth3_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc300028
&eth3_adapter->pci_e_gen.subsystem_id = 0xfc30002c
&eth3_adapter->pci_e_gen.cap_pointer = 0xfc300034
&eth3_adapter->pci_e_gen.interrupt_line_pin = 0xfc30003c
&eth3_adapter->pci_e_cap.pci_e_cap = 0xfc300040
&eth3_adapter->pci_e_cap.pci_e_device_cap = 0xfc300044
&eth3_adapter->pci_e_cap.pci_e_control_and_status = 0xfc300048
&eth3_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc300090
&eth3_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc300094
&eth3_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc300098
&eth3_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc300110
&eth3_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc300114
&eth3_adapter->sub_master_cfg_ctrl[0].remap = 0xfc300118
&eth3_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc30011c
&eth3_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc300120
&eth3_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc300130
&eth3_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc300134
&eth3_adapter->sub_master_cfg_ctrl[1].remap = 0xfc300138
&eth3_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc30013c
&eth3_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc300140
&eth3_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc300150
&eth3_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc300154
&eth3_adapter->sub_master_cfg_ctrl[2].remap = 0xfc300158
&eth3_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc30015c
&eth3_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc300160
&eth3_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc300170
&eth3_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc300174
&eth3_adapter->sub_master_cfg_ctrl[3].remap = 0xfc300178
&eth3_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc30017c
&eth3_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc300180
&eth3_adapter->gen_ctrl_reg_0.data = 0xfc3001e0
&eth3_adapter->gen_ctrl_reg_1.data = 0xfc3001e4
&eth3_adapter->gen_ctrl_reg_2.data = 0xfc3001e8
&eth3_adapter->gen_ctrl_reg_3.data = 0xfc3001ec
&eth3_adapter->generic_status_registers.generic_status = 0xfc3001f0
&eth3_adapter->metal_fix_registers.metal_fix = 0xfc300200
&eth3_adapter->gen_ctrl_reg_4.data = 0xfc300204
&eth3_adapter->gen_ctrl_reg_5.data = 0xfc300208
&eth3_adapter->gen_ctrl_reg_6.data = 0xfc30020c
&eth3_adapter->gen_ctrl_reg_7.data = 0xfc300210
&eth3_adapter->gen_ctrl_reg_8.data = 0xfc300214
&eth3_adapter->gen_ctrl_reg_9.data = 0xfc300218
&eth3_adapter->gen_ctrl_reg_10.data = 0xfc30021c
&eth3_adapter->gen_ctrl_reg_11.data = 0xfc300220
&eth3_adapter->gen_ctrl_reg_12.data = 0xfc300224
&eth3_adapter->gen_ctrl_reg_13.data = 0xfc300228
&eth3_adapter->gen_ctrl_reg_14.data = 0xfc30022c
&eth3_adapter->gen_ctrl_reg_15.data = 0xfc300230
&eth3_adapter->gen_ctrl_reg_16.data = 0xfc300234
&eth3_adapter->gen_ctrl_reg_17.data = 0xfc300238
&eth3_adapter->gen_ctrl_reg_18.data = 0xfc30023c
&eth3_adapter->gen_ctrl_reg_19.data = 0xfc300240
&eth3_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc300300
&eth3_adapter->sriov_cap.sriov_caps = 0xfc300304
&eth3_adapter->sriov_cap.sriov_status_and_control = 0xfc300308
&eth3_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc30030c
&eth3_adapter->sriov_cap.sriov_register_10 = 0xfc300310
&eth3_adapter->sriov_cap.sriov_register_14 = 0xfc300314
&eth3_adapter->sriov_cap.sriov_vf_device_id = 0xfc300318
&eth3_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc30031c
&eth3_adapter->sriov_cap.sriov_system_page_size = 0xfc300320
&eth3_adapter->sriov_cap.vf_bar_0 = 0xfc300324
&eth3_adapter->sriov_cap.vf_bar_0_high = 0xfc300328
&eth3_adapter->sriov_cap.vf_bar_2 = 0xfc30032c
&eth3_adapter->sriov_cap.vf_bar_2_high = 0xfc300330
&eth3_adapter->sriov_cap.vf_bar_4 = 0xfc300334
&eth3_adapter->sriov_cap.vf_bar_4_high = 0xfc300338
&eth3_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc301000
&eth3_adapter->vf_regs[0].command_and_status_vf = 0xfc301004
&eth3_adapter->vf_regs[0].revision_and_class_vf = 0xfc301008
&eth3_adapter->vf_regs[0].pci_register_c_vf = 0xfc30100c
&eth3_adapter->vf_regs[0].cap_pointer_vf = 0xfc301034
&eth3_adapter->vf_regs[0].pci_e_cap_vf = 0xfc301040
&eth3_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc301044
&eth3_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc301048
&eth3_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc301090
&eth3_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc301094
&eth3_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc301098
&eth3_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc302000
&eth3_adapter->vf_regs[1].command_and_status_vf = 0xfc302004
&eth3_adapter->vf_regs[1].revision_and_class_vf = 0xfc302008
&eth3_adapter->vf_regs[1].pci_register_c_vf = 0xfc30200c
&eth3_adapter->vf_regs[1].cap_pointer_vf = 0xfc302034
&eth3_adapter->vf_regs[1].pci_e_cap_vf = 0xfc302040
&eth3_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc302044
&eth3_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc302048
&eth3_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc302090
&eth3_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc302094
&eth3_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc302098
&eth3_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc303000
&eth3_adapter->vf_regs[2].command_and_status_vf = 0xfc303004
&eth3_adapter->vf_regs[2].revision_and_class_vf = 0xfc303008
&eth3_adapter->vf_regs[2].pci_register_c_vf = 0xfc30300c
&eth3_adapter->vf_regs[2].cap_pointer_vf = 0xfc303034
&eth3_adapter->vf_regs[2].pci_e_cap_vf = 0xfc303040
&eth3_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc303044
&eth3_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc303048
&eth3_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc303090
&eth3_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc303094
&eth3_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc303098
&eth3_ec->gen.version = 0xfc306080
&eth3_ec->gen.en = 0xfc306084
&eth3_ec->gen.fifo_en = 0xfc306088
&eth3_ec->gen.l2 = 0xfc30608c
&eth3_ec->gen.cfg_i = 0xfc306090
&eth3_ec->gen.cfg_i_ext = 0xfc306094
&eth3_ec->gen.en_ext = 0xfc306098
&eth3_ec->gen.mem_init = 0xfc30609c
&eth3_ec->gen.sw_reset = 0xfc3060a0
&eth3_ec->gen.scratch_pad_1 = 0xfc3060a4
&eth3_ec->gen.scratch_pad_2 = 0xfc3060a8
&eth3_ec->gen.scratch_pad_3 = 0xfc3060ac
&eth3_ec->gen.scratch_pad_4 = 0xfc3060b0
&eth3_ec->gen.scratch_pad_5 = 0xfc3060b4
&eth3_ec->mac.gen = 0xfc3060c0
&eth3_ec->mac.min_pkt = 0xfc3060c4
&eth3_ec->mac.max_pkt = 0xfc3060c8
&eth3_ec->rxf.cfg_1 = 0xfc306100
&eth3_ec->rxf.cfg_2 = 0xfc306104
&eth3_ec->rxf.rd_fifo = 0xfc306108
&eth3_ec->rxf.wr_fifo = 0xfc30610c
&eth3_ec->rxf.lb_fifo = 0xfc306110
&eth3_ec->rxf.cfg_lb = 0xfc306114
&eth3_ec->rxf.out_drop = 0xfc306118
&eth3_ec->rxf.data = 0xfc30611c
&eth3_ec->rxf.info = 0xfc306120
&eth3_ec->epe[0].parse_cfg = 0xfc306180
&eth3_ec->epe[0].act_table_addr = 0xfc306184
&eth3_ec->epe[0].act_table_data_1 = 0xfc306188
&eth3_ec->epe[0].act_table_data_2 = 0xfc30618c
&eth3_ec->epe[0].act_table_data_3 = 0xfc306190
&eth3_ec->epe[0].act_table_data_4 = 0xfc306194
&eth3_ec->epe[0].act_table_data_5 = 0xfc306198
&eth3_ec->epe[0].act_table_data_6 = 0xfc30619c
&eth3_ec->epe[0].res_def = 0xfc3061a0
&eth3_ec->epe[0].res_in = 0xfc3061a4
&eth3_ec->epe[1].parse_cfg = 0xfc3061c0
&eth3_ec->epe[1].act_table_addr = 0xfc3061c4
&eth3_ec->epe[1].act_table_data_1 = 0xfc3061c8
&eth3_ec->epe[1].act_table_data_2 = 0xfc3061cc
&eth3_ec->epe[1].act_table_data_3 = 0xfc3061d0
&eth3_ec->epe[1].act_table_data_4 = 0xfc3061d4
&eth3_ec->epe[1].act_table_data_5 = 0xfc3061d8
&eth3_ec->epe[1].act_table_data_6 = 0xfc3061dc
&eth3_ec->epe[1].res_def = 0xfc3061e0
&eth3_ec->epe[1].res_in = 0xfc3061e4
&eth3_ec->epe_res.p1 = 0xfc306200
&eth3_ec->epe_res.p2 = 0xfc306204
&eth3_ec->epe_res.p3 = 0xfc306208
&eth3_ec->epe_res.p4 = 0xfc30620c
&eth3_ec->epe_res.p5 = 0xfc306210
&eth3_ec->epe_res.p6 = 0xfc306214
&eth3_ec->epe_res.p7 = 0xfc306218
&eth3_ec->epe_res.p8 = 0xfc30621c
&eth3_ec->epe_res.p9 = 0xfc306220
&eth3_ec->epe_res.p10 = 0xfc306224
&eth3_ec->epe_res.p11 = 0xfc306228
&eth3_ec->epe_res.p12 = 0xfc30622c
&eth3_ec->epe_res.p13 = 0xfc306230
&eth3_ec->epe_res.p14 = 0xfc306234
&eth3_ec->epe_res.p15 = 0xfc306238
&eth3_ec->epe_res.p16 = 0xfc30623c
&eth3_ec->epe_res.p17 = 0xfc306240
&eth3_ec->epe_res.p18 = 0xfc306244
&eth3_ec->epe_res.p19 = 0xfc306248
&eth3_ec->epe_res.p20 = 0xfc30624c
&eth3_ec->epe_res.p21 = 0xfc306250
&eth3_ec->epe_res.p22 = 0xfc306254
&eth3_ec->epe_h[0].hdr_len = 0xfc306280
&eth3_ec->epe_h[1].hdr_len = 0xfc306284
&eth3_ec->epe_h[2].hdr_len = 0xfc306288
&eth3_ec->epe_h[3].hdr_len = 0xfc30628c
&eth3_ec->epe_h[4].hdr_len = 0xfc306290
&eth3_ec->epe_h[5].hdr_len = 0xfc306294
&eth3_ec->epe_h[6].hdr_len = 0xfc306298
&eth3_ec->epe_h[7].hdr_len = 0xfc30629c
&eth3_ec->epe_h[8].hdr_len = 0xfc3062a0
&eth3_ec->epe_h[9].hdr_len = 0xfc3062a4
&eth3_ec->epe_h[10].hdr_len = 0xfc3062a8
&eth3_ec->epe_h[11].hdr_len = 0xfc3062ac
&eth3_ec->epe_h[12].hdr_len = 0xfc3062b0
&eth3_ec->epe_h[13].hdr_len = 0xfc3062b4
&eth3_ec->epe_h[14].hdr_len = 0xfc3062b8
&eth3_ec->epe_h[15].hdr_len = 0xfc3062bc
&eth3_ec->epe_h[16].hdr_len = 0xfc3062c0
&eth3_ec->epe_h[17].hdr_len = 0xfc3062c4
&eth3_ec->epe_h[18].hdr_len = 0xfc3062c8
&eth3_ec->epe_h[19].hdr_len = 0xfc3062cc
&eth3_ec->epe_h[20].hdr_len = 0xfc3062d0
&eth3_ec->epe_h[21].hdr_len = 0xfc3062d4
&eth3_ec->epe_h[22].hdr_len = 0xfc3062d8
&eth3_ec->epe_h[23].hdr_len = 0xfc3062dc
&eth3_ec->epe_h[24].hdr_len = 0xfc3062e0
&eth3_ec->epe_h[25].hdr_len = 0xfc3062e4
&eth3_ec->epe_h[26].hdr_len = 0xfc3062e8
&eth3_ec->epe_h[27].hdr_len = 0xfc3062ec
&eth3_ec->epe_h[28].hdr_len = 0xfc3062f0
&eth3_ec->epe_h[29].hdr_len = 0xfc3062f4
&eth3_ec->epe_h[30].hdr_len = 0xfc3062f8
&eth3_ec->epe_h[31].hdr_len = 0xfc3062fc
&eth3_ec->epe_p[0].comp_data = 0xfc306300
&eth3_ec->epe_p[0].comp_mask = 0xfc306304
&eth3_ec->epe_p[0].comp_ctrl = 0xfc306308
&eth3_ec->epe_p[1].comp_data = 0xfc30631c
&eth3_ec->epe_p[1].comp_mask = 0xfc306320
&eth3_ec->epe_p[1].comp_ctrl = 0xfc306324
&eth3_ec->epe_p[2].comp_data = 0xfc306338
&eth3_ec->epe_p[2].comp_mask = 0xfc30633c
&eth3_ec->epe_p[2].comp_ctrl = 0xfc306340
&eth3_ec->epe_p[3].comp_data = 0xfc306354
&eth3_ec->epe_p[3].comp_mask = 0xfc306358
&eth3_ec->epe_p[3].comp_ctrl = 0xfc30635c
&eth3_ec->epe_p[4].comp_data = 0xfc306370
&eth3_ec->epe_p[4].comp_mask = 0xfc306374
&eth3_ec->epe_p[4].comp_ctrl = 0xfc306378
&eth3_ec->epe_p[5].comp_data = 0xfc30638c
&eth3_ec->epe_p[5].comp_mask = 0xfc306390
&eth3_ec->epe_p[5].comp_ctrl = 0xfc306394
&eth3_ec->epe_p[6].comp_data = 0xfc3063a8
&eth3_ec->epe_p[6].comp_mask = 0xfc3063ac
&eth3_ec->epe_p[6].comp_ctrl = 0xfc3063b0
&eth3_ec->epe_p[7].comp_data = 0xfc3063c4
&eth3_ec->epe_p[7].comp_mask = 0xfc3063c8
&eth3_ec->epe_p[7].comp_ctrl = 0xfc3063cc
&eth3_ec->epe_p[8].comp_data = 0xfc3063e0
&eth3_ec->epe_p[8].comp_mask = 0xfc3063e4
&eth3_ec->epe_p[8].comp_ctrl = 0xfc3063e8
&eth3_ec->epe_p[9].comp_data = 0xfc3063fc
&eth3_ec->epe_p[9].comp_mask = 0xfc306400
&eth3_ec->epe_p[9].comp_ctrl = 0xfc306404
&eth3_ec->epe_p[10].comp_data = 0xfc306418
&eth3_ec->epe_p[10].comp_mask = 0xfc30641c
&eth3_ec->epe_p[10].comp_ctrl = 0xfc306420
&eth3_ec->epe_p[11].comp_data = 0xfc306434
&eth3_ec->epe_p[11].comp_mask = 0xfc306438
&eth3_ec->epe_p[11].comp_ctrl = 0xfc30643c
&eth3_ec->epe_p[12].comp_data = 0xfc306450
&eth3_ec->epe_p[12].comp_mask = 0xfc306454
&eth3_ec->epe_p[12].comp_ctrl = 0xfc306458
&eth3_ec->epe_p[13].comp_data = 0xfc30646c
&eth3_ec->epe_p[13].comp_mask = 0xfc306470
&eth3_ec->epe_p[13].comp_ctrl = 0xfc306474
&eth3_ec->epe_p[14].comp_data = 0xfc306488
&eth3_ec->epe_p[14].comp_mask = 0xfc30648c
&eth3_ec->epe_p[14].comp_ctrl = 0xfc306490
&eth3_ec->epe_p[15].comp_data = 0xfc3064a4
&eth3_ec->epe_p[15].comp_mask = 0xfc3064a8
&eth3_ec->epe_p[15].comp_ctrl = 0xfc3064ac
&eth3_ec->epe_p[16].comp_data = 0xfc3064c0
&eth3_ec->epe_p[16].comp_mask = 0xfc3064c4
&eth3_ec->epe_p[16].comp_ctrl = 0xfc3064c8
&eth3_ec->epe_p[17].comp_data = 0xfc3064dc
&eth3_ec->epe_p[17].comp_mask = 0xfc3064e0
&eth3_ec->epe_p[17].comp_ctrl = 0xfc3064e4
&eth3_ec->epe_p[18].comp_data = 0xfc3064f8
&eth3_ec->epe_p[18].comp_mask = 0xfc3064fc
&eth3_ec->epe_p[18].comp_ctrl = 0xfc306500
&eth3_ec->epe_p[19].comp_data = 0xfc306514
&eth3_ec->epe_p[19].comp_mask = 0xfc306518
&eth3_ec->epe_p[19].comp_ctrl = 0xfc30651c
&eth3_ec->epe_p[20].comp_data = 0xfc306530
&eth3_ec->epe_p[20].comp_mask = 0xfc306534
&eth3_ec->epe_p[20].comp_ctrl = 0xfc306538
&eth3_ec->epe_p[21].comp_data = 0xfc30654c
&eth3_ec->epe_p[21].comp_mask = 0xfc306550
&eth3_ec->epe_p[21].comp_ctrl = 0xfc306554
&eth3_ec->epe_p[22].comp_data = 0xfc306568
&eth3_ec->epe_p[22].comp_mask = 0xfc30656c
&eth3_ec->epe_p[22].comp_ctrl = 0xfc306570
&eth3_ec->epe_p[23].comp_data = 0xfc306584
&eth3_ec->epe_p[23].comp_mask = 0xfc306588
&eth3_ec->epe_p[23].comp_ctrl = 0xfc30658c
&eth3_ec->epe_p[24].comp_data = 0xfc3065a0
&eth3_ec->epe_p[24].comp_mask = 0xfc3065a4
&eth3_ec->epe_p[24].comp_ctrl = 0xfc3065a8
&eth3_ec->epe_p[25].comp_data = 0xfc3065bc
&eth3_ec->epe_p[25].comp_mask = 0xfc3065c0
&eth3_ec->epe_p[25].comp_ctrl = 0xfc3065c4
&eth3_ec->epe_p[26].comp_data = 0xfc3065d8
&eth3_ec->epe_p[26].comp_mask = 0xfc3065dc
&eth3_ec->epe_p[26].comp_ctrl = 0xfc3065e0
&eth3_ec->epe_p[27].comp_data = 0xfc3065f4
&eth3_ec->epe_p[27].comp_mask = 0xfc3065f8
&eth3_ec->epe_p[27].comp_ctrl = 0xfc3065fc
&eth3_ec->epe_p[28].comp_data = 0xfc306610
&eth3_ec->epe_p[28].comp_mask = 0xfc306614
&eth3_ec->epe_p[28].comp_ctrl = 0xfc306618
&eth3_ec->epe_p[29].comp_data = 0xfc30662c
&eth3_ec->epe_p[29].comp_mask = 0xfc306630
&eth3_ec->epe_p[29].comp_ctrl = 0xfc306634
&eth3_ec->epe_p[30].comp_data = 0xfc306648
&eth3_ec->epe_p[30].comp_mask = 0xfc30664c
&eth3_ec->epe_p[30].comp_ctrl = 0xfc306650
&eth3_ec->epe_p[31].comp_data = 0xfc306664
&eth3_ec->epe_p[31].comp_mask = 0xfc306668
&eth3_ec->epe_p[31].comp_ctrl = 0xfc30666c
&eth3_ec->epe_a[0].prot_act = 0xfc306680
&eth3_ec->epe_a[1].prot_act = 0xfc306684
&eth3_ec->epe_a[2].prot_act = 0xfc306688
&eth3_ec->epe_a[3].prot_act = 0xfc30668c
&eth3_ec->epe_a[4].prot_act = 0xfc306690
&eth3_ec->epe_a[5].prot_act = 0xfc306694
&eth3_ec->epe_a[6].prot_act = 0xfc306698
&eth3_ec->epe_a[7].prot_act = 0xfc30669c
&eth3_ec->epe_a[8].prot_act = 0xfc3066a0
&eth3_ec->epe_a[9].prot_act = 0xfc3066a4
&eth3_ec->epe_a[10].prot_act = 0xfc3066a8
&eth3_ec->epe_a[11].prot_act = 0xfc3066ac
&eth3_ec->epe_a[12].prot_act = 0xfc3066b0
&eth3_ec->epe_a[13].prot_act = 0xfc3066b4
&eth3_ec->epe_a[14].prot_act = 0xfc3066b8
&eth3_ec->epe_a[15].prot_act = 0xfc3066bc
&eth3_ec->epe_a[16].prot_act = 0xfc3066c0
&eth3_ec->epe_a[17].prot_act = 0xfc3066c4
&eth3_ec->epe_a[18].prot_act = 0xfc3066c8
&eth3_ec->epe_a[19].prot_act = 0xfc3066cc
&eth3_ec->epe_a[20].prot_act = 0xfc3066d0
&eth3_ec->epe_a[21].prot_act = 0xfc3066d4
&eth3_ec->epe_a[22].prot_act = 0xfc3066d8
&eth3_ec->epe_a[23].prot_act = 0xfc3066dc
&eth3_ec->epe_a[24].prot_act = 0xfc3066e0
&eth3_ec->epe_a[25].prot_act = 0xfc3066e4
&eth3_ec->epe_a[26].prot_act = 0xfc3066e8
&eth3_ec->epe_a[27].prot_act = 0xfc3066ec
&eth3_ec->epe_a[28].prot_act = 0xfc3066f0
&eth3_ec->epe_a[29].prot_act = 0xfc3066f4
&eth3_ec->epe_a[30].prot_act = 0xfc3066f8
&eth3_ec->epe_a[31].prot_act = 0xfc3066fc
&eth3_ec->rfw.thash_cfg_1 = 0xfc306700
&eth3_ec->rfw.thash_cfg_2 = 0xfc306704
&eth3_ec->rfw.mhash_cfg_1 = 0xfc306708
&eth3_ec->rfw.mhash_cfg_2 = 0xfc30670c
&eth3_ec->rfw.hdr_split = 0xfc306710
&eth3_ec->rfw.meta_err = 0xfc306714
&eth3_ec->rfw.meta = 0xfc306718
&eth3_ec->rfw.filter = 0xfc30671c
&eth3_ec->rfw.thash_table_addr = 0xfc306720
&eth3_ec->rfw.thash_table_data = 0xfc306724
&eth3_ec->rfw.mhash_table_addr = 0xfc306728
&eth3_ec->rfw.mhash_table_data = 0xfc30672c
&eth3_ec->rfw.vid_table_addr = 0xfc306730
&eth3_ec->rfw.vid_table_data = 0xfc306734
&eth3_ec->rfw.pbits_table_addr = 0xfc306738
&eth3_ec->rfw.pbits_table_data = 0xfc30673c
&eth3_ec->rfw.dscp_table_addr = 0xfc306740
&eth3_ec->rfw.dscp_table_data = 0xfc306744
&eth3_ec->rfw.tc_table_addr = 0xfc306748
&eth3_ec->rfw.tc_table_data = 0xfc30674c
&eth3_ec->rfw.ctrl_table_addr = 0xfc306750
&eth3_ec->rfw.ctrl_table_data = 0xfc306754
&eth3_ec->rfw.out_cfg = 0xfc306758
&eth3_ec->rfw.fsm_table_addr = 0xfc30675c
&eth3_ec->rfw.fsm_table_data = 0xfc306760
&eth3_ec->rfw.ctrl_sel = 0xfc306764
&eth3_ec->rfw.default_vlan = 0xfc306768
&eth3_ec->rfw.default_hash = 0xfc30676c
&eth3_ec->rfw.default_or = 0xfc306770
&eth3_ec->rfw.drop_latch = 0xfc306774
&eth3_ec->rfw.checksum = 0xfc306778
&eth3_ec->rfw.lro_cfg_1 = 0xfc30677c
&eth3_ec->rfw.lro_check_ipv4 = 0xfc306780
&eth3_ec->rfw.lro_ipv4 = 0xfc306784
&eth3_ec->rfw.lro_check_ipv6 = 0xfc306788
&eth3_ec->rfw.lro_ipv6 = 0xfc30678c
&eth3_ec->rfw.lro_check_tcp = 0xfc306790
&eth3_ec->rfw.lro_tcp = 0xfc306794
&eth3_ec->rfw.lro_check_udp = 0xfc306798
&eth3_ec->rfw.lro_check_l2 = 0xfc30679c
&eth3_ec->rfw.lro_check_gen = 0xfc3067a0
&eth3_ec->rfw.lro_store = 0xfc3067a4
&eth3_ec->rfw.vid_table_def = 0xfc3067a8
&eth3_ec->rfw.ctrl_table_def = 0xfc3067ac
&eth3_ec->rfw.cfg_a_0 = 0xfc3067b0
&eth3_ec->rfw.thash_cfg_3 = 0xfc3067b4
&eth3_ec->rfw.thash_mask_outer_ipv6 = 0xfc3067b8
&eth3_ec->rfw.thash_mask_outer = 0xfc3067bc
&eth3_ec->rfw.thash_mask_inner_ipv6 = 0xfc3067c0
&eth3_ec->rfw.thash_mask_inner = 0xfc3067c4
&eth3_ec->rfw.rx_checksum = 0xfc3067c8
&eth3_ec->rfw.l3_tlen_err = 0xfc3067cc
&eth3_ec->rfw.l3_tlen_err_table_1 = 0xfc3067d0
&eth3_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc3067d4
&eth3_ec->rfw_udma[0].def_cfg = 0xfc3067f0
&eth3_ec->rfw_udma[1].def_cfg = 0xfc3067f4
&eth3_ec->rfw_udma[2].def_cfg = 0xfc3067f8
&eth3_ec->rfw_udma[3].def_cfg = 0xfc3067fc
&eth3_ec->rfw_hash[0].key = 0xfc306800
&eth3_ec->rfw_hash[1].key = 0xfc306804
&eth3_ec->rfw_hash[2].key = 0xfc306808
&eth3_ec->rfw_hash[3].key = 0xfc30680c
&eth3_ec->rfw_hash[4].key = 0xfc306810
&eth3_ec->rfw_hash[5].key = 0xfc306814
&eth3_ec->rfw_hash[6].key = 0xfc306818
&eth3_ec->rfw_hash[7].key = 0xfc30681c
&eth3_ec->rfw_hash[8].key = 0xfc306820
&eth3_ec->rfw_hash[9].key = 0xfc306824
&eth3_ec->rfw_priority[0].queue = 0xfc306828
&eth3_ec->rfw_priority[1].queue = 0xfc30682c
&eth3_ec->rfw_priority[2].queue = 0xfc306830
&eth3_ec->rfw_priority[3].queue = 0xfc306834
&eth3_ec->rfw_priority[4].queue = 0xfc306838
&eth3_ec->rfw_priority[5].queue = 0xfc30683c
&eth3_ec->rfw_priority[6].queue = 0xfc306840
&eth3_ec->rfw_priority[7].queue = 0xfc306844
&eth3_ec->rfw_default[0].opt_1 = 0xfc306848
&eth3_ec->rfw_default[1].opt_1 = 0xfc30684c
&eth3_ec->rfw_default[2].opt_1 = 0xfc306850
&eth3_ec->rfw_default[3].opt_1 = 0xfc306854
&eth3_ec->rfw_default[4].opt_1 = 0xfc306858
&eth3_ec->rfw_default[5].opt_1 = 0xfc30685c
&eth3_ec->rfw_default[6].opt_1 = 0xfc306860
&eth3_ec->rfw_default[7].opt_1 = 0xfc306864
&eth3_ec->fwd_mac[0].data_l = 0xfc306868
&eth3_ec->fwd_mac[0].data_h = 0xfc30686c
&eth3_ec->fwd_mac[0].mask_l = 0xfc306870
&eth3_ec->fwd_mac[0].mask_h = 0xfc306874
&eth3_ec->fwd_mac[0].ctrl = 0xfc306878
&eth3_ec->fwd_mac[1].data_l = 0xfc30687c
&eth3_ec->fwd_mac[1].data_h = 0xfc306880
&eth3_ec->fwd_mac[1].mask_l = 0xfc306884
&eth3_ec->fwd_mac[1].mask_h = 0xfc306888
&eth3_ec->fwd_mac[1].ctrl = 0xfc30688c
&eth3_ec->fwd_mac[2].data_l = 0xfc306890
&eth3_ec->fwd_mac[2].data_h = 0xfc306894
&eth3_ec->fwd_mac[2].mask_l = 0xfc306898
&eth3_ec->fwd_mac[2].mask_h = 0xfc30689c
&eth3_ec->fwd_mac[2].ctrl = 0xfc3068a0
&eth3_ec->fwd_mac[3].data_l = 0xfc3068a4
&eth3_ec->fwd_mac[3].data_h = 0xfc3068a8
&eth3_ec->fwd_mac[3].mask_l = 0xfc3068ac
&eth3_ec->fwd_mac[3].mask_h = 0xfc3068b0
&eth3_ec->fwd_mac[3].ctrl = 0xfc3068b4
&eth3_ec->fwd_mac[4].data_l = 0xfc3068b8
&eth3_ec->fwd_mac[4].data_h = 0xfc3068bc
&eth3_ec->fwd_mac[4].mask_l = 0xfc3068c0
&eth3_ec->fwd_mac[4].mask_h = 0xfc3068c4
&eth3_ec->fwd_mac[4].ctrl = 0xfc3068c8
&eth3_ec->fwd_mac[5].data_l = 0xfc3068cc
&eth3_ec->fwd_mac[5].data_h = 0xfc3068d0
&eth3_ec->fwd_mac[5].mask_l = 0xfc3068d4
&eth3_ec->fwd_mac[5].mask_h = 0xfc3068d8
&eth3_ec->fwd_mac[5].ctrl = 0xfc3068dc
&eth3_ec->fwd_mac[6].data_l = 0xfc3068e0
&eth3_ec->fwd_mac[6].data_h = 0xfc3068e4
&eth3_ec->fwd_mac[6].mask_l = 0xfc3068e8
&eth3_ec->fwd_mac[6].mask_h = 0xfc3068ec
&eth3_ec->fwd_mac[6].ctrl = 0xfc3068f0
&eth3_ec->fwd_mac[7].data_l = 0xfc3068f4
&eth3_ec->fwd_mac[7].data_h = 0xfc3068f8
&eth3_ec->fwd_mac[7].mask_l = 0xfc3068fc
&eth3_ec->fwd_mac[7].mask_h = 0xfc306900
&eth3_ec->fwd_mac[7].ctrl = 0xfc306904
&eth3_ec->fwd_mac[8].data_l = 0xfc306908
&eth3_ec->fwd_mac[8].data_h = 0xfc30690c
&eth3_ec->fwd_mac[8].mask_l = 0xfc306910
&eth3_ec->fwd_mac[8].mask_h = 0xfc306914
&eth3_ec->fwd_mac[8].ctrl = 0xfc306918
&eth3_ec->fwd_mac[9].data_l = 0xfc30691c
&eth3_ec->fwd_mac[9].data_h = 0xfc306920
&eth3_ec->fwd_mac[9].mask_l = 0xfc306924
&eth3_ec->fwd_mac[9].mask_h = 0xfc306928
&eth3_ec->fwd_mac[9].ctrl = 0xfc30692c
&eth3_ec->fwd_mac[10].data_l = 0xfc306930
&eth3_ec->fwd_mac[10].data_h = 0xfc306934
&eth3_ec->fwd_mac[10].mask_l = 0xfc306938
&eth3_ec->fwd_mac[10].mask_h = 0xfc30693c
&eth3_ec->fwd_mac[10].ctrl = 0xfc306940
&eth3_ec->fwd_mac[11].data_l = 0xfc306944
&eth3_ec->fwd_mac[11].data_h = 0xfc306948
&eth3_ec->fwd_mac[11].mask_l = 0xfc30694c
&eth3_ec->fwd_mac[11].mask_h = 0xfc306950
&eth3_ec->fwd_mac[11].ctrl = 0xfc306954
&eth3_ec->fwd_mac[12].data_l = 0xfc306958
&eth3_ec->fwd_mac[12].data_h = 0xfc30695c
&eth3_ec->fwd_mac[12].mask_l = 0xfc306960
&eth3_ec->fwd_mac[12].mask_h = 0xfc306964
&eth3_ec->fwd_mac[12].ctrl = 0xfc306968
&eth3_ec->fwd_mac[13].data_l = 0xfc30696c
&eth3_ec->fwd_mac[13].data_h = 0xfc306970
&eth3_ec->fwd_mac[13].mask_l = 0xfc306974
&eth3_ec->fwd_mac[13].mask_h = 0xfc306978
&eth3_ec->fwd_mac[13].ctrl = 0xfc30697c
&eth3_ec->fwd_mac[14].data_l = 0xfc306980
&eth3_ec->fwd_mac[14].data_h = 0xfc306984
&eth3_ec->fwd_mac[14].mask_l = 0xfc306988
&eth3_ec->fwd_mac[14].mask_h = 0xfc30698c
&eth3_ec->fwd_mac[14].ctrl = 0xfc306990
&eth3_ec->fwd_mac[15].data_l = 0xfc306994
&eth3_ec->fwd_mac[15].data_h = 0xfc306998
&eth3_ec->fwd_mac[15].mask_l = 0xfc30699c
&eth3_ec->fwd_mac[15].mask_h = 0xfc3069a0
&eth3_ec->fwd_mac[15].ctrl = 0xfc3069a4
&eth3_ec->fwd_mac[16].data_l = 0xfc3069a8
&eth3_ec->fwd_mac[16].data_h = 0xfc3069ac
&eth3_ec->fwd_mac[16].mask_l = 0xfc3069b0
&eth3_ec->fwd_mac[16].mask_h = 0xfc3069b4
&eth3_ec->fwd_mac[16].ctrl = 0xfc3069b8
&eth3_ec->fwd_mac[17].data_l = 0xfc3069bc
&eth3_ec->fwd_mac[17].data_h = 0xfc3069c0
&eth3_ec->fwd_mac[17].mask_l = 0xfc3069c4
&eth3_ec->fwd_mac[17].mask_h = 0xfc3069c8
&eth3_ec->fwd_mac[17].ctrl = 0xfc3069cc
&eth3_ec->fwd_mac[18].data_l = 0xfc3069d0
&eth3_ec->fwd_mac[18].data_h = 0xfc3069d4
&eth3_ec->fwd_mac[18].mask_l = 0xfc3069d8
&eth3_ec->fwd_mac[18].mask_h = 0xfc3069dc
&eth3_ec->fwd_mac[18].ctrl = 0xfc3069e0
&eth3_ec->fwd_mac[19].data_l = 0xfc3069e4
&eth3_ec->fwd_mac[19].data_h = 0xfc3069e8
&eth3_ec->fwd_mac[19].mask_l = 0xfc3069ec
&eth3_ec->fwd_mac[19].mask_h = 0xfc3069f0
&eth3_ec->fwd_mac[19].ctrl = 0xfc3069f4
&eth3_ec->fwd_mac[20].data_l = 0xfc3069f8
&eth3_ec->fwd_mac[20].data_h = 0xfc3069fc
&eth3_ec->fwd_mac[20].mask_l = 0xfc306a00
&eth3_ec->fwd_mac[20].mask_h = 0xfc306a04
&eth3_ec->fwd_mac[20].ctrl = 0xfc306a08
&eth3_ec->fwd_mac[21].data_l = 0xfc306a0c
&eth3_ec->fwd_mac[21].data_h = 0xfc306a10
&eth3_ec->fwd_mac[21].mask_l = 0xfc306a14
&eth3_ec->fwd_mac[21].mask_h = 0xfc306a18
&eth3_ec->fwd_mac[21].ctrl = 0xfc306a1c
&eth3_ec->fwd_mac[22].data_l = 0xfc306a20
&eth3_ec->fwd_mac[22].data_h = 0xfc306a24
&eth3_ec->fwd_mac[22].mask_l = 0xfc306a28
&eth3_ec->fwd_mac[22].mask_h = 0xfc306a2c
&eth3_ec->fwd_mac[22].ctrl = 0xfc306a30
&eth3_ec->fwd_mac[23].data_l = 0xfc306a34
&eth3_ec->fwd_mac[23].data_h = 0xfc306a38
&eth3_ec->fwd_mac[23].mask_l = 0xfc306a3c
&eth3_ec->fwd_mac[23].mask_h = 0xfc306a40
&eth3_ec->fwd_mac[23].ctrl = 0xfc306a44
&eth3_ec->fwd_mac[24].data_l = 0xfc306a48
&eth3_ec->fwd_mac[24].data_h = 0xfc306a4c
&eth3_ec->fwd_mac[24].mask_l = 0xfc306a50
&eth3_ec->fwd_mac[24].mask_h = 0xfc306a54
&eth3_ec->fwd_mac[24].ctrl = 0xfc306a58
&eth3_ec->fwd_mac[25].data_l = 0xfc306a5c
&eth3_ec->fwd_mac[25].data_h = 0xfc306a60
&eth3_ec->fwd_mac[25].mask_l = 0xfc306a64
&eth3_ec->fwd_mac[25].mask_h = 0xfc306a68
&eth3_ec->fwd_mac[25].ctrl = 0xfc306a6c
&eth3_ec->fwd_mac[26].data_l = 0xfc306a70
&eth3_ec->fwd_mac[26].data_h = 0xfc306a74
&eth3_ec->fwd_mac[26].mask_l = 0xfc306a78
&eth3_ec->fwd_mac[26].mask_h = 0xfc306a7c
&eth3_ec->fwd_mac[26].ctrl = 0xfc306a80
&eth3_ec->fwd_mac[27].data_l = 0xfc306a84
&eth3_ec->fwd_mac[27].data_h = 0xfc306a88
&eth3_ec->fwd_mac[27].mask_l = 0xfc306a8c
&eth3_ec->fwd_mac[27].mask_h = 0xfc306a90
&eth3_ec->fwd_mac[27].ctrl = 0xfc306a94
&eth3_ec->fwd_mac[28].data_l = 0xfc306a98
&eth3_ec->fwd_mac[28].data_h = 0xfc306a9c
&eth3_ec->fwd_mac[28].mask_l = 0xfc306aa0
&eth3_ec->fwd_mac[28].mask_h = 0xfc306aa4
&eth3_ec->fwd_mac[28].ctrl = 0xfc306aa8
&eth3_ec->fwd_mac[29].data_l = 0xfc306aac
&eth3_ec->fwd_mac[29].data_h = 0xfc306ab0
&eth3_ec->fwd_mac[29].mask_l = 0xfc306ab4
&eth3_ec->fwd_mac[29].mask_h = 0xfc306ab8
&eth3_ec->fwd_mac[29].ctrl = 0xfc306abc
&eth3_ec->fwd_mac[30].data_l = 0xfc306ac0
&eth3_ec->fwd_mac[30].data_h = 0xfc306ac4
&eth3_ec->fwd_mac[30].mask_l = 0xfc306ac8
&eth3_ec->fwd_mac[30].mask_h = 0xfc306acc
&eth3_ec->fwd_mac[30].ctrl = 0xfc306ad0
&eth3_ec->fwd_mac[31].data_l = 0xfc306ad4
&eth3_ec->fwd_mac[31].data_h = 0xfc306ad8
&eth3_ec->fwd_mac[31].mask_l = 0xfc306adc
&eth3_ec->fwd_mac[31].mask_h = 0xfc306ae0
&eth3_ec->fwd_mac[31].ctrl = 0xfc306ae4
&eth3_ec->msw.uc = 0xfc306ae8
&eth3_ec->msw.mc = 0xfc306aec
&eth3_ec->msw.bc = 0xfc306af0
&eth3_ec->tso.in_cfg = 0xfc306b00
&eth3_ec->tso.cache_table_addr = 0xfc306b04
&eth3_ec->tso.cache_table_data_1 = 0xfc306b08
&eth3_ec->tso.cache_table_data_2 = 0xfc306b0c
&eth3_ec->tso.cache_table_data_3 = 0xfc306b10
&eth3_ec->tso.cache_table_data_4 = 0xfc306b14
&eth3_ec->tso.ctrl_first = 0xfc306b18
&eth3_ec->tso.ctrl_middle = 0xfc306b1c
&eth3_ec->tso.ctrl_last = 0xfc306b20
&eth3_ec->tso.cfg_add_0 = 0xfc306b24
&eth3_ec->tso.cfg_tunnel = 0xfc306b28
&eth3_ec->tso.arb_config = 0xfc306b2c
&eth3_ec->tso.arb_cred_level = 0xfc306b30
&eth3_ec->tso.arb_cred_grant = 0xfc306b34
&eth3_ec->tso.arb_sop_cost = 0xfc306b38
&eth3_ec->tso.arb_eop_cost = 0xfc306b3c
&eth3_ec->tso.arb_data_cost = 0xfc306b40
&eth3_ec->tso_sel[0].mss = 0xfc306b60
&eth3_ec->tso_sel[1].mss = 0xfc306b64
&eth3_ec->tso_sel[2].mss = 0xfc306b68
&eth3_ec->tso_sel[3].mss = 0xfc306b6c
&eth3_ec->tso_sel[4].mss = 0xfc306b70
&eth3_ec->tso_sel[5].mss = 0xfc306b74
&eth3_ec->tso_sel[6].mss = 0xfc306b78
&eth3_ec->tso_sel[7].mss = 0xfc306b7c
&eth3_ec->tpe.parse = 0xfc306b80
&eth3_ec->tpm_udma[0].vlan_data = 0xfc306bc0
&eth3_ec->tpm_udma[0].mac_sa_1 = 0xfc306bc4
&eth3_ec->tpm_udma[0].mac_sa_2 = 0xfc306bc8
&eth3_ec->tpm_udma[1].vlan_data = 0xfc306bcc
&eth3_ec->tpm_udma[1].mac_sa_1 = 0xfc306bd0
&eth3_ec->tpm_udma[1].mac_sa_2 = 0xfc306bd4
&eth3_ec->tpm_udma[2].vlan_data = 0xfc306bd8
&eth3_ec->tpm_udma[2].mac_sa_1 = 0xfc306bdc
&eth3_ec->tpm_udma[2].mac_sa_2 = 0xfc306be0
&eth3_ec->tpm_udma[3].vlan_data = 0xfc306be4
&eth3_ec->tpm_udma[3].mac_sa_1 = 0xfc306be8
&eth3_ec->tpm_udma[3].mac_sa_2 = 0xfc306bec
&eth3_ec->tpm_sel[0].etype = 0xfc306bf0
&eth3_ec->tpm_sel[1].etype = 0xfc306bf4
&eth3_ec->tpm_sel[2].etype = 0xfc306bf8
&eth3_ec->tpm_sel[3].etype = 0xfc306bfc
&eth3_ec->tfw.tx_wr_fifo = 0xfc306c00
&eth3_ec->tfw.tx_vid_table_addr = 0xfc306c04
&eth3_ec->tfw.tx_vid_table_data = 0xfc306c08
&eth3_ec->tfw.tx_rd_fifo = 0xfc306c0c
&eth3_ec->tfw.tx_checksum = 0xfc306c10
&eth3_ec->tfw.tx_gen = 0xfc306c14
&eth3_ec->tfw.tx_spf = 0xfc306c18
&eth3_ec->tfw.data_fifo = 0xfc306c1c
&eth3_ec->tfw.ctrl_fifo = 0xfc306c20
&eth3_ec->tfw.hdr_fifo = 0xfc306c24
&eth3_ec->tfw.out = 0xfc306c28
&eth3_ec->tfw_udma[0].uc_udma = 0xfc306c60
&eth3_ec->tfw_udma[0].mc_udma = 0xfc306c64
&eth3_ec->tfw_udma[0].bc_udma = 0xfc306c68
&eth3_ec->tfw_udma[0].spf_cmd = 0xfc306c6c
&eth3_ec->tfw_udma[0].fwd_dec = 0xfc306c70
&eth3_ec->tfw_udma[1].uc_udma = 0xfc306c78
&eth3_ec->tfw_udma[1].mc_udma = 0xfc306c7c
&eth3_ec->tfw_udma[1].bc_udma = 0xfc306c80
&eth3_ec->tfw_udma[1].spf_cmd = 0xfc306c84
&eth3_ec->tfw_udma[1].fwd_dec = 0xfc306c88
&eth3_ec->tfw_udma[2].uc_udma = 0xfc306c90
&eth3_ec->tfw_udma[2].mc_udma = 0xfc306c94
&eth3_ec->tfw_udma[2].bc_udma = 0xfc306c98
&eth3_ec->tfw_udma[2].spf_cmd = 0xfc306c9c
&eth3_ec->tfw_udma[2].fwd_dec = 0xfc306ca0
&eth3_ec->tfw_udma[3].uc_udma = 0xfc306ca8
&eth3_ec->tfw_udma[3].mc_udma = 0xfc306cac
&eth3_ec->tfw_udma[3].bc_udma = 0xfc306cb0
&eth3_ec->tfw_udma[3].spf_cmd = 0xfc306cb4
&eth3_ec->tfw_udma[3].fwd_dec = 0xfc306cb8
&eth3_ec->tmi.tx_cfg = 0xfc306cc0
&eth3_ec->efc.ec_pause = 0xfc306cd0
&eth3_ec->efc.ec_xoff = 0xfc306cd4
&eth3_ec->efc.xon = 0xfc306cd8
&eth3_ec->efc.gpio = 0xfc306cdc
&eth3_ec->efc.rx_fifo_af = 0xfc306ce0
&eth3_ec->efc.rx_fifo_hyst = 0xfc306ce4
&eth3_ec->efc.stat = 0xfc306ce8
&eth3_ec->efc.xoff_timer_1g = 0xfc306cec
&eth3_ec->efc.ec_pfc = 0xfc306cf0
&eth3_ec->fc_udma[0].q_pause_0 = 0xfc306d00
&eth3_ec->fc_udma[0].q_pause_1 = 0xfc306d04
&eth3_ec->fc_udma[0].q_pause_2 = 0xfc306d08
&eth3_ec->fc_udma[0].q_pause_3 = 0xfc306d0c
&eth3_ec->fc_udma[0].q_pause_4 = 0xfc306d10
&eth3_ec->fc_udma[0].q_pause_5 = 0xfc306d14
&eth3_ec->fc_udma[0].q_pause_6 = 0xfc306d18
&eth3_ec->fc_udma[0].q_pause_7 = 0xfc306d1c
&eth3_ec->fc_udma[0].q_gpio_0 = 0xfc306d20
&eth3_ec->fc_udma[0].q_gpio_1 = 0xfc306d24
&eth3_ec->fc_udma[0].q_gpio_2 = 0xfc306d28
&eth3_ec->fc_udma[0].q_gpio_3 = 0xfc306d2c
&eth3_ec->fc_udma[0].q_gpio_4 = 0xfc306d30
&eth3_ec->fc_udma[0].q_gpio_5 = 0xfc306d34
&eth3_ec->fc_udma[0].q_gpio_6 = 0xfc306d38
&eth3_ec->fc_udma[0].q_gpio_7 = 0xfc306d3c
&eth3_ec->fc_udma[0].s_pause = 0xfc306d40
&eth3_ec->fc_udma[0].q_xoff_0 = 0xfc306d44
&eth3_ec->fc_udma[0].q_xoff_1 = 0xfc306d48
&eth3_ec->fc_udma[0].q_xoff_2 = 0xfc306d4c
&eth3_ec->fc_udma[0].q_xoff_3 = 0xfc306d50
&eth3_ec->fc_udma[0].q_xoff_4 = 0xfc306d54
&eth3_ec->fc_udma[0].q_xoff_5 = 0xfc306d58
&eth3_ec->fc_udma[0].q_xoff_6 = 0xfc306d5c
&eth3_ec->fc_udma[0].q_xoff_7 = 0xfc306d60
&eth3_ec->fc_udma[1].q_pause_0 = 0xfc306d80
&eth3_ec->fc_udma[1].q_pause_1 = 0xfc306d84
&eth3_ec->fc_udma[1].q_pause_2 = 0xfc306d88
&eth3_ec->fc_udma[1].q_pause_3 = 0xfc306d8c
&eth3_ec->fc_udma[1].q_pause_4 = 0xfc306d90
&eth3_ec->fc_udma[1].q_pause_5 = 0xfc306d94
&eth3_ec->fc_udma[1].q_pause_6 = 0xfc306d98
&eth3_ec->fc_udma[1].q_pause_7 = 0xfc306d9c
&eth3_ec->fc_udma[1].q_gpio_0 = 0xfc306da0
&eth3_ec->fc_udma[1].q_gpio_1 = 0xfc306da4
&eth3_ec->fc_udma[1].q_gpio_2 = 0xfc306da8
&eth3_ec->fc_udma[1].q_gpio_3 = 0xfc306dac
&eth3_ec->fc_udma[1].q_gpio_4 = 0xfc306db0
&eth3_ec->fc_udma[1].q_gpio_5 = 0xfc306db4
&eth3_ec->fc_udma[1].q_gpio_6 = 0xfc306db8
&eth3_ec->fc_udma[1].q_gpio_7 = 0xfc306dbc
&eth3_ec->fc_udma[1].s_pause = 0xfc306dc0
&eth3_ec->fc_udma[1].q_xoff_0 = 0xfc306dc4
&eth3_ec->fc_udma[1].q_xoff_1 = 0xfc306dc8
&eth3_ec->fc_udma[1].q_xoff_2 = 0xfc306dcc
&eth3_ec->fc_udma[1].q_xoff_3 = 0xfc306dd0
&eth3_ec->fc_udma[1].q_xoff_4 = 0xfc306dd4
&eth3_ec->fc_udma[1].q_xoff_5 = 0xfc306dd8
&eth3_ec->fc_udma[1].q_xoff_6 = 0xfc306ddc
&eth3_ec->fc_udma[1].q_xoff_7 = 0xfc306de0
&eth3_ec->fc_udma[2].q_pause_0 = 0xfc306e00
&eth3_ec->fc_udma[2].q_pause_1 = 0xfc306e04
&eth3_ec->fc_udma[2].q_pause_2 = 0xfc306e08
&eth3_ec->fc_udma[2].q_pause_3 = 0xfc306e0c
&eth3_ec->fc_udma[2].q_pause_4 = 0xfc306e10
&eth3_ec->fc_udma[2].q_pause_5 = 0xfc306e14
&eth3_ec->fc_udma[2].q_pause_6 = 0xfc306e18
&eth3_ec->fc_udma[2].q_pause_7 = 0xfc306e1c
&eth3_ec->fc_udma[2].q_gpio_0 = 0xfc306e20
&eth3_ec->fc_udma[2].q_gpio_1 = 0xfc306e24
&eth3_ec->fc_udma[2].q_gpio_2 = 0xfc306e28
&eth3_ec->fc_udma[2].q_gpio_3 = 0xfc306e2c
&eth3_ec->fc_udma[2].q_gpio_4 = 0xfc306e30
&eth3_ec->fc_udma[2].q_gpio_5 = 0xfc306e34
&eth3_ec->fc_udma[2].q_gpio_6 = 0xfc306e38
&eth3_ec->fc_udma[2].q_gpio_7 = 0xfc306e3c
&eth3_ec->fc_udma[2].s_pause = 0xfc306e40
&eth3_ec->fc_udma[2].q_xoff_0 = 0xfc306e44
&eth3_ec->fc_udma[2].q_xoff_1 = 0xfc306e48
&eth3_ec->fc_udma[2].q_xoff_2 = 0xfc306e4c
&eth3_ec->fc_udma[2].q_xoff_3 = 0xfc306e50
&eth3_ec->fc_udma[2].q_xoff_4 = 0xfc306e54
&eth3_ec->fc_udma[2].q_xoff_5 = 0xfc306e58
&eth3_ec->fc_udma[2].q_xoff_6 = 0xfc306e5c
&eth3_ec->fc_udma[2].q_xoff_7 = 0xfc306e60
&eth3_ec->fc_udma[3].q_pause_0 = 0xfc306e80
&eth3_ec->fc_udma[3].q_pause_1 = 0xfc306e84
&eth3_ec->fc_udma[3].q_pause_2 = 0xfc306e88
&eth3_ec->fc_udma[3].q_pause_3 = 0xfc306e8c
&eth3_ec->fc_udma[3].q_pause_4 = 0xfc306e90
&eth3_ec->fc_udma[3].q_pause_5 = 0xfc306e94
&eth3_ec->fc_udma[3].q_pause_6 = 0xfc306e98
&eth3_ec->fc_udma[3].q_pause_7 = 0xfc306e9c
&eth3_ec->fc_udma[3].q_gpio_0 = 0xfc306ea0
&eth3_ec->fc_udma[3].q_gpio_1 = 0xfc306ea4
&eth3_ec->fc_udma[3].q_gpio_2 = 0xfc306ea8
&eth3_ec->fc_udma[3].q_gpio_3 = 0xfc306eac
&eth3_ec->fc_udma[3].q_gpio_4 = 0xfc306eb0
&eth3_ec->fc_udma[3].q_gpio_5 = 0xfc306eb4
&eth3_ec->fc_udma[3].q_gpio_6 = 0xfc306eb8
&eth3_ec->fc_udma[3].q_gpio_7 = 0xfc306ebc
&eth3_ec->fc_udma[3].s_pause = 0xfc306ec0
&eth3_ec->fc_udma[3].q_xoff_0 = 0xfc306ec4
&eth3_ec->fc_udma[3].q_xoff_1 = 0xfc306ec8
&eth3_ec->fc_udma[3].q_xoff_2 = 0xfc306ecc
&eth3_ec->fc_udma[3].q_xoff_3 = 0xfc306ed0
&eth3_ec->fc_udma[3].q_xoff_4 = 0xfc306ed4
&eth3_ec->fc_udma[3].q_xoff_5 = 0xfc306ed8
&eth3_ec->fc_udma[3].q_xoff_6 = 0xfc306edc
&eth3_ec->fc_udma[3].q_xoff_7 = 0xfc306ee0
&eth3_ec->tpg_rpa_res.not_used = 0xfc306f00
&eth3_ec->eee.cfg_e = 0xfc307000
&eth3_ec->eee.pre_cnt = 0xfc307004
&eth3_ec->eee.post_cnt = 0xfc307008
&eth3_ec->eee.stop_cnt = 0xfc30700c
&eth3_ec->eee.stat_eee = 0xfc307010
&eth3_ec->stat.faf_in_rx_pkt = 0xfc307100
&eth3_ec->stat.faf_in_rx_short = 0xfc307104
&eth3_ec->stat.faf_in_rx_long = 0xfc307108
&eth3_ec->stat.faf_out_rx_pkt = 0xfc30710c
&eth3_ec->stat.faf_out_rx_short = 0xfc307110
&eth3_ec->stat.faf_out_rx_long = 0xfc307114
&eth3_ec->stat.faf_out_drop = 0xfc307118
&eth3_ec->stat.rxf_in_rx_pkt = 0xfc30711c
&eth3_ec->stat.rxf_in_fifo_err = 0xfc307120
&eth3_ec->stat.lbf_in_rx_pkt = 0xfc307124
&eth3_ec->stat.lbf_in_fifo_err = 0xfc307128
&eth3_ec->stat.rxf_out_rx_1_pkt = 0xfc30712c
&eth3_ec->stat.rxf_out_rx_2_pkt = 0xfc307130
&eth3_ec->stat.rxf_out_drop_1_pkt = 0xfc307134
&eth3_ec->stat.rxf_out_drop_2_pkt = 0xfc307138
&eth3_ec->stat.rpe_1_in_rx_pkt = 0xfc30713c
&eth3_ec->stat.rpe_1_out_rx_pkt = 0xfc307140
&eth3_ec->stat.rpe_2_in_rx_pkt = 0xfc307144
&eth3_ec->stat.rpe_2_out_rx_pkt = 0xfc307148
&eth3_ec->stat.rpe_3_in_rx_pkt = 0xfc30714c
&eth3_ec->stat.rpe_3_out_rx_pkt = 0xfc307150
&eth3_ec->stat.tpe_in_tx_pkt = 0xfc307154
&eth3_ec->stat.tpe_out_tx_pkt = 0xfc307158
&eth3_ec->stat.tpm_tx_pkt = 0xfc30715c
&eth3_ec->stat.tfw_in_tx_pkt = 0xfc307160
&eth3_ec->stat.tfw_out_tx_pkt = 0xfc307164
&eth3_ec->stat.rfw_in_rx_pkt = 0xfc307168
&eth3_ec->stat.rfw_in_vlan_drop = 0xfc30716c
&eth3_ec->stat.rfw_in_parse_drop = 0xfc307170
&eth3_ec->stat.rfw_in_mc = 0xfc307174
&eth3_ec->stat.rfw_in_bc = 0xfc307178
&eth3_ec->stat.rfw_in_vlan_exist = 0xfc30717c
&eth3_ec->stat.rfw_in_vlan_nexist = 0xfc307180
&eth3_ec->stat.rfw_in_mac_drop = 0xfc307184
&eth3_ec->stat.rfw_in_mac_ndet_drop = 0xfc307188
&eth3_ec->stat.rfw_in_ctrl_drop = 0xfc30718c
&eth3_ec->stat.rfw_in_prot_i_drop = 0xfc307190
&eth3_ec->stat.eee_in = 0xfc307194
&eth3_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc307300
&eth3_ec->stat_udma[0].rfw_out_drop = 0xfc307304
&eth3_ec->stat_udma[0].msw_in_rx_pkt = 0xfc307308
&eth3_ec->stat_udma[0].msw_drop_q_full = 0xfc30730c
&eth3_ec->stat_udma[0].msw_drop_sop = 0xfc307310
&eth3_ec->stat_udma[0].msw_drop_eop = 0xfc307314
&eth3_ec->stat_udma[0].msw_wr_eop = 0xfc307318
&eth3_ec->stat_udma[0].msw_out_rx_pkt = 0xfc30731c
&eth3_ec->stat_udma[0].tso_no_tso_pkt = 0xfc307320
&eth3_ec->stat_udma[0].tso_tso_pkt = 0xfc307324
&eth3_ec->stat_udma[0].tso_seg_pkt = 0xfc307328
&eth3_ec->stat_udma[0].tso_pad_pkt = 0xfc30732c
&eth3_ec->stat_udma[0].tpm_tx_spoof = 0xfc307330
&eth3_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc307334
&eth3_ec->stat_udma[0].tmi_out_to_mac = 0xfc307338
&eth3_ec->stat_udma[0].tmi_out_to_rx = 0xfc30733c
&eth3_ec->stat_udma[0].tx_q0_bytes = 0xfc307340
&eth3_ec->stat_udma[0].tx_q1_bytes = 0xfc307344
&eth3_ec->stat_udma[0].tx_q2_bytes = 0xfc307348
&eth3_ec->stat_udma[0].tx_q3_bytes = 0xfc30734c
&eth3_ec->stat_udma[0].tx_q0_pkts = 0xfc307350
&eth3_ec->stat_udma[0].tx_q1_pkts = 0xfc307354
&eth3_ec->stat_udma[0].tx_q2_pkts = 0xfc307358
&eth3_ec->stat_udma[0].tx_q3_pkts = 0xfc30735c
&eth3_ec->stat_udma[0].tx_q4_bytes = 0xfc307360
&eth3_ec->stat_udma[0].tx_q5_bytes = 0xfc307364
&eth3_ec->stat_udma[0].tx_q6_bytes = 0xfc307368
&eth3_ec->stat_udma[0].tx_q7_bytes = 0xfc30736c
&eth3_ec->stat_udma[0].tx_q8_bytes = 0xfc307370
&eth3_ec->stat_udma[0].tx_q9_bytes = 0xfc307374
&eth3_ec->stat_udma[0].tx_q10_bytes = 0xfc307378
&eth3_ec->stat_udma[0].tx_q11_bytes = 0xfc30737c
&eth3_ec->stat_udma[0].tx_q12_bytes = 0xfc307380
&eth3_ec->stat_udma[0].tx_q13_bytes = 0xfc307384
&eth3_ec->stat_udma[0].tx_q14_bytes = 0xfc307388
&eth3_ec->stat_udma[0].tx_q15_bytes = 0xfc30738c
&eth3_ec->stat_udma[0].tx_q4_pkts = 0xfc307390
&eth3_ec->stat_udma[0].tx_q5_pkts = 0xfc307394
&eth3_ec->stat_udma[0].tx_q6_pkts = 0xfc307398
&eth3_ec->stat_udma[0].tx_q7_pkts = 0xfc30739c
&eth3_ec->stat_udma[0].tx_q8_pkts = 0xfc3073a0
&eth3_ec->stat_udma[0].tx_q9_pkts = 0xfc3073a4
&eth3_ec->stat_udma[0].tx_q10_pkts = 0xfc3073a8
&eth3_ec->stat_udma[0].tx_q11_pkts = 0xfc3073ac
&eth3_ec->stat_udma[0].tx_q12_pkts = 0xfc3073b0
&eth3_ec->stat_udma[0].tx_q13_pkts = 0xfc3073b4
&eth3_ec->stat_udma[0].tx_q14_pkts = 0xfc3073b8
&eth3_ec->stat_udma[0].tx_q15_pkts = 0xfc3073bc
&eth3_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc307400
&eth3_ec->stat_udma[1].rfw_out_drop = 0xfc307404
&eth3_ec->stat_udma[1].msw_in_rx_pkt = 0xfc307408
&eth3_ec->stat_udma[1].msw_drop_q_full = 0xfc30740c
&eth3_ec->stat_udma[1].msw_drop_sop = 0xfc307410
&eth3_ec->stat_udma[1].msw_drop_eop = 0xfc307414
&eth3_ec->stat_udma[1].msw_wr_eop = 0xfc307418
&eth3_ec->stat_udma[1].msw_out_rx_pkt = 0xfc30741c
&eth3_ec->stat_udma[1].tso_no_tso_pkt = 0xfc307420
&eth3_ec->stat_udma[1].tso_tso_pkt = 0xfc307424
&eth3_ec->stat_udma[1].tso_seg_pkt = 0xfc307428
&eth3_ec->stat_udma[1].tso_pad_pkt = 0xfc30742c
&eth3_ec->stat_udma[1].tpm_tx_spoof = 0xfc307430
&eth3_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc307434
&eth3_ec->stat_udma[1].tmi_out_to_mac = 0xfc307438
&eth3_ec->stat_udma[1].tmi_out_to_rx = 0xfc30743c
&eth3_ec->stat_udma[1].tx_q0_bytes = 0xfc307440
&eth3_ec->stat_udma[1].tx_q1_bytes = 0xfc307444
&eth3_ec->stat_udma[1].tx_q2_bytes = 0xfc307448
&eth3_ec->stat_udma[1].tx_q3_bytes = 0xfc30744c
&eth3_ec->stat_udma[1].tx_q0_pkts = 0xfc307450
&eth3_ec->stat_udma[1].tx_q1_pkts = 0xfc307454
&eth3_ec->stat_udma[1].tx_q2_pkts = 0xfc307458
&eth3_ec->stat_udma[1].tx_q3_pkts = 0xfc30745c
&eth3_ec->stat_udma[1].tx_q4_bytes = 0xfc307460
&eth3_ec->stat_udma[1].tx_q5_bytes = 0xfc307464
&eth3_ec->stat_udma[1].tx_q6_bytes = 0xfc307468
&eth3_ec->stat_udma[1].tx_q7_bytes = 0xfc30746c
&eth3_ec->stat_udma[1].tx_q8_bytes = 0xfc307470
&eth3_ec->stat_udma[1].tx_q9_bytes = 0xfc307474
&eth3_ec->stat_udma[1].tx_q10_bytes = 0xfc307478
&eth3_ec->stat_udma[1].tx_q11_bytes = 0xfc30747c
&eth3_ec->stat_udma[1].tx_q12_bytes = 0xfc307480
&eth3_ec->stat_udma[1].tx_q13_bytes = 0xfc307484
&eth3_ec->stat_udma[1].tx_q14_bytes = 0xfc307488
&eth3_ec->stat_udma[1].tx_q15_bytes = 0xfc30748c
&eth3_ec->stat_udma[1].tx_q4_pkts = 0xfc307490
&eth3_ec->stat_udma[1].tx_q5_pkts = 0xfc307494
&eth3_ec->stat_udma[1].tx_q6_pkts = 0xfc307498
&eth3_ec->stat_udma[1].tx_q7_pkts = 0xfc30749c
&eth3_ec->stat_udma[1].tx_q8_pkts = 0xfc3074a0
&eth3_ec->stat_udma[1].tx_q9_pkts = 0xfc3074a4
&eth3_ec->stat_udma[1].tx_q10_pkts = 0xfc3074a8
&eth3_ec->stat_udma[1].tx_q11_pkts = 0xfc3074ac
&eth3_ec->stat_udma[1].tx_q12_pkts = 0xfc3074b0
&eth3_ec->stat_udma[1].tx_q13_pkts = 0xfc3074b4
&eth3_ec->stat_udma[1].tx_q14_pkts = 0xfc3074b8
&eth3_ec->stat_udma[1].tx_q15_pkts = 0xfc3074bc
&eth3_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc307500
&eth3_ec->stat_udma[2].rfw_out_drop = 0xfc307504
&eth3_ec->stat_udma[2].msw_in_rx_pkt = 0xfc307508
&eth3_ec->stat_udma[2].msw_drop_q_full = 0xfc30750c
&eth3_ec->stat_udma[2].msw_drop_sop = 0xfc307510
&eth3_ec->stat_udma[2].msw_drop_eop = 0xfc307514
&eth3_ec->stat_udma[2].msw_wr_eop = 0xfc307518
&eth3_ec->stat_udma[2].msw_out_rx_pkt = 0xfc30751c
&eth3_ec->stat_udma[2].tso_no_tso_pkt = 0xfc307520
&eth3_ec->stat_udma[2].tso_tso_pkt = 0xfc307524
&eth3_ec->stat_udma[2].tso_seg_pkt = 0xfc307528
&eth3_ec->stat_udma[2].tso_pad_pkt = 0xfc30752c
&eth3_ec->stat_udma[2].tpm_tx_spoof = 0xfc307530
&eth3_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc307534
&eth3_ec->stat_udma[2].tmi_out_to_mac = 0xfc307538
&eth3_ec->stat_udma[2].tmi_out_to_rx = 0xfc30753c
&eth3_ec->stat_udma[2].tx_q0_bytes = 0xfc307540
&eth3_ec->stat_udma[2].tx_q1_bytes = 0xfc307544
&eth3_ec->stat_udma[2].tx_q2_bytes = 0xfc307548
&eth3_ec->stat_udma[2].tx_q3_bytes = 0xfc30754c
&eth3_ec->stat_udma[2].tx_q0_pkts = 0xfc307550
&eth3_ec->stat_udma[2].tx_q1_pkts = 0xfc307554
&eth3_ec->stat_udma[2].tx_q2_pkts = 0xfc307558
&eth3_ec->stat_udma[2].tx_q3_pkts = 0xfc30755c
&eth3_ec->stat_udma[2].tx_q4_bytes = 0xfc307560
&eth3_ec->stat_udma[2].tx_q5_bytes = 0xfc307564
&eth3_ec->stat_udma[2].tx_q6_bytes = 0xfc307568
&eth3_ec->stat_udma[2].tx_q7_bytes = 0xfc30756c
&eth3_ec->stat_udma[2].tx_q8_bytes = 0xfc307570
&eth3_ec->stat_udma[2].tx_q9_bytes = 0xfc307574
&eth3_ec->stat_udma[2].tx_q10_bytes = 0xfc307578
&eth3_ec->stat_udma[2].tx_q11_bytes = 0xfc30757c
&eth3_ec->stat_udma[2].tx_q12_bytes = 0xfc307580
&eth3_ec->stat_udma[2].tx_q13_bytes = 0xfc307584
&eth3_ec->stat_udma[2].tx_q14_bytes = 0xfc307588
&eth3_ec->stat_udma[2].tx_q15_bytes = 0xfc30758c
&eth3_ec->stat_udma[2].tx_q4_pkts = 0xfc307590
&eth3_ec->stat_udma[2].tx_q5_pkts = 0xfc307594
&eth3_ec->stat_udma[2].tx_q6_pkts = 0xfc307598
&eth3_ec->stat_udma[2].tx_q7_pkts = 0xfc30759c
&eth3_ec->stat_udma[2].tx_q8_pkts = 0xfc3075a0
&eth3_ec->stat_udma[2].tx_q9_pkts = 0xfc3075a4
&eth3_ec->stat_udma[2].tx_q10_pkts = 0xfc3075a8
&eth3_ec->stat_udma[2].tx_q11_pkts = 0xfc3075ac
&eth3_ec->stat_udma[2].tx_q12_pkts = 0xfc3075b0
&eth3_ec->stat_udma[2].tx_q13_pkts = 0xfc3075b4
&eth3_ec->stat_udma[2].tx_q14_pkts = 0xfc3075b8
&eth3_ec->stat_udma[2].tx_q15_pkts = 0xfc3075bc
&eth3_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc307600
&eth3_ec->stat_udma[3].rfw_out_drop = 0xfc307604
&eth3_ec->stat_udma[3].msw_in_rx_pkt = 0xfc307608
&eth3_ec->stat_udma[3].msw_drop_q_full = 0xfc30760c
&eth3_ec->stat_udma[3].msw_drop_sop = 0xfc307610
&eth3_ec->stat_udma[3].msw_drop_eop = 0xfc307614
&eth3_ec->stat_udma[3].msw_wr_eop = 0xfc307618
&eth3_ec->stat_udma[3].msw_out_rx_pkt = 0xfc30761c
&eth3_ec->stat_udma[3].tso_no_tso_pkt = 0xfc307620
&eth3_ec->stat_udma[3].tso_tso_pkt = 0xfc307624
&eth3_ec->stat_udma[3].tso_seg_pkt = 0xfc307628
&eth3_ec->stat_udma[3].tso_pad_pkt = 0xfc30762c
&eth3_ec->stat_udma[3].tpm_tx_spoof = 0xfc307630
&eth3_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc307634
&eth3_ec->stat_udma[3].tmi_out_to_mac = 0xfc307638
&eth3_ec->stat_udma[3].tmi_out_to_rx = 0xfc30763c
&eth3_ec->stat_udma[3].tx_q0_bytes = 0xfc307640
&eth3_ec->stat_udma[3].tx_q1_bytes = 0xfc307644
&eth3_ec->stat_udma[3].tx_q2_bytes = 0xfc307648
&eth3_ec->stat_udma[3].tx_q3_bytes = 0xfc30764c
&eth3_ec->stat_udma[3].tx_q0_pkts = 0xfc307650
&eth3_ec->stat_udma[3].tx_q1_pkts = 0xfc307654
&eth3_ec->stat_udma[3].tx_q2_pkts = 0xfc307658
&eth3_ec->stat_udma[3].tx_q3_pkts = 0xfc30765c
&eth3_ec->stat_udma[3].tx_q4_bytes = 0xfc307660
&eth3_ec->stat_udma[3].tx_q5_bytes = 0xfc307664
&eth3_ec->stat_udma[3].tx_q6_bytes = 0xfc307668
&eth3_ec->stat_udma[3].tx_q7_bytes = 0xfc30766c
&eth3_ec->stat_udma[3].tx_q8_bytes = 0xfc307670
&eth3_ec->stat_udma[3].tx_q9_bytes = 0xfc307674
&eth3_ec->stat_udma[3].tx_q10_bytes = 0xfc307678
&eth3_ec->stat_udma[3].tx_q11_bytes = 0xfc30767c
&eth3_ec->stat_udma[3].tx_q12_bytes = 0xfc307680
&eth3_ec->stat_udma[3].tx_q13_bytes = 0xfc307684
&eth3_ec->stat_udma[3].tx_q14_bytes = 0xfc307688
&eth3_ec->stat_udma[3].tx_q15_bytes = 0xfc30768c
&eth3_ec->stat_udma[3].tx_q4_pkts = 0xfc307690
&eth3_ec->stat_udma[3].tx_q5_pkts = 0xfc307694
&eth3_ec->stat_udma[3].tx_q6_pkts = 0xfc307698
&eth3_ec->stat_udma[3].tx_q7_pkts = 0xfc30769c
&eth3_ec->stat_udma[3].tx_q8_pkts = 0xfc3076a0
&eth3_ec->stat_udma[3].tx_q9_pkts = 0xfc3076a4
&eth3_ec->stat_udma[3].tx_q10_pkts = 0xfc3076a8
&eth3_ec->stat_udma[3].tx_q11_pkts = 0xfc3076ac
&eth3_ec->stat_udma[3].tx_q12_pkts = 0xfc3076b0
&eth3_ec->stat_udma[3].tx_q13_pkts = 0xfc3076b4
&eth3_ec->stat_udma[3].tx_q14_pkts = 0xfc3076b8
&eth3_ec->stat_udma[3].tx_q15_pkts = 0xfc3076bc
&eth3_ec->msp.p_parse_cfg = 0xfc307700
&eth3_ec->msp.p_act_table_addr = 0xfc307704
&eth3_ec->msp.p_act_table_data_1 = 0xfc307708
&eth3_ec->msp.p_act_table_data_2 = 0xfc30770c
&eth3_ec->msp.p_act_table_data_3 = 0xfc307710
&eth3_ec->msp.p_act_table_data_4 = 0xfc307714
&eth3_ec->msp.p_act_table_data_5 = 0xfc307718
&eth3_ec->msp.p_act_table_data_6 = 0xfc30771c
&eth3_ec->msp.p_res_def = 0xfc307720
&eth3_ec->msp.p_res_in = 0xfc307724
&eth3_ec->msp_p[0].h_hdr_len = 0xfc307740
&eth3_ec->msp_p[1].h_hdr_len = 0xfc307744
&eth3_ec->msp_p[2].h_hdr_len = 0xfc307748
&eth3_ec->msp_p[3].h_hdr_len = 0xfc30774c
&eth3_ec->msp_p[4].h_hdr_len = 0xfc307750
&eth3_ec->msp_p[5].h_hdr_len = 0xfc307754
&eth3_ec->msp_p[6].h_hdr_len = 0xfc307758
&eth3_ec->msp_p[7].h_hdr_len = 0xfc30775c
&eth3_ec->msp_p[8].h_hdr_len = 0xfc307760
&eth3_ec->msp_p[9].h_hdr_len = 0xfc307764
&eth3_ec->msp_p[10].h_hdr_len = 0xfc307768
&eth3_ec->msp_p[11].h_hdr_len = 0xfc30776c
&eth3_ec->msp_p[12].h_hdr_len = 0xfc307770
&eth3_ec->msp_p[13].h_hdr_len = 0xfc307774
&eth3_ec->msp_p[14].h_hdr_len = 0xfc307778
&eth3_ec->msp_p[15].h_hdr_len = 0xfc30777c
&eth3_ec->msp_p[16].h_hdr_len = 0xfc307780
&eth3_ec->msp_p[17].h_hdr_len = 0xfc307784
&eth3_ec->msp_p[18].h_hdr_len = 0xfc307788
&eth3_ec->msp_p[19].h_hdr_len = 0xfc30778c
&eth3_ec->msp_p[20].h_hdr_len = 0xfc307790
&eth3_ec->msp_p[21].h_hdr_len = 0xfc307794
&eth3_ec->msp_p[22].h_hdr_len = 0xfc307798
&eth3_ec->msp_p[23].h_hdr_len = 0xfc30779c
&eth3_ec->msp_p[24].h_hdr_len = 0xfc3077a0
&eth3_ec->msp_p[25].h_hdr_len = 0xfc3077a4
&eth3_ec->msp_p[26].h_hdr_len = 0xfc3077a8
&eth3_ec->msp_p[27].h_hdr_len = 0xfc3077ac
&eth3_ec->msp_p[28].h_hdr_len = 0xfc3077b0
&eth3_ec->msp_p[29].h_hdr_len = 0xfc3077b4
&eth3_ec->msp_p[30].h_hdr_len = 0xfc3077b8
&eth3_ec->msp_p[31].h_hdr_len = 0xfc3077bc
&eth3_ec->msp_c[0].p_comp_data = 0xfc3077c0
&eth3_ec->msp_c[0].p_comp_mask = 0xfc3077c4
&eth3_ec->msp_c[0].p_comp_ctrl = 0xfc3077c8
&eth3_ec->msp_c[1].p_comp_data = 0xfc3077dc
&eth3_ec->msp_c[1].p_comp_mask = 0xfc3077e0
&eth3_ec->msp_c[1].p_comp_ctrl = 0xfc3077e4
&eth3_ec->msp_c[2].p_comp_data = 0xfc3077f8
&eth3_ec->msp_c[2].p_comp_mask = 0xfc3077fc
&eth3_ec->msp_c[2].p_comp_ctrl = 0xfc307800
&eth3_ec->msp_c[3].p_comp_data = 0xfc307814
&eth3_ec->msp_c[3].p_comp_mask = 0xfc307818
&eth3_ec->msp_c[3].p_comp_ctrl = 0xfc30781c
&eth3_ec->msp_c[4].p_comp_data = 0xfc307830
&eth3_ec->msp_c[4].p_comp_mask = 0xfc307834
&eth3_ec->msp_c[4].p_comp_ctrl = 0xfc307838
&eth3_ec->msp_c[5].p_comp_data = 0xfc30784c
&eth3_ec->msp_c[5].p_comp_mask = 0xfc307850
&eth3_ec->msp_c[5].p_comp_ctrl = 0xfc307854
&eth3_ec->msp_c[6].p_comp_data = 0xfc307868
&eth3_ec->msp_c[6].p_comp_mask = 0xfc30786c
&eth3_ec->msp_c[6].p_comp_ctrl = 0xfc307870
&eth3_ec->msp_c[7].p_comp_data = 0xfc307884
&eth3_ec->msp_c[7].p_comp_mask = 0xfc307888
&eth3_ec->msp_c[7].p_comp_ctrl = 0xfc30788c
&eth3_ec->msp_c[8].p_comp_data = 0xfc3078a0
&eth3_ec->msp_c[8].p_comp_mask = 0xfc3078a4
&eth3_ec->msp_c[8].p_comp_ctrl = 0xfc3078a8
&eth3_ec->msp_c[9].p_comp_data = 0xfc3078bc
&eth3_ec->msp_c[9].p_comp_mask = 0xfc3078c0
&eth3_ec->msp_c[9].p_comp_ctrl = 0xfc3078c4
&eth3_ec->msp_c[10].p_comp_data = 0xfc3078d8
&eth3_ec->msp_c[10].p_comp_mask = 0xfc3078dc
&eth3_ec->msp_c[10].p_comp_ctrl = 0xfc3078e0
&eth3_ec->msp_c[11].p_comp_data = 0xfc3078f4
&eth3_ec->msp_c[11].p_comp_mask = 0xfc3078f8
&eth3_ec->msp_c[11].p_comp_ctrl = 0xfc3078fc
&eth3_ec->msp_c[12].p_comp_data = 0xfc307910
&eth3_ec->msp_c[12].p_comp_mask = 0xfc307914
&eth3_ec->msp_c[12].p_comp_ctrl = 0xfc307918
&eth3_ec->msp_c[13].p_comp_data = 0xfc30792c
&eth3_ec->msp_c[13].p_comp_mask = 0xfc307930
&eth3_ec->msp_c[13].p_comp_ctrl = 0xfc307934
&eth3_ec->msp_c[14].p_comp_data = 0xfc307948
&eth3_ec->msp_c[14].p_comp_mask = 0xfc30794c
&eth3_ec->msp_c[14].p_comp_ctrl = 0xfc307950
&eth3_ec->msp_c[15].p_comp_data = 0xfc307964
&eth3_ec->msp_c[15].p_comp_mask = 0xfc307968
&eth3_ec->msp_c[15].p_comp_ctrl = 0xfc30796c
&eth3_ec->msp_c[16].p_comp_data = 0xfc307980
&eth3_ec->msp_c[16].p_comp_mask = 0xfc307984
&eth3_ec->msp_c[16].p_comp_ctrl = 0xfc307988
&eth3_ec->msp_c[17].p_comp_data = 0xfc30799c
&eth3_ec->msp_c[17].p_comp_mask = 0xfc3079a0
&eth3_ec->msp_c[17].p_comp_ctrl = 0xfc3079a4
&eth3_ec->msp_c[18].p_comp_data = 0xfc3079b8
&eth3_ec->msp_c[18].p_comp_mask = 0xfc3079bc
&eth3_ec->msp_c[18].p_comp_ctrl = 0xfc3079c0
&eth3_ec->msp_c[19].p_comp_data = 0xfc3079d4
&eth3_ec->msp_c[19].p_comp_mask = 0xfc3079d8
&eth3_ec->msp_c[19].p_comp_ctrl = 0xfc3079dc
&eth3_ec->msp_c[20].p_comp_data = 0xfc3079f0
&eth3_ec->msp_c[20].p_comp_mask = 0xfc3079f4
&eth3_ec->msp_c[20].p_comp_ctrl = 0xfc3079f8
&eth3_ec->msp_c[21].p_comp_data = 0xfc307a0c
&eth3_ec->msp_c[21].p_comp_mask = 0xfc307a10
&eth3_ec->msp_c[21].p_comp_ctrl = 0xfc307a14
&eth3_ec->msp_c[22].p_comp_data = 0xfc307a28
&eth3_ec->msp_c[22].p_comp_mask = 0xfc307a2c
&eth3_ec->msp_c[22].p_comp_ctrl = 0xfc307a30
&eth3_ec->msp_c[23].p_comp_data = 0xfc307a44
&eth3_ec->msp_c[23].p_comp_mask = 0xfc307a48
&eth3_ec->msp_c[23].p_comp_ctrl = 0xfc307a4c
&eth3_ec->msp_c[24].p_comp_data = 0xfc307a60
&eth3_ec->msp_c[24].p_comp_mask = 0xfc307a64
&eth3_ec->msp_c[24].p_comp_ctrl = 0xfc307a68
&eth3_ec->msp_c[25].p_comp_data = 0xfc307a7c
&eth3_ec->msp_c[25].p_comp_mask = 0xfc307a80
&eth3_ec->msp_c[25].p_comp_ctrl = 0xfc307a84
&eth3_ec->msp_c[26].p_comp_data = 0xfc307a98
&eth3_ec->msp_c[26].p_comp_mask = 0xfc307a9c
&eth3_ec->msp_c[26].p_comp_ctrl = 0xfc307aa0
&eth3_ec->msp_c[27].p_comp_data = 0xfc307ab4
&eth3_ec->msp_c[27].p_comp_mask = 0xfc307ab8
&eth3_ec->msp_c[27].p_comp_ctrl = 0xfc307abc
&eth3_ec->msp_c[28].p_comp_data = 0xfc307ad0
&eth3_ec->msp_c[28].p_comp_mask = 0xfc307ad4
&eth3_ec->msp_c[28].p_comp_ctrl = 0xfc307ad8
&eth3_ec->msp_c[29].p_comp_data = 0xfc307aec
&eth3_ec->msp_c[29].p_comp_mask = 0xfc307af0
&eth3_ec->msp_c[29].p_comp_ctrl = 0xfc307af4
&eth3_ec->msp_c[30].p_comp_data = 0xfc307b08
&eth3_ec->msp_c[30].p_comp_mask = 0xfc307b0c
&eth3_ec->msp_c[30].p_comp_ctrl = 0xfc307b10
&eth3_ec->msp_c[31].p_comp_data = 0xfc307b24
&eth3_ec->msp_c[31].p_comp_mask = 0xfc307b28
&eth3_ec->msp_c[31].p_comp_ctrl = 0xfc307b2c
&eth3_ec->crce.gen_cfg = 0xfc307b60
&eth3_ec->wol.wol_en = 0xfc307b80
&eth3_ec->wol.magic_pswd_l = 0xfc307b84
&eth3_ec->wol.magic_pswd_h = 0xfc307b88
&eth3_ec->wol.ipv6_dip_word0 = 0xfc307b8c
&eth3_ec->wol.ipv6_dip_word1 = 0xfc307b90
&eth3_ec->wol.ipv6_dip_word2 = 0xfc307b94
&eth3_ec->wol.ipv6_dip_word3 = 0xfc307b98
&eth3_ec->wol.ipv4_dip = 0xfc307b9c
&eth3_ec->wol.ethertype = 0xfc307ba0
&eth3_ec->int_ctrl_mem[0] = 0xfc307c00
&eth3_ec->int_ctrl_mem[1] = 0xfc307c04
&eth3_ec->int_ctrl_mem[2] = 0xfc307c08
&eth3_ec->int_ctrl_mem[3] = 0xfc307c0c
&eth3_ec->int_ctrl_mem[4] = 0xfc307c10
&eth3_ec->int_ctrl_mem[5] = 0xfc307c14
&eth3_ec->int_ctrl_mem[6] = 0xfc307c18
&eth3_ec->int_ctrl_mem[7] = 0xfc307c1c
&eth3_ec->int_ctrl_mem[8] = 0xfc307c20
&eth3_ec->int_ctrl_mem[9] = 0xfc307c24
&eth3_ec->int_ctrl_mem[10] = 0xfc307c28
&eth3_ec->int_ctrl_mem[11] = 0xfc307c2c
&eth3_ec->int_ctrl_mem[12] = 0xfc307c30
&eth3_ec->int_ctrl_mem[13] = 0xfc307c34
&eth3_ec->int_ctrl_mem[14] = 0xfc307c38
&eth3_ec->int_ctrl_mem[15] = 0xfc307c3c
&eth3_ec->int_ctrl_mem[16] = 0xfc307c40
&eth3_ec->int_ctrl_mem[17] = 0xfc307c44
&eth3_ec->int_ctrl_mem[18] = 0xfc307c48
&eth3_ec->int_ctrl_mem[19] = 0xfc307c4c
&eth3_ec->int_ctrl_mem[20] = 0xfc307c50
&eth3_ec->int_ctrl_mem[21] = 0xfc307c54
&eth3_ec->int_ctrl_mem[22] = 0xfc307c58
&eth3_ec->int_ctrl_mem[23] = 0xfc307c5c
&eth3_ec->int_ctrl_mem[24] = 0xfc307c60
&eth3_ec->int_ctrl_mem[25] = 0xfc307c64
&eth3_ec->int_ctrl_mem[26] = 0xfc307c68
&eth3_ec->int_ctrl_mem[27] = 0xfc307c6c
&eth3_ec->int_ctrl_mem[28] = 0xfc307c70
&eth3_ec->int_ctrl_mem[29] = 0xfc307c74
&eth3_ec->int_ctrl_mem[30] = 0xfc307c78
&eth3_ec->int_ctrl_mem[31] = 0xfc307c7c
&eth3_ec->int_ctrl_mem[32] = 0xfc307c80
&eth3_ec->int_ctrl_mem[33] = 0xfc307c84
&eth3_ec->int_ctrl_mem[34] = 0xfc307c88
&eth3_ec->int_ctrl_mem[35] = 0xfc307c8c
&eth3_ec->int_ctrl_mem[36] = 0xfc307c90
&eth3_ec->int_ctrl_mem[37] = 0xfc307c94
&eth3_ec->int_ctrl_mem[38] = 0xfc307c98
&eth3_ec->int_ctrl_mem[39] = 0xfc307c9c
&eth3_ec->int_ctrl_mem[40] = 0xfc307ca0
&eth3_ec->int_ctrl_mem[41] = 0xfc307ca4
&eth3_ec->int_ctrl_mem[42] = 0xfc307ca8
&eth3_ec->int_ctrl_mem[43] = 0xfc307cac
&eth3_ec->int_ctrl_mem[44] = 0xfc307cb0
&eth3_ec->int_ctrl_mem[45] = 0xfc307cb4
&eth3_ec->int_ctrl_mem[46] = 0xfc307cb8
&eth3_ec->int_ctrl_mem[47] = 0xfc307cbc
&eth3_ec->int_ctrl_mem[48] = 0xfc307cc0
&eth3_ec->int_ctrl_mem[49] = 0xfc307cc4
&eth3_ec->int_ctrl_mem[50] = 0xfc307cc8
&eth3_ec->int_ctrl_mem[51] = 0xfc307ccc
&eth3_ec->int_ctrl_mem[52] = 0xfc307cd0
&eth3_ec->int_ctrl_mem[53] = 0xfc307cd4
&eth3_ec->int_ctrl_mem[54] = 0xfc307cd8
&eth3_ec->int_ctrl_mem[55] = 0xfc307cdc
&eth3_ec->int_ctrl_mem[56] = 0xfc307ce0
&eth3_ec->int_ctrl_mem[57] = 0xfc307ce4
&eth3_ec->int_ctrl_mem[58] = 0xfc307ce8
&eth3_ec->int_ctrl_mem[59] = 0xfc307cec
&eth3_ec->int_ctrl_mem[60] = 0xfc307cf0
&eth3_ec->int_ctrl_mem[61] = 0xfc307cf4
&eth3_ec->int_ctrl_mem[62] = 0xfc307cf8
&eth3_ec->int_ctrl_mem[63] = 0xfc307cfc
&eth3_ec->pth.system_time_seconds = 0xfc307d00
&eth3_ec->pth.system_time_subseconds_msb = 0xfc307d04
&eth3_ec->pth.system_time_subseconds_lsb = 0xfc307d08
&eth3_ec->pth.clock_period_msb = 0xfc307d0c
&eth3_ec->pth.clock_period_lsb = 0xfc307d10
&eth3_ec->pth.int_update_ctrl = 0xfc307d14
&eth3_ec->pth.int_update_seconds = 0xfc307d18
&eth3_ec->pth.int_update_subseconds_msb = 0xfc307d1c
&eth3_ec->pth.int_update_subseconds_lsb = 0xfc307d20
&eth3_ec->pth.ext_update_ctrl = 0xfc307d24
&eth3_ec->pth.ext_update_seconds = 0xfc307d28
&eth3_ec->pth.ext_update_subseconds_msb = 0xfc307d2c
&eth3_ec->pth.ext_update_subseconds_lsb = 0xfc307d30
&eth3_ec->pth.read_compensation_subseconds_msb = 0xfc307d34
&eth3_ec->pth.read_compensation_subseconds_lsb = 0xfc307d38
&eth3_ec->pth.int_write_compensation_subseconds_msb = 0xfc307d3c
&eth3_ec->pth.int_write_compensation_subseconds_lsb = 0xfc307d40
&eth3_ec->pth.ext_write_compensation_subseconds_msb = 0xfc307d44
&eth3_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc307d48
&eth3_ec->pth.sync_compensation_subseconds_msb = 0xfc307d4c
&eth3_ec->pth.sync_compensation_subseconds_lsb = 0xfc307d50
&eth3_ec->pth.nanosec_align = 0xfc307d54
&eth3_ec->pth_egress[0].trigger_ctrl = 0xfc307d80
&eth3_ec->pth_egress[0].trigger_seconds = 0xfc307d84
&eth3_ec->pth_egress[0].trigger_subseconds_msb = 0xfc307d88
&eth3_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc307d8c
&eth3_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc307d90
&eth3_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc307d94
&eth3_ec->pth_egress[1].trigger_ctrl = 0xfc307da0
&eth3_ec->pth_egress[1].trigger_seconds = 0xfc307da4
&eth3_ec->pth_egress[1].trigger_subseconds_msb = 0xfc307da8
&eth3_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc307dac
&eth3_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc307db0
&eth3_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc307db4
&eth3_ec->pth_egress[2].trigger_ctrl = 0xfc307dc0
&eth3_ec->pth_egress[2].trigger_seconds = 0xfc307dc4
&eth3_ec->pth_egress[2].trigger_subseconds_msb = 0xfc307dc8
&eth3_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc307dcc
&eth3_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc307dd0
&eth3_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc307dd4
&eth3_ec->pth_egress[3].trigger_ctrl = 0xfc307de0
&eth3_ec->pth_egress[3].trigger_seconds = 0xfc307de4
&eth3_ec->pth_egress[3].trigger_subseconds_msb = 0xfc307de8
&eth3_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc307dec
&eth3_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc307df0
&eth3_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc307df4
&eth3_ec->pth_egress[4].trigger_ctrl = 0xfc307e00
&eth3_ec->pth_egress[4].trigger_seconds = 0xfc307e04
&eth3_ec->pth_egress[4].trigger_subseconds_msb = 0xfc307e08
&eth3_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc307e0c
&eth3_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc307e10
&eth3_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc307e14
&eth3_ec->pth_egress[5].trigger_ctrl = 0xfc307e20
&eth3_ec->pth_egress[5].trigger_seconds = 0xfc307e24
&eth3_ec->pth_egress[5].trigger_subseconds_msb = 0xfc307e28
&eth3_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc307e2c
&eth3_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc307e30
&eth3_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc307e34
&eth3_ec->pth_egress[6].trigger_ctrl = 0xfc307e40
&eth3_ec->pth_egress[6].trigger_seconds = 0xfc307e44
&eth3_ec->pth_egress[6].trigger_subseconds_msb = 0xfc307e48
&eth3_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc307e4c
&eth3_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc307e50
&eth3_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc307e54
&eth3_ec->pth_egress[7].trigger_ctrl = 0xfc307e60
&eth3_ec->pth_egress[7].trigger_seconds = 0xfc307e64
&eth3_ec->pth_egress[7].trigger_subseconds_msb = 0xfc307e68
&eth3_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc307e6c
&eth3_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc307e70
&eth3_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc307e74
&eth3_ec->pth_db[0].ts = 0xfc307e80
&eth3_ec->pth_db[0].qual = 0xfc307e84
&eth3_ec->pth_db[1].ts = 0xfc307e98
&eth3_ec->pth_db[1].qual = 0xfc307e9c
&eth3_ec->pth_db[2].ts = 0xfc307eb0
&eth3_ec->pth_db[2].qual = 0xfc307eb4
&eth3_ec->pth_db[3].ts = 0xfc307ec8
&eth3_ec->pth_db[3].qual = 0xfc307ecc
&eth3_ec->pth_db[4].ts = 0xfc307ee0
&eth3_ec->pth_db[4].qual = 0xfc307ee4
&eth3_ec->pth_db[5].ts = 0xfc307ef8
&eth3_ec->pth_db[5].qual = 0xfc307efc
&eth3_ec->pth_db[6].ts = 0xfc307f10
&eth3_ec->pth_db[6].qual = 0xfc307f14
&eth3_ec->pth_db[7].ts = 0xfc307f28
&eth3_ec->pth_db[7].qual = 0xfc307f2c
&eth3_ec->pth_db[8].ts = 0xfc307f40
&eth3_ec->pth_db[8].qual = 0xfc307f44
&eth3_ec->pth_db[9].ts = 0xfc307f58
&eth3_ec->pth_db[9].qual = 0xfc307f5c
&eth3_ec->pth_db[10].ts = 0xfc307f70
&eth3_ec->pth_db[10].qual = 0xfc307f74
&eth3_ec->pth_db[11].ts = 0xfc307f88
&eth3_ec->pth_db[11].qual = 0xfc307f8c
&eth3_ec->pth_db[12].ts = 0xfc307fa0
&eth3_ec->pth_db[12].qual = 0xfc307fa4
&eth3_ec->pth_db[13].ts = 0xfc307fb8
&eth3_ec->pth_db[13].qual = 0xfc307fbc
&eth3_ec->pth_db[14].ts = 0xfc307fd0
&eth3_ec->pth_db[14].qual = 0xfc307fd4
&eth3_ec->pth_db[15].ts = 0xfc307fe8
&eth3_ec->pth_db[15].qual = 0xfc307fec
&eth3_ec->gen_v3.bypass = 0xfc308680
&eth3_ec->gen_v3.rx_comp_desc = 0xfc308684
&eth3_ec->gen_v3.conf = 0xfc308688
&eth3_ec->gen_v3.tpm = 0xfc30868c
&eth3_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc308690
&eth3_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc308694
&eth3_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc308698
&eth3_ec->tfw_v3.tx_gpd_cam_addr = 0xfc3086c0
&eth3_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc3086c4
&eth3_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc3086c8
&eth3_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc3086cc
&eth3_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc3086d0
&eth3_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc3086d4
&eth3_ec->tfw_v3.tx_gcp_legacy = 0xfc3086d8
&eth3_ec->tfw_v3.tx_gcp_table_addr = 0xfc3086dc
&eth3_ec->tfw_v3.tx_gcp_table_gen = 0xfc3086e0
&eth3_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc3086e4
&eth3_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc3086e8
&eth3_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc3086ec
&eth3_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc3086f0
&eth3_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc3086f4
&eth3_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc3086f8
&eth3_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc3086fc
&eth3_ec->tfw_v3.tx_gcp_table_res = 0xfc308700
&eth3_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc308704
&eth3_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc308708
&eth3_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc30870c
&eth3_ec->tfw_v3.crc_csum_replace = 0xfc308710
&eth3_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc308714
&eth3_ec->tfw_v3.crc_csum_replace_table = 0xfc308718
&eth3_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc30871c
&eth3_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc308720
&eth3_ec->rfw_v3.rx_gpd_cam_addr = 0xfc308740
&eth3_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc308744
&eth3_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc308748
&eth3_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc30874c
&eth3_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc308750
&eth3_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc308754
&eth3_ec->rfw_v3.gpd_p1 = 0xfc308758
&eth3_ec->rfw_v3.gpd_p2 = 0xfc30875c
&eth3_ec->rfw_v3.gpd_p3 = 0xfc308760
&eth3_ec->rfw_v3.gpd_p4 = 0xfc308764
&eth3_ec->rfw_v3.gpd_p5 = 0xfc308768
&eth3_ec->rfw_v3.gpd_p6 = 0xfc30876c
&eth3_ec->rfw_v3.gpd_p7 = 0xfc308770
&eth3_ec->rfw_v3.gpd_p8 = 0xfc308774
&eth3_ec->rfw_v3.rx_gcp_legacy = 0xfc308778
&eth3_ec->rfw_v3.rx_gcp_table_addr = 0xfc30877c
&eth3_ec->rfw_v3.rx_gcp_table_gen = 0xfc308780
&eth3_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc308784
&eth3_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc308788
&eth3_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc30878c
&eth3_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc308790
&eth3_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc308794
&eth3_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc308798
&eth3_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc30879c
&eth3_ec->rfw_v3.rx_gcp_table_res = 0xfc3087a0
&eth3_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc3087a4
&eth3_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc3087a8
&eth3_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc3087ac
&eth3_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc3087b0
&eth3_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc3087b4
&eth3_ec->rfw_v3.hs_ctrl_table_addr = 0xfc3087b8
&eth3_ec->rfw_v3.hs_ctrl_table = 0xfc3087bc
&eth3_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc3087c0
&eth3_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc3087c4
&eth3_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc3087c8
&eth3_ec->rfw_v3.hs_ctrl_cfg = 0xfc3087cc
&eth3_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc3087d0
&eth3_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc3087d4
&eth3_ec->rfw_v3.rfw_gen_cfg = 0xfc3087d8
&eth3_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc3087dc
&eth3_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc3087e0
&eth3_ec->crypto.tx_config = 0xfc308840
&eth3_ec->crypto.rx_config = 0xfc308844
&eth3_ec->crypto.tx_override = 0xfc308848
&eth3_ec->crypto.rx_override = 0xfc30884c
&eth3_ec->crypto.xts_alpha_1 = 0xfc308850
&eth3_ec->crypto.xts_alpha_2 = 0xfc308854
&eth3_ec->crypto.xts_alpha_3 = 0xfc308858
&eth3_ec->crypto.xts_alpha_4 = 0xfc30885c
&eth3_ec->crypto.xts_sector_id_1 = 0xfc308860
&eth3_ec->crypto.xts_sector_id_2 = 0xfc308864
&eth3_ec->crypto.xts_sector_id_3 = 0xfc308868
&eth3_ec->crypto.xts_sector_id_4 = 0xfc30886c
&eth3_ec->crypto.tx_enc_iv_construction = 0xfc308870
&eth3_ec->crypto.rx_enc_iv_construction = 0xfc308874
&eth3_ec->crypto.rx_enc_iv_map = 0xfc308878
&eth3_ec->crypto.tx_pkt_trim_len = 0xfc30887c
&eth3_ec->crypto.rx_pkt_trim_len = 0xfc308880
&eth3_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc3088c0
&eth3_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc3088c4
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc3088c8
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc3088cc
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc3088d0
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc3088d4
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc3088d8
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc3088dc
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc3088e0
&eth3_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc3088e4
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc3088e8
&eth3_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc3088ec
&eth3_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc3088f0
&eth3_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc3088f4
&eth3_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc3088f8
&eth3_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc3088fc
&eth3_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc308900
&eth3_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc308904
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc308908
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc30890c
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc308910
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc308914
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc308918
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc30891c
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc308920
&eth3_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc308924
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc308928
&eth3_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc30892c
&eth3_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc308930
&eth3_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc308934
&eth3_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc308938
&eth3_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc30893c
&eth3_ec->crypto_tx_tid[0].def_val = 0xfc308a00
&eth3_ec->crypto_tx_tid[1].def_val = 0xfc308a04
&eth3_ec->crypto_tx_tid[2].def_val = 0xfc308a08
&eth3_ec->crypto_tx_tid[3].def_val = 0xfc308a0c
&eth3_ec->crypto_tx_tid[4].def_val = 0xfc308a10
&eth3_ec->crypto_tx_tid[5].def_val = 0xfc308a14
&eth3_ec->crypto_tx_tid[6].def_val = 0xfc308a18
&eth3_ec->crypto_tx_tid[7].def_val = 0xfc308a1c
&eth3_ec->pn_remap.table_addr = 0xfc308a60
&eth3_ec->pn_remap.table_data = 0xfc308a64
&eth3_ec->tmi_fwd_table.addr = 0xfc308a80
&eth3_ec->tmi_fwd_table.fields = 0xfc308a84
&eth3_ec->tmi_fwd_table.fields_ignore = 0xfc308a90
&eth3_ec->tmi_fwd_table.stream_info_fields = 0xfc308ac0
&eth3_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc308ac4
&eth3_ec->tmi_fwd_table.cfg = 0xfc308ac8
&eth3_ec->rfw_v4_udma_select[0].port_map = 0xfc308b00
&eth3_ec->rfw_v4_udma_select[1].port_map = 0xfc308b04
&eth3_ec->rfw_v4_udma_select[2].port_map = 0xfc308b08
&eth3_ec->rfw_v4_udma_select[3].port_map = 0xfc308b0c
&eth3_ec->rfw_v4_udma_select[4].port_map = 0xfc308b10
&eth3_ec->rfw_v4_udma_select[5].port_map = 0xfc308b14
&eth3_ec->rfw_v4_udma_select[6].port_map = 0xfc308b18
&eth3_ec->rfw_v4_udma_select[7].port_map = 0xfc308b1c
&eth3_ec->rfw_v4_udma_select[8].port_map = 0xfc308b20
&eth3_ec->rfw_v4_udma_select[9].port_map = 0xfc308b24
&eth3_ec->rfw_v4_udma_select[10].port_map = 0xfc308b28
&eth3_ec->rfw_v4_udma_select[11].port_map = 0xfc308b2c
&eth3_ec->rfw_v4_udma_select[12].port_map = 0xfc308b30
&eth3_ec->rfw_v4_udma_select[13].port_map = 0xfc308b34
&eth3_ec->rfw_v4_udma_select[14].port_map = 0xfc308b38
&eth3_ec->rfw_v4_udma_select[15].port_map = 0xfc308b3c
&eth3_ec->rfw_v4_udma_select[16].port_map = 0xfc308b40
&eth3_ec->rfw_v4_udma_select[17].port_map = 0xfc308b44
&eth3_ec->rfw_v4_udma_select[18].port_map = 0xfc308b48
&eth3_ec->rfw_v4_udma_select[19].port_map = 0xfc308b4c
&eth3_ec->rfw_v4_udma_select[20].port_map = 0xfc308b50
&eth3_ec->rfw_v4_udma_select[21].port_map = 0xfc308b54
&eth3_ec->rfw_v4_udma_select[22].port_map = 0xfc308b58
&eth3_ec->rfw_v4_udma_select[23].port_map = 0xfc308b5c
&eth3_ec->rfw_v4_udma_select[24].port_map = 0xfc308b60
&eth3_ec->rfw_v4_udma_select[25].port_map = 0xfc308b64
&eth3_ec->rfw_v4_udma_select[26].port_map = 0xfc308b68
&eth3_ec->rfw_v4_udma_select[27].port_map = 0xfc308b6c
&eth3_ec->rfw_v4_udma_select[28].port_map = 0xfc308b70
&eth3_ec->rfw_v4_udma_select[29].port_map = 0xfc308b74
&eth3_ec->rfw_v4_udma_select[30].port_map = 0xfc308b78
&eth3_ec->rfw_v4_udma_select[31].port_map = 0xfc308b7c
&eth3_ec->rfw_v4_udma_select[32].port_map = 0xfc308b80
&eth3_ec->rfw_v4_udma_select[33].port_map = 0xfc308b84
&eth3_ec->rfw_v4_udma_select[34].port_map = 0xfc308b88
&eth3_ec->rfw_v4_udma_select[35].port_map = 0xfc308b8c
&eth3_ec->rfw_v4_udma_select[36].port_map = 0xfc308b90
&eth3_ec->rfw_v4_udma_select[37].port_map = 0xfc308b94
&eth3_ec->rfw_v4_udma_select[38].port_map = 0xfc308b98
&eth3_ec->rfw_v4_udma_select[39].port_map = 0xfc308b9c
&eth3_ec->rfw_v4_udma_select[40].port_map = 0xfc308ba0
&eth3_ec->rfw_v4_udma_select[41].port_map = 0xfc308ba4
&eth3_ec->rfw_v4_udma_select[42].port_map = 0xfc308ba8
&eth3_ec->rfw_v4_udma_select[43].port_map = 0xfc308bac
&eth3_ec->rfw_v4_udma_select[44].port_map = 0xfc308bb0
&eth3_ec->rfw_v4_udma_select[45].port_map = 0xfc308bb4
&eth3_ec->rfw_v4_udma_select[46].port_map = 0xfc308bb8
&eth3_ec->rfw_v4_udma_select[47].port_map = 0xfc308bbc
&eth3_ec->rfw_v4_udma_select[48].port_map = 0xfc308bc0
&eth3_ec->rfw_v4_udma_select[49].port_map = 0xfc308bc4
&eth3_ec->rfw_v4_udma_select[50].port_map = 0xfc308bc8
&eth3_ec->rfw_v4_udma_select[51].port_map = 0xfc308bcc
&eth3_ec->rfw_v4_udma_select[52].port_map = 0xfc308bd0
&eth3_ec->rfw_v4_udma_select[53].port_map = 0xfc308bd4
&eth3_ec->rfw_v4_udma_select[54].port_map = 0xfc308bd8
&eth3_ec->rfw_v4_udma_select[55].port_map = 0xfc308bdc
&eth3_ec->rfw_v4_udma_select[56].port_map = 0xfc308be0
&eth3_ec->rfw_v4_udma_select[57].port_map = 0xfc308be4
&eth3_ec->rfw_v4_udma_select[58].port_map = 0xfc308be8
&eth3_ec->rfw_v4_udma_select[59].port_map = 0xfc308bec
&eth3_ec->rfw_v4_udma_select[60].port_map = 0xfc308bf0
&eth3_ec->rfw_v4_udma_select[61].port_map = 0xfc308bf4
&eth3_ec->rfw_v4_udma_select[62].port_map = 0xfc308bf8
&eth3_ec->rfw_v4_udma_select[63].port_map = 0xfc308bfc
&eth3_ec->rfw_v4.udma_select = 0xfc308c00
&eth3_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc308c04
&eth3_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc308c08
&eth3_ec->rfw_v4.data_fifo_depth = 0xfc308c0c
&eth3_ec->crc[0].v4_tx_gcp_table_addr = 0xfc308c80
&eth3_ec->crc[0].v4_tx_gcp_table_gen = 0xfc308c84
&eth3_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc308c88
&eth3_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc308c8c
&eth3_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc308c90
&eth3_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc308c94
&eth3_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc308c98
&eth3_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc308c9c
&eth3_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc308ca0
&eth3_ec->crc[0].v4_tx_gcp_table_res = 0xfc308ca4
&eth3_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc308ca8
&eth3_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc308cac
&eth3_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc308cb0
&eth3_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc308cb4
&eth3_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc308cb8
&eth3_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc308cbc
&eth3_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc308cc0
&eth3_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc308cc4
&eth3_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc308cc8
&eth3_ec->crc[0].v4_rx_gcp_table_addr = 0xfc308ccc
&eth3_ec->crc[0].v4_rx_gcp_table_gen = 0xfc308cd0
&eth3_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc308cd4
&eth3_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc308cd8
&eth3_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc308cdc
&eth3_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc308ce0
&eth3_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc308ce4
&eth3_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc308ce8
&eth3_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc308cec
&eth3_ec->crc[0].v4_rx_gcp_table_res = 0xfc308cf0
&eth3_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc308cf4
&eth3_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc308cf8
&eth3_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc308cfc
&eth3_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc308d00
&eth3_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc308d04
&eth3_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc308d08
&eth3_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc308d0c
&eth3_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc308d10
&eth3_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc308d14
&eth3_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc308d18
&eth3_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc308d1c
&eth3_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc308d20
&eth3_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc308d24
&eth3_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc308d28
&eth3_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc308d2c
&eth3_ec->crc[0].v4_tx_gcp_alu_const = 0xfc308d30
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc308d34
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc308d38
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc308d3c
&eth3_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc308d40
&eth3_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc308d44
&eth3_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc308d48
&eth3_ec->crc[0].v4_rx_gcp_alu_const = 0xfc308d4c
&eth3_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc308d50
&eth3_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc308d54
&eth3_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc308d58
&eth3_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc308d5c
&eth3_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc308d60
&eth3_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc308d64
&eth3_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc308d68
&eth3_ec->crc[1].v4_tx_gcp_table_addr = 0xfc308d80
&eth3_ec->crc[1].v4_tx_gcp_table_gen = 0xfc308d84
&eth3_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc308d88
&eth3_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc308d8c
&eth3_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc308d90
&eth3_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc308d94
&eth3_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc308d98
&eth3_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc308d9c
&eth3_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc308da0
&eth3_ec->crc[1].v4_tx_gcp_table_res = 0xfc308da4
&eth3_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc308da8
&eth3_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc308dac
&eth3_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc308db0
&eth3_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc308db4
&eth3_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc308db8
&eth3_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc308dbc
&eth3_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc308dc0
&eth3_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc308dc4
&eth3_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc308dc8
&eth3_ec->crc[1].v4_rx_gcp_table_addr = 0xfc308dcc
&eth3_ec->crc[1].v4_rx_gcp_table_gen = 0xfc308dd0
&eth3_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc308dd4
&eth3_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc308dd8
&eth3_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc308ddc
&eth3_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc308de0
&eth3_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc308de4
&eth3_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc308de8
&eth3_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc308dec
&eth3_ec->crc[1].v4_rx_gcp_table_res = 0xfc308df0
&eth3_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc308df4
&eth3_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc308df8
&eth3_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc308dfc
&eth3_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc308e00
&eth3_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc308e04
&eth3_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc308e08
&eth3_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc308e0c
&eth3_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc308e10
&eth3_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc308e14
&eth3_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc308e18
&eth3_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc308e1c
&eth3_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc308e20
&eth3_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc308e24
&eth3_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc308e28
&eth3_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc308e2c
&eth3_ec->crc[1].v4_tx_gcp_alu_const = 0xfc308e30
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc308e34
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc308e38
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc308e3c
&eth3_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc308e40
&eth3_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc308e44
&eth3_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc308e48
&eth3_ec->crc[1].v4_rx_gcp_alu_const = 0xfc308e4c
&eth3_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc308e50
&eth3_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc308e54
&eth3_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc308e58
&eth3_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc308e5c
&eth3_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc308e60
&eth3_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc308e64
&eth3_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc308e68
&eth3_ec->crc[2].v4_tx_gcp_table_addr = 0xfc308e80
&eth3_ec->crc[2].v4_tx_gcp_table_gen = 0xfc308e84
&eth3_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc308e88
&eth3_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc308e8c
&eth3_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc308e90
&eth3_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc308e94
&eth3_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc308e98
&eth3_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc308e9c
&eth3_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc308ea0
&eth3_ec->crc[2].v4_tx_gcp_table_res = 0xfc308ea4
&eth3_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc308ea8
&eth3_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc308eac
&eth3_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc308eb0
&eth3_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc308eb4
&eth3_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc308eb8
&eth3_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc308ebc
&eth3_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc308ec0
&eth3_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc308ec4
&eth3_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc308ec8
&eth3_ec->crc[2].v4_rx_gcp_table_addr = 0xfc308ecc
&eth3_ec->crc[2].v4_rx_gcp_table_gen = 0xfc308ed0
&eth3_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc308ed4
&eth3_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc308ed8
&eth3_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc308edc
&eth3_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc308ee0
&eth3_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc308ee4
&eth3_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc308ee8
&eth3_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc308eec
&eth3_ec->crc[2].v4_rx_gcp_table_res = 0xfc308ef0
&eth3_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc308ef4
&eth3_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc308ef8
&eth3_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc308efc
&eth3_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc308f00
&eth3_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc308f04
&eth3_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc308f08
&eth3_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc308f0c
&eth3_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc308f10
&eth3_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc308f14
&eth3_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc308f18
&eth3_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc308f1c
&eth3_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc308f20
&eth3_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc308f24
&eth3_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc308f28
&eth3_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc308f2c
&eth3_ec->crc[2].v4_tx_gcp_alu_const = 0xfc308f30
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc308f34
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc308f38
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc308f3c
&eth3_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc308f40
&eth3_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc308f44
&eth3_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc308f48
&eth3_ec->crc[2].v4_rx_gcp_alu_const = 0xfc308f4c
&eth3_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc308f50
&eth3_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc308f54
&eth3_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc308f58
&eth3_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc308f5c
&eth3_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc308f60
&eth3_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc308f64
&eth3_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc308f68
&eth3_ec->crc[3].v4_tx_gcp_table_addr = 0xfc308f80
&eth3_ec->crc[3].v4_tx_gcp_table_gen = 0xfc308f84
&eth3_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc308f88
&eth3_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc308f8c
&eth3_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc308f90
&eth3_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc308f94
&eth3_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc308f98
&eth3_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc308f9c
&eth3_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc308fa0
&eth3_ec->crc[3].v4_tx_gcp_table_res = 0xfc308fa4
&eth3_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc308fa8
&eth3_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc308fac
&eth3_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc308fb0
&eth3_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc308fb4
&eth3_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc308fb8
&eth3_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc308fbc
&eth3_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc308fc0
&eth3_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc308fc4
&eth3_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc308fc8
&eth3_ec->crc[3].v4_rx_gcp_table_addr = 0xfc308fcc
&eth3_ec->crc[3].v4_rx_gcp_table_gen = 0xfc308fd0
&eth3_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc308fd4
&eth3_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc308fd8
&eth3_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc308fdc
&eth3_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc308fe0
&eth3_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc308fe4
&eth3_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc308fe8
&eth3_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc308fec
&eth3_ec->crc[3].v4_rx_gcp_table_res = 0xfc308ff0
&eth3_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc308ff4
&eth3_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc308ff8
&eth3_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc308ffc
&eth3_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc309000
&eth3_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc309004
&eth3_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc309008
&eth3_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc30900c
&eth3_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc309010
&eth3_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc309014
&eth3_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc309018
&eth3_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc30901c
&eth3_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc309020
&eth3_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc309024
&eth3_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc309028
&eth3_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc30902c
&eth3_ec->crc[3].v4_tx_gcp_alu_const = 0xfc309030
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc309034
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc309038
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc30903c
&eth3_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc309040
&eth3_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc309044
&eth3_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc309048
&eth3_ec->crc[3].v4_rx_gcp_alu_const = 0xfc30904c
&eth3_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc309050
&eth3_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc309054
&eth3_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc309058
&eth3_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc30905c
&eth3_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc309060
&eth3_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc309064
&eth3_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc309068
&eth3_ec->crc_extended.mask_table_addr = 0xfc309080
&eth3_ec->crc_extended.mask_table_1 = 0xfc309084
&eth3_ec->crc_extended.mask_table_2 = 0xfc309088
&eth3_ec->crc_extended.mask_table_3 = 0xfc30908c
&eth3_ec->crc_extended.mask_table_4 = 0xfc309090
&eth3_ec->crc_extended.mask_table_5 = 0xfc309094
&eth3_ec->crc_extended.mask_table_6 = 0xfc309098
&eth3_ec->crc_extended.mask_table_7 = 0xfc30909c
&eth3_ec->crc_extended.mask_table_8 = 0xfc3090a0
&eth3_ec->crc_extended.mask_table_9 = 0xfc3090a4
&eth3_ec->crc_extended.mask_table_10 = 0xfc3090a8
&eth3_ec->crc_extended.mask_table_11 = 0xfc3090ac
&eth3_ec->crc_extended.mask_table_12 = 0xfc3090b0
&eth3_ec->crc_extended.mask_table_13 = 0xfc3090b4
&eth3_ec->crc_extended.mask_table_14 = 0xfc3090b8
&eth3_ec->crc_extended.mask_table_15 = 0xfc3090bc
&eth3_ec->crc_extended.mask_table_16 = 0xfc3090c0
&eth3_ec->crc_extended.rx_protocol_control_table_addr = 0xfc3090c4
&eth3_ec->crc_extended.rx_protocol_control_table_1 = 0xfc3090c8
&eth3_ec->crc_extended.tx_protocol_control_table_addr = 0xfc3090cc
&eth3_ec->crc_extended.tx_protocol_control_table_1 = 0xfc3090d0
&eth3_ec->crc_extended.tx_insert_en_table_addr = 0xfc3090d4
&eth3_ec->crc_extended.tx_insert_en_table_1 = 0xfc3090d8
&eth3_ec->outstanding_gen.arb_cfg = 0xfc3090dc
&eth3_ec->outstanding[0].arb_cfg_1 = 0xfc3090e0
&eth3_ec->outstanding[0].arb_cfg_2 = 0xfc3090e4
&eth3_ec->outstanding[1].arb_cfg_1 = 0xfc3090e8
&eth3_ec->outstanding[1].arb_cfg_2 = 0xfc3090ec
&eth3_ec->outstanding[2].arb_cfg_1 = 0xfc3090f0
&eth3_ec->outstanding[2].arb_cfg_2 = 0xfc3090f4
&eth3_ec->outstanding[3].arb_cfg_1 = 0xfc3090f8
&eth3_ec->outstanding[3].arb_cfg_2 = 0xfc3090fc
&eth3_ec->rff.to_rfw_shared = 0xfc309100
&eth3_ec->rff.data_fifo_depth_limit = 0xfc309104
&eth3_ec->rfw_prot_index[0].table_1 = 0xfc309200
&eth3_ec->rfw_prot_index[0].table_2 = 0xfc309204
&eth3_ec->rfw_prot_index[0].table_3 = 0xfc309208
&eth3_ec->rfw_prot_index[0].table_4 = 0xfc30920c
&eth3_ec->rfw_prot_index[1].table_1 = 0xfc309210
&eth3_ec->rfw_prot_index[1].table_2 = 0xfc309214
&eth3_ec->rfw_prot_index[1].table_3 = 0xfc309218
&eth3_ec->rfw_prot_index[1].table_4 = 0xfc30921c
&eth3_ec->rfw_prot_index[2].table_1 = 0xfc309220
&eth3_ec->rfw_prot_index[2].table_2 = 0xfc309224
&eth3_ec->rfw_prot_index[2].table_3 = 0xfc309228
&eth3_ec->rfw_prot_index[2].table_4 = 0xfc30922c
&eth3_ec->rfw_prot_index[3].table_1 = 0xfc309230
&eth3_ec->rfw_prot_index[3].table_2 = 0xfc309234
&eth3_ec->rfw_prot_index[3].table_3 = 0xfc309238
&eth3_ec->rfw_prot_index[3].table_4 = 0xfc30923c
&eth3_ec->rfw_prot_index[4].table_1 = 0xfc309240
&eth3_ec->rfw_prot_index[4].table_2 = 0xfc309244
&eth3_ec->rfw_prot_index[4].table_3 = 0xfc309248
&eth3_ec->rfw_prot_index[4].table_4 = 0xfc30924c
&eth3_ec->rfw_prot_index[5].table_1 = 0xfc309250
&eth3_ec->rfw_prot_index[5].table_2 = 0xfc309254
&eth3_ec->rfw_prot_index[5].table_3 = 0xfc309258
&eth3_ec->rfw_prot_index[5].table_4 = 0xfc30925c
&eth3_ec->rfw_prot_index[6].table_1 = 0xfc309260
&eth3_ec->rfw_prot_index[6].table_2 = 0xfc309264
&eth3_ec->rfw_prot_index[6].table_3 = 0xfc309268
&eth3_ec->rfw_prot_index[6].table_4 = 0xfc30926c
&eth3_ec->rfw_prot_index[7].table_1 = 0xfc309270
&eth3_ec->rfw_prot_index[7].table_2 = 0xfc309274
&eth3_ec->rfw_prot_index[7].table_3 = 0xfc309278
&eth3_ec->rfw_prot_index[7].table_4 = 0xfc30927c
&eth3_ec->rfw_prot_index[8].table_1 = 0xfc309280
&eth3_ec->rfw_prot_index[8].table_2 = 0xfc309284
&eth3_ec->rfw_prot_index[8].table_3 = 0xfc309288
&eth3_ec->rfw_prot_index[8].table_4 = 0xfc30928c
&eth3_ec->rfw_prot_index[9].table_1 = 0xfc309290
&eth3_ec->rfw_prot_index[9].table_2 = 0xfc309294
&eth3_ec->rfw_prot_index[9].table_3 = 0xfc309298
&eth3_ec->rfw_prot_index[9].table_4 = 0xfc30929c
&eth3_ec->rfw_prot_index[10].table_1 = 0xfc3092a0
&eth3_ec->rfw_prot_index[10].table_2 = 0xfc3092a4
&eth3_ec->rfw_prot_index[10].table_3 = 0xfc3092a8
&eth3_ec->rfw_prot_index[10].table_4 = 0xfc3092ac
&eth3_ec->rfw_prot_index[11].table_1 = 0xfc3092b0
&eth3_ec->rfw_prot_index[11].table_2 = 0xfc3092b4
&eth3_ec->rfw_prot_index[11].table_3 = 0xfc3092b8
&eth3_ec->rfw_prot_index[11].table_4 = 0xfc3092bc
&eth3_ec->rfw_prot_index[12].table_1 = 0xfc3092c0
&eth3_ec->rfw_prot_index[12].table_2 = 0xfc3092c4
&eth3_ec->rfw_prot_index[12].table_3 = 0xfc3092c8
&eth3_ec->rfw_prot_index[12].table_4 = 0xfc3092cc
&eth3_ec->rfw_prot_index[13].table_1 = 0xfc3092d0
&eth3_ec->rfw_prot_index[13].table_2 = 0xfc3092d4
&eth3_ec->rfw_prot_index[13].table_3 = 0xfc3092d8
&eth3_ec->rfw_prot_index[13].table_4 = 0xfc3092dc
&eth3_ec->rfw_prot_index[14].table_1 = 0xfc3092e0
&eth3_ec->rfw_prot_index[14].table_2 = 0xfc3092e4
&eth3_ec->rfw_prot_index[14].table_3 = 0xfc3092e8
&eth3_ec->rfw_prot_index[14].table_4 = 0xfc3092ec
&eth3_ec->rfw_prot_index[15].table_1 = 0xfc3092f0
&eth3_ec->rfw_prot_index[15].table_2 = 0xfc3092f4
&eth3_ec->rfw_prot_index[15].table_3 = 0xfc3092f8
&eth3_ec->rfw_prot_index[15].table_4 = 0xfc3092fc
&eth3_ec->rfw_prot_index[16].table_1 = 0xfc309300
&eth3_ec->rfw_prot_index[16].table_2 = 0xfc309304
&eth3_ec->rfw_prot_index[16].table_3 = 0xfc309308
&eth3_ec->rfw_prot_index[16].table_4 = 0xfc30930c
&eth3_ec->rfw_prot_index[17].table_1 = 0xfc309310
&eth3_ec->rfw_prot_index[17].table_2 = 0xfc309314
&eth3_ec->rfw_prot_index[17].table_3 = 0xfc309318
&eth3_ec->rfw_prot_index[17].table_4 = 0xfc30931c
&eth3_ec->rfw_prot_index[18].table_1 = 0xfc309320
&eth3_ec->rfw_prot_index[18].table_2 = 0xfc309324
&eth3_ec->rfw_prot_index[18].table_3 = 0xfc309328
&eth3_ec->rfw_prot_index[18].table_4 = 0xfc30932c
&eth3_ec->rfw_prot_index[19].table_1 = 0xfc309330
&eth3_ec->rfw_prot_index[19].table_2 = 0xfc309334
&eth3_ec->rfw_prot_index[19].table_3 = 0xfc309338
&eth3_ec->rfw_prot_index[19].table_4 = 0xfc30933c
&eth3_ec->rfw_prot_index[20].table_1 = 0xfc309340
&eth3_ec->rfw_prot_index[20].table_2 = 0xfc309344
&eth3_ec->rfw_prot_index[20].table_3 = 0xfc309348
&eth3_ec->rfw_prot_index[20].table_4 = 0xfc30934c
&eth3_ec->rfw_prot_index[21].table_1 = 0xfc309350
&eth3_ec->rfw_prot_index[21].table_2 = 0xfc309354
&eth3_ec->rfw_prot_index[21].table_3 = 0xfc309358
&eth3_ec->rfw_prot_index[21].table_4 = 0xfc30935c
&eth3_ec->rfw_prot_index[22].table_1 = 0xfc309360
&eth3_ec->rfw_prot_index[22].table_2 = 0xfc309364
&eth3_ec->rfw_prot_index[22].table_3 = 0xfc309368
&eth3_ec->rfw_prot_index[22].table_4 = 0xfc30936c
&eth3_ec->rfw_prot_index[23].table_1 = 0xfc309370
&eth3_ec->rfw_prot_index[23].table_2 = 0xfc309374
&eth3_ec->rfw_prot_index[23].table_3 = 0xfc309378
&eth3_ec->rfw_prot_index[23].table_4 = 0xfc30937c
&eth3_ec->rfw_prot_index[24].table_1 = 0xfc309380
&eth3_ec->rfw_prot_index[24].table_2 = 0xfc309384
&eth3_ec->rfw_prot_index[24].table_3 = 0xfc309388
&eth3_ec->rfw_prot_index[24].table_4 = 0xfc30938c
&eth3_ec->rfw_prot_index[25].table_1 = 0xfc309390
&eth3_ec->rfw_prot_index[25].table_2 = 0xfc309394
&eth3_ec->rfw_prot_index[25].table_3 = 0xfc309398
&eth3_ec->rfw_prot_index[25].table_4 = 0xfc30939c
&eth3_ec->rfw_prot_index[26].table_1 = 0xfc3093a0
&eth3_ec->rfw_prot_index[26].table_2 = 0xfc3093a4
&eth3_ec->rfw_prot_index[26].table_3 = 0xfc3093a8
&eth3_ec->rfw_prot_index[26].table_4 = 0xfc3093ac
&eth3_ec->rfw_prot_index[27].table_1 = 0xfc3093b0
&eth3_ec->rfw_prot_index[27].table_2 = 0xfc3093b4
&eth3_ec->rfw_prot_index[27].table_3 = 0xfc3093b8
&eth3_ec->rfw_prot_index[27].table_4 = 0xfc3093bc
&eth3_ec->rfw_prot_index[28].table_1 = 0xfc3093c0
&eth3_ec->rfw_prot_index[28].table_2 = 0xfc3093c4
&eth3_ec->rfw_prot_index[28].table_3 = 0xfc3093c8
&eth3_ec->rfw_prot_index[28].table_4 = 0xfc3093cc
&eth3_ec->rfw_prot_index[29].table_1 = 0xfc3093d0
&eth3_ec->rfw_prot_index[29].table_2 = 0xfc3093d4
&eth3_ec->rfw_prot_index[29].table_3 = 0xfc3093d8
&eth3_ec->rfw_prot_index[29].table_4 = 0xfc3093dc
&eth3_ec->rfw_prot_index[30].table_1 = 0xfc3093e0
&eth3_ec->rfw_prot_index[30].table_2 = 0xfc3093e4
&eth3_ec->rfw_prot_index[30].table_3 = 0xfc3093e8
&eth3_ec->rfw_prot_index[30].table_4 = 0xfc3093ec
&eth3_ec->rfw_prot_index[31].table_1 = 0xfc3093f0
&eth3_ec->rfw_prot_index[31].table_2 = 0xfc3093f4
&eth3_ec->rfw_prot_index[31].table_3 = 0xfc3093f8
&eth3_ec->rfw_prot_index[31].table_4 = 0xfc3093fc
&eth3_ec->rfw_prot_index[32].table_1 = 0xfc309400
&eth3_ec->rfw_prot_index[32].table_2 = 0xfc309404
&eth3_ec->rfw_prot_index[32].table_3 = 0xfc309408
&eth3_ec->rfw_prot_index[32].table_4 = 0xfc30940c
&eth3_ec->rfw_prot_index[33].table_1 = 0xfc309410
&eth3_ec->rfw_prot_index[33].table_2 = 0xfc309414
&eth3_ec->rfw_prot_index[33].table_3 = 0xfc309418
&eth3_ec->rfw_prot_index[33].table_4 = 0xfc30941c
&eth3_ec->rfw_prot_index[34].table_1 = 0xfc309420
&eth3_ec->rfw_prot_index[34].table_2 = 0xfc309424
&eth3_ec->rfw_prot_index[34].table_3 = 0xfc309428
&eth3_ec->rfw_prot_index[34].table_4 = 0xfc30942c
&eth3_ec->rfw_prot_index[35].table_1 = 0xfc309430
&eth3_ec->rfw_prot_index[35].table_2 = 0xfc309434
&eth3_ec->rfw_prot_index[35].table_3 = 0xfc309438
&eth3_ec->rfw_prot_index[35].table_4 = 0xfc30943c
&eth3_ec->rfw_prot_index[36].table_1 = 0xfc309440
&eth3_ec->rfw_prot_index[36].table_2 = 0xfc309444
&eth3_ec->rfw_prot_index[36].table_3 = 0xfc309448
&eth3_ec->rfw_prot_index[36].table_4 = 0xfc30944c
&eth3_ec->rfw_prot_index[37].table_1 = 0xfc309450
&eth3_ec->rfw_prot_index[37].table_2 = 0xfc309454
&eth3_ec->rfw_prot_index[37].table_3 = 0xfc309458
&eth3_ec->rfw_prot_index[37].table_4 = 0xfc30945c
&eth3_ec->rfw_prot_index[38].table_1 = 0xfc309460
&eth3_ec->rfw_prot_index[38].table_2 = 0xfc309464
&eth3_ec->rfw_prot_index[38].table_3 = 0xfc309468
&eth3_ec->rfw_prot_index[38].table_4 = 0xfc30946c
&eth3_ec->rfw_prot_index[39].table_1 = 0xfc309470
&eth3_ec->rfw_prot_index[39].table_2 = 0xfc309474
&eth3_ec->rfw_prot_index[39].table_3 = 0xfc309478
&eth3_ec->rfw_prot_index[39].table_4 = 0xfc30947c
&eth3_ec->rfw_prot_index[40].table_1 = 0xfc309480
&eth3_ec->rfw_prot_index[40].table_2 = 0xfc309484
&eth3_ec->rfw_prot_index[40].table_3 = 0xfc309488
&eth3_ec->rfw_prot_index[40].table_4 = 0xfc30948c
&eth3_ec->rfw_prot_index[41].table_1 = 0xfc309490
&eth3_ec->rfw_prot_index[41].table_2 = 0xfc309494
&eth3_ec->rfw_prot_index[41].table_3 = 0xfc309498
&eth3_ec->rfw_prot_index[41].table_4 = 0xfc30949c
&eth3_ec->rfw_prot_index[42].table_1 = 0xfc3094a0
&eth3_ec->rfw_prot_index[42].table_2 = 0xfc3094a4
&eth3_ec->rfw_prot_index[42].table_3 = 0xfc3094a8
&eth3_ec->rfw_prot_index[42].table_4 = 0xfc3094ac
&eth3_ec->rfw_prot_index[43].table_1 = 0xfc3094b0
&eth3_ec->rfw_prot_index[43].table_2 = 0xfc3094b4
&eth3_ec->rfw_prot_index[43].table_3 = 0xfc3094b8
&eth3_ec->rfw_prot_index[43].table_4 = 0xfc3094bc
&eth3_ec->rfw_prot_index[44].table_1 = 0xfc3094c0
&eth3_ec->rfw_prot_index[44].table_2 = 0xfc3094c4
&eth3_ec->rfw_prot_index[44].table_3 = 0xfc3094c8
&eth3_ec->rfw_prot_index[44].table_4 = 0xfc3094cc
&eth3_ec->rfw_prot_index[45].table_1 = 0xfc3094d0
&eth3_ec->rfw_prot_index[45].table_2 = 0xfc3094d4
&eth3_ec->rfw_prot_index[45].table_3 = 0xfc3094d8
&eth3_ec->rfw_prot_index[45].table_4 = 0xfc3094dc
&eth3_ec->rfw_prot_index[46].table_1 = 0xfc3094e0
&eth3_ec->rfw_prot_index[46].table_2 = 0xfc3094e4
&eth3_ec->rfw_prot_index[46].table_3 = 0xfc3094e8
&eth3_ec->rfw_prot_index[46].table_4 = 0xfc3094ec
&eth3_ec->rfw_prot_index[47].table_1 = 0xfc3094f0
&eth3_ec->rfw_prot_index[47].table_2 = 0xfc3094f4
&eth3_ec->rfw_prot_index[47].table_3 = 0xfc3094f8
&eth3_ec->rfw_prot_index[47].table_4 = 0xfc3094fc
&eth3_ec->rfw_prot_index[48].table_1 = 0xfc309500
&eth3_ec->rfw_prot_index[48].table_2 = 0xfc309504
&eth3_ec->rfw_prot_index[48].table_3 = 0xfc309508
&eth3_ec->rfw_prot_index[48].table_4 = 0xfc30950c
&eth3_ec->rfw_prot_index[49].table_1 = 0xfc309510
&eth3_ec->rfw_prot_index[49].table_2 = 0xfc309514
&eth3_ec->rfw_prot_index[49].table_3 = 0xfc309518
&eth3_ec->rfw_prot_index[49].table_4 = 0xfc30951c
&eth3_ec->rfw_prot_index[50].table_1 = 0xfc309520
&eth3_ec->rfw_prot_index[50].table_2 = 0xfc309524
&eth3_ec->rfw_prot_index[50].table_3 = 0xfc309528
&eth3_ec->rfw_prot_index[50].table_4 = 0xfc30952c
&eth3_ec->rfw_prot_index[51].table_1 = 0xfc309530
&eth3_ec->rfw_prot_index[51].table_2 = 0xfc309534
&eth3_ec->rfw_prot_index[51].table_3 = 0xfc309538
&eth3_ec->rfw_prot_index[51].table_4 = 0xfc30953c
&eth3_ec->rfw_prot_index[52].table_1 = 0xfc309540
&eth3_ec->rfw_prot_index[52].table_2 = 0xfc309544
&eth3_ec->rfw_prot_index[52].table_3 = 0xfc309548
&eth3_ec->rfw_prot_index[52].table_4 = 0xfc30954c
&eth3_ec->rfw_prot_index[53].table_1 = 0xfc309550
&eth3_ec->rfw_prot_index[53].table_2 = 0xfc309554
&eth3_ec->rfw_prot_index[53].table_3 = 0xfc309558
&eth3_ec->rfw_prot_index[53].table_4 = 0xfc30955c
&eth3_ec->rfw_prot_index[54].table_1 = 0xfc309560
&eth3_ec->rfw_prot_index[54].table_2 = 0xfc309564
&eth3_ec->rfw_prot_index[54].table_3 = 0xfc309568
&eth3_ec->rfw_prot_index[54].table_4 = 0xfc30956c
&eth3_ec->rfw_prot_index[55].table_1 = 0xfc309570
&eth3_ec->rfw_prot_index[55].table_2 = 0xfc309574
&eth3_ec->rfw_prot_index[55].table_3 = 0xfc309578
&eth3_ec->rfw_prot_index[55].table_4 = 0xfc30957c
&eth3_ec->rfw_prot_index[56].table_1 = 0xfc309580
&eth3_ec->rfw_prot_index[56].table_2 = 0xfc309584
&eth3_ec->rfw_prot_index[56].table_3 = 0xfc309588
&eth3_ec->rfw_prot_index[56].table_4 = 0xfc30958c
&eth3_ec->rfw_prot_index[57].table_1 = 0xfc309590
&eth3_ec->rfw_prot_index[57].table_2 = 0xfc309594
&eth3_ec->rfw_prot_index[57].table_3 = 0xfc309598
&eth3_ec->rfw_prot_index[57].table_4 = 0xfc30959c
&eth3_ec->rfw_prot_index[58].table_1 = 0xfc3095a0
&eth3_ec->rfw_prot_index[58].table_2 = 0xfc3095a4
&eth3_ec->rfw_prot_index[58].table_3 = 0xfc3095a8
&eth3_ec->rfw_prot_index[58].table_4 = 0xfc3095ac
&eth3_ec->rfw_prot_index[59].table_1 = 0xfc3095b0
&eth3_ec->rfw_prot_index[59].table_2 = 0xfc3095b4
&eth3_ec->rfw_prot_index[59].table_3 = 0xfc3095b8
&eth3_ec->rfw_prot_index[59].table_4 = 0xfc3095bc
&eth3_ec->rfw_prot_index[60].table_1 = 0xfc3095c0
&eth3_ec->rfw_prot_index[60].table_2 = 0xfc3095c4
&eth3_ec->rfw_prot_index[60].table_3 = 0xfc3095c8
&eth3_ec->rfw_prot_index[60].table_4 = 0xfc3095cc
&eth3_ec->rfw_prot_index[61].table_1 = 0xfc3095d0
&eth3_ec->rfw_prot_index[61].table_2 = 0xfc3095d4
&eth3_ec->rfw_prot_index[61].table_3 = 0xfc3095d8
&eth3_ec->rfw_prot_index[61].table_4 = 0xfc3095dc
&eth3_ec->rfw_prot_index[62].table_1 = 0xfc3095e0
&eth3_ec->rfw_prot_index[62].table_2 = 0xfc3095e4
&eth3_ec->rfw_prot_index[62].table_3 = 0xfc3095e8
&eth3_ec->rfw_prot_index[62].table_4 = 0xfc3095ec
&eth3_ec->rfw_prot_index[63].table_1 = 0xfc3095f0
&eth3_ec->rfw_prot_index[63].table_2 = 0xfc3095f4
&eth3_ec->rfw_prot_index[63].table_3 = 0xfc3095f8
&eth3_ec->rfw_prot_index[63].table_4 = 0xfc3095fc
&eth3_ec->udp_len[0].insertion_offset_table = 0xfc309a30
&eth3_ec->udp_len[1].insertion_offset_table = 0xfc309a34
&eth3_ec->udp_len[2].insertion_offset_table = 0xfc309a38
&eth3_ec->udp_len[3].insertion_offset_table = 0xfc309a3c
&eth3_ec->udp_len[4].insertion_offset_table = 0xfc309a40
&eth3_ec->udp_len[5].insertion_offset_table = 0xfc309a44
&eth3_ec->udp_len[6].insertion_offset_table = 0xfc309a48
&eth3_ec->udp_len[7].insertion_offset_table = 0xfc309a4c
&eth3_ec->udp_len[8].insertion_offset_table = 0xfc309a50
&eth3_ec->udp_len[9].insertion_offset_table = 0xfc309a54
&eth3_ec->udp_len[10].insertion_offset_table = 0xfc309a58
&eth3_ec->udp_len[11].insertion_offset_table = 0xfc309a5c
&eth3_ec->udp_len[12].insertion_offset_table = 0xfc309a60
&eth3_ec->udp_len[13].insertion_offset_table = 0xfc309a64
&eth3_ec->udp_len[14].insertion_offset_table = 0xfc309a68
&eth3_ec->udp_len[15].insertion_offset_table = 0xfc309a6c
&eth3_ec->udp_len_insertion.offset_from_sop0 = 0xfc309a70
&eth3_ec->udp_len_insertion.offset_from_sop1 = 0xfc309a74
&eth3_ec->udp_len_insertion.offset_from_sop2 = 0xfc309a78
&eth3_ec->udp_len_insertion.mask = 0xfc309a7c
&eth3_ec->udp_len_insertion.enable = 0xfc309a80
&eth3_ec->tmi_v4.protocol_number = 0xfc309c80
&eth3_ec->crdt_os2sr_wr.req = 0xfc309d00
&eth3_ec->crdt_os2sr_wr.res = 0xfc309d04
&eth3_ec->spare[0].zero = 0xfc309e80
&eth3_ec->spare[0].one = 0xfc309e84
&eth3_ec->spare[1].zero = 0xfc309e88
&eth3_ec->spare[1].one = 0xfc309e8c
&eth3_ec->spare[2].zero = 0xfc309e90
&eth3_ec->spare[2].one = 0xfc309e94
&eth3_ec->spare[3].zero = 0xfc309e98
&eth3_ec->spare[3].one = 0xfc309e9c
&eth3_ec->spare[4].zero = 0xfc309ea0
&eth3_ec->spare[4].one = 0xfc309ea4
&eth3_ec->spare[5].zero = 0xfc309ea8
&eth3_ec->spare[5].one = 0xfc309eac
&eth3_ec->spare[6].zero = 0xfc309eb0
&eth3_ec->spare[6].one = 0xfc309eb4
&eth3_ec->spare[7].zero = 0xfc309eb8
&eth3_ec->spare[7].one = 0xfc309ebc
&eth3_ec->spare[8].zero = 0xfc309ec0
&eth3_ec->spare[8].one = 0xfc309ec4
&eth3_ec->spare[9].zero = 0xfc309ec8
&eth3_ec->spare[9].one = 0xfc309ecc
&eth3_ec->spare[10].zero = 0xfc309ed0
&eth3_ec->spare[10].one = 0xfc309ed4
&eth3_ec->spare[11].zero = 0xfc309ed8
&eth3_ec->spare[11].one = 0xfc309edc
&eth3_ec->spare[12].zero = 0xfc309ee0
&eth3_ec->spare[12].one = 0xfc309ee4
&eth3_ec->spare[13].zero = 0xfc309ee8
&eth3_ec->spare[13].one = 0xfc309eec
&eth3_ec->spare[14].zero = 0xfc309ef0
&eth3_ec->spare[14].one = 0xfc309ef4
&eth3_ec->spare[15].zero = 0xfc309ef8
&eth3_ec->spare[15].one = 0xfc309efc
&eth3_ec->sec_int_ctrl_mem[0] = 0xfc309f00
&eth3_ec->sec_int_ctrl_mem[1] = 0xfc309f04
&eth3_ec->sec_int_ctrl_mem[2] = 0xfc309f08
&eth3_ec->sec_int_ctrl_mem[3] = 0xfc309f0c
&eth3_ec->sec_int_ctrl_mem[4] = 0xfc309f10
&eth3_ec->sec_int_ctrl_mem[5] = 0xfc309f14
&eth3_ec->sec_int_ctrl_mem[6] = 0xfc309f18
&eth3_ec->sec_int_ctrl_mem[7] = 0xfc309f1c
&eth3_ec->sec_int_ctrl_mem[8] = 0xfc309f20
&eth3_ec->sec_int_ctrl_mem[9] = 0xfc309f24
&eth3_ec->sec_int_ctrl_mem[10] = 0xfc309f28
&eth3_ec->sec_int_ctrl_mem[11] = 0xfc309f2c
&eth3_ec->sec_int_ctrl_mem[12] = 0xfc309f30
&eth3_ec->sec_int_ctrl_mem[13] = 0xfc309f34
&eth3_ec->sec_int_ctrl_mem[14] = 0xfc309f38
&eth3_ec->sec_int_ctrl_mem[15] = 0xfc309f3c
&eth3_ec->sec_int_ctrl_mem[16] = 0xfc309f40
&eth3_ec->sec_int_ctrl_mem[17] = 0xfc309f44
&eth3_ec->sec_int_ctrl_mem[18] = 0xfc309f48
&eth3_ec->sec_int_ctrl_mem[19] = 0xfc309f4c
&eth3_ec->sec_int_ctrl_mem[20] = 0xfc309f50
&eth3_ec->sec_int_ctrl_mem[21] = 0xfc309f54
&eth3_ec->sec_int_ctrl_mem[22] = 0xfc309f58
&eth3_ec->sec_int_ctrl_mem[23] = 0xfc309f5c
&eth3_ec->sec_int_ctrl_mem[24] = 0xfc309f60
&eth3_ec->sec_int_ctrl_mem[25] = 0xfc309f64
&eth3_ec->sec_int_ctrl_mem[26] = 0xfc309f68
&eth3_ec->sec_int_ctrl_mem[27] = 0xfc309f6c
&eth3_ec->sec_int_ctrl_mem[28] = 0xfc309f70
&eth3_ec->sec_int_ctrl_mem[29] = 0xfc309f74
&eth3_ec->sec_int_ctrl_mem[30] = 0xfc309f78
&eth3_ec->sec_int_ctrl_mem[31] = 0xfc309f7c
&eth3_ec->sec_int_ctrl_mem[32] = 0xfc309f80
&eth3_ec->sec_int_ctrl_mem[33] = 0xfc309f84
&eth3_ec->sec_int_ctrl_mem[34] = 0xfc309f88
&eth3_ec->sec_int_ctrl_mem[35] = 0xfc309f8c
&eth3_ec->sec_int_ctrl_mem[36] = 0xfc309f90
&eth3_ec->sec_int_ctrl_mem[37] = 0xfc309f94
&eth3_ec->sec_int_ctrl_mem[38] = 0xfc309f98
&eth3_ec->sec_int_ctrl_mem[39] = 0xfc309f9c
&eth3_ec->sec_int_ctrl_mem[40] = 0xfc309fa0
&eth3_ec->sec_int_ctrl_mem[41] = 0xfc309fa4
&eth3_ec->sec_int_ctrl_mem[42] = 0xfc309fa8
&eth3_ec->sec_int_ctrl_mem[43] = 0xfc309fac
&eth3_ec->sec_int_ctrl_mem[44] = 0xfc309fb0
&eth3_ec->sec_int_ctrl_mem[45] = 0xfc309fb4
&eth3_ec->sec_int_ctrl_mem[46] = 0xfc309fb8
&eth3_ec->sec_int_ctrl_mem[47] = 0xfc309fbc
&eth3_ec->sec_int_ctrl_mem[48] = 0xfc309fc0
&eth3_ec->sec_int_ctrl_mem[49] = 0xfc309fc4
&eth3_ec->sec_int_ctrl_mem[50] = 0xfc309fc8
&eth3_ec->sec_int_ctrl_mem[51] = 0xfc309fcc
&eth3_ec->sec_int_ctrl_mem[52] = 0xfc309fd0
&eth3_ec->sec_int_ctrl_mem[53] = 0xfc309fd4
&eth3_ec->sec_int_ctrl_mem[54] = 0xfc309fd8
&eth3_ec->sec_int_ctrl_mem[55] = 0xfc309fdc
&eth3_ec->sec_int_ctrl_mem[56] = 0xfc309fe0
&eth3_ec->sec_int_ctrl_mem[57] = 0xfc309fe4
&eth3_ec->sec_int_ctrl_mem[58] = 0xfc309fe8
&eth3_ec->sec_int_ctrl_mem[59] = 0xfc309fec
&eth3_ec->sec_int_ctrl_mem[60] = 0xfc309ff0
&eth3_ec->sec_int_ctrl_mem[61] = 0xfc309ff4
&eth3_ec->sec_int_ctrl_mem[62] = 0xfc309ff8
&eth3_ec->sec_int_ctrl_mem[63] = 0xfc309ffc
&eth3_mac->mac_1g.rev = 0xfc30a000
&eth3_mac->mac_1g.scratch = 0xfc30a004
&eth3_mac->mac_1g.cmd_cfg = 0xfc30a008
&eth3_mac->mac_1g.mac_0 = 0xfc30a00c
&eth3_mac->mac_1g.mac_1 = 0xfc30a010
&eth3_mac->mac_1g.frm_len = 0xfc30a014
&eth3_mac->mac_1g.pause_quant = 0xfc30a018
&eth3_mac->mac_1g.rx_section_empty = 0xfc30a01c
&eth3_mac->mac_1g.rx_section_full = 0xfc30a020
&eth3_mac->mac_1g.tx_section_empty = 0xfc30a024
&eth3_mac->mac_1g.tx_section_full = 0xfc30a028
&eth3_mac->mac_1g.rx_almost_empty = 0xfc30a02c
&eth3_mac->mac_1g.rx_almost_full = 0xfc30a030
&eth3_mac->mac_1g.tx_almost_empty = 0xfc30a034
&eth3_mac->mac_1g.tx_almost_full = 0xfc30a038
&eth3_mac->mac_1g.mdio_addr0 = 0xfc30a03c
&eth3_mac->mac_1g.mdio_addr1 = 0xfc30a040
&eth3_mac->mac_1g.reg_stat = 0xfc30a058
&eth3_mac->mac_1g.tx_ipg_len = 0xfc30a05c
&eth3_mac->mac_1g.stats.frames_txed_ok = 0xfc30a068
&eth3_mac->mac_1g.stats.frames_rxed_ok = 0xfc30a06c
&eth3_mac->mac_1g.stats.fcs_errors = 0xfc30a070
&eth3_mac->mac_1g.stats.alignment_errors = 0xfc30a074
&eth3_mac->mac_1g.stats.octets_txed_ok = 0xfc30a078
&eth3_mac->mac_1g.stats.octets_rxed_ok = 0xfc30a07c
&eth3_mac->mac_1g.stats.pause_mac_ctrl_frames_txed = 0xfc30a080
&eth3_mac->mac_1g.stats.pause_mac_ctrl_frames_rxed = 0xfc30a084
&eth3_mac->mac_1g.stats.if_in_errors = 0xfc30a088
&eth3_mac->mac_1g.stats.if_out_errors = 0xfc30a08c
&eth3_mac->mac_1g.stats.if_in_ucast_pkts = 0xfc30a090
&eth3_mac->mac_1g.stats.if_in_mcast_pkts = 0xfc30a094
&eth3_mac->mac_1g.stats.if_in_bcast_pkts = 0xfc30a098
&eth3_mac->mac_1g.stats.if_out_ucast_pkts = 0xfc30a0a0
&eth3_mac->mac_1g.stats.if_out_mcast_pkts = 0xfc30a0a4
&eth3_mac->mac_1g.stats.if_out_bcast_pkts = 0xfc30a0a8
&eth3_mac->mac_1g.stats.drop_events = 0xfc30a0ac
&eth3_mac->mac_1g.stats.octets = 0xfc30a0b0
&eth3_mac->mac_1g.stats.pkts = 0xfc30a0b4
&eth3_mac->mac_1g.stats.undersize_pkts = 0xfc30a0b8
&eth3_mac->mac_1g.stats.oversize_pkts = 0xfc30a0bc
&eth3_mac->mac_1g.stats.pkts_64_octets = 0xfc30a0c0
&eth3_mac->mac_1g.stats.pkts_65_to_127_octets = 0xfc30a0c4
&eth3_mac->mac_1g.stats.pkts_128_to_255_octets = 0xfc30a0c8
&eth3_mac->mac_1g.stats.pkts_256_to_511_octets = 0xfc30a0cc
&eth3_mac->mac_1g.stats.pkts_512_to_1023_octets = 0xfc30a0d0
&eth3_mac->mac_1g.stats.pkts_1024_to_1518_octets = 0xfc30a0d4
&eth3_mac->mac_1g.stats.pkts_1519_to_x = 0xfc30a0d8
&eth3_mac->mac_1g.stats.jabbers = 0xfc30a0dc
&eth3_mac->mac_1g.stats.fragments = 0xfc30a0e0
&eth3_mac->mac_1g.phy_regs_base = 0xfc30a200
&eth3_mac->mac_10g.rev = 0xfc30a400
&eth3_mac->mac_10g.scratch = 0xfc30a404
&eth3_mac->mac_10g.cmd_cfg = 0xfc30a408
&eth3_mac->mac_10g.mac_0 = 0xfc30a40c
&eth3_mac->mac_10g.mac_1 = 0xfc30a410
&eth3_mac->mac_10g.frm_len = 0xfc30a414
&eth3_mac->mac_10g.rx_fifo_sections = 0xfc30a41c
&eth3_mac->mac_10g.tx_fifo_sections = 0xfc30a420
&eth3_mac->mac_10g.rx_fifo_almost_f_e = 0xfc30a424
&eth3_mac->mac_10g.tx_fifo_almost_f_e = 0xfc30a428
&eth3_mac->mac_10g.hashtable_load = 0xfc30a42c
&eth3_mac->mac_10g.mdio_cfg_status = 0xfc30a430
&eth3_mac->mac_10g.mdio_cmd = 0xfc30a434
&eth3_mac->mac_10g.mdio_data = 0xfc30a438
&eth3_mac->mac_10g.mdio_regaddr = 0xfc30a43c
&eth3_mac->mac_10g.status = 0xfc30a440
&eth3_mac->mac_10g.tx_ipg_len = 0xfc30a444
&eth3_mac->mac_10g.cl01_pause_quanta = 0xfc30a454
&eth3_mac->mac_10g.cl23_pause_quanta = 0xfc30a458
&eth3_mac->mac_10g.cl45_pause_quanta = 0xfc30a45c
&eth3_mac->mac_10g.cl67_pause_quanta = 0xfc30a460
&eth3_mac->mac_10g.cl01_quanta_thresh = 0xfc30a464
&eth3_mac->mac_10g.cl23_quanta_thresh = 0xfc30a468
&eth3_mac->mac_10g.cl45_quanta_thresh = 0xfc30a46c
&eth3_mac->mac_10g.cl67_quanta_thresh = 0xfc30a470
&eth3_mac->mac_10g.rx_pause_status = 0xfc30a474
&eth3_mac->mac_10g.ts_timestamp = 0xfc30a47c
&eth3_mac->mac_10g.stats.v2.frames_txed_ok = 0xfc30a480
&eth3_mac->mac_10g.stats.v2.frames_rxed_ok = 0xfc30a488
&eth3_mac->mac_10g.stats.v2.fcs_errors = 0xfc30a490
&eth3_mac->mac_10g.stats.v2.alignment_errors = 0xfc30a498
&eth3_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_txed = 0xfc30a4a0
&eth3_mac->mac_10g.stats.v2.pause_mac_ctrl_frames_rxed = 0xfc30a4a8
&eth3_mac->mac_10g.stats.v2.frame_too_long_errs = 0xfc30a4b0
&eth3_mac->mac_10g.stats.v2.in_range_length_errs = 0xfc30a4b8
&eth3_mac->mac_10g.stats.v2.vlan_txed_ok = 0xfc30a4c0
&eth3_mac->mac_10g.stats.v2.vlan_rxed_ok = 0xfc30a4c8
&eth3_mac->mac_10g.stats.v2.if_out_octets_l = 0xfc30a4d0
&eth3_mac->mac_10g.stats.v2.if_out_octets_h = 0xfc30a4d4
&eth3_mac->mac_10g.stats.v2.if_in_octets_l = 0xfc30a4d8
&eth3_mac->mac_10g.stats.v2.if_in_octets_h = 0xfc30a4dc
&eth3_mac->mac_10g.stats.v2.if_in_ucast_pkts = 0xfc30a4e0
&eth3_mac->mac_10g.stats.v2.if_in_mcast_pkts = 0xfc30a4e8
&eth3_mac->mac_10g.stats.v2.if_in_bcast_pkts = 0xfc30a4f0
&eth3_mac->mac_10g.stats.v2.if_out_errors = 0xfc30a4f8
&eth3_mac->mac_10g.stats.v3.rx.octets = 0xfc30a500
&eth3_mac->mac_10g.stats.v2.if_out_ucast_pkts = 0xfc30a508
&eth3_mac->mac_10g.stats.v3.rx.if_octets_l = 0xfc30a508
&eth3_mac->mac_10g.stats.v3.rx.if_octets_h = 0xfc30a50c
&eth3_mac->mac_10g.stats.v2.if_out_mcast_pkts = 0xfc30a510
&eth3_mac->mac_10g.stats.v3.rx.alignment_errors = 0xfc30a510
&eth3_mac->mac_10g.stats.v2.if_out_bcast_pkts = 0xfc30a518
&eth3_mac->mac_10g.stats.v3.rx.pause_mac_ctrl_frames = 0xfc30a518
&eth3_mac->mac_10g.stats.v2.drop_events = 0xfc30a520
&eth3_mac->mac_10g.stats.v3.rx.frames_ok = 0xfc30a520
&eth3_mac->mac_10g.stats.v2.octets = 0xfc30a528
&eth3_mac->mac_10g.stats.v3.rx.crc_errs = 0xfc30a528
&eth3_mac->mac_10g.stats.v2.pkts = 0xfc30a530
&eth3_mac->mac_10g.stats.v3.rx.vlan_ok = 0xfc30a530
&eth3_mac->mac_10g.stats.v2.undersize_pkts = 0xfc30a538
&eth3_mac->mac_10g.stats.v3.rx.if_in_errors = 0xfc30a538
&eth3_mac->mac_10g.stats.v2.pkts_64_octets = 0xfc30a540
&eth3_mac->mac_10g.stats.v3.rx.if_in_ucast_pkts = 0xfc30a540
&eth3_mac->mac_10g.stats.v2.pkts_65_to_127_octets = 0xfc30a548
&eth3_mac->mac_10g.stats.v3.rx.if_in_mcast_pkts = 0xfc30a548
&eth3_mac->mac_10g.stats.v2.pkts_128_to_255_octets = 0xfc30a550
&eth3_mac->mac_10g.stats.v3.rx.if_in_bcast_pkts = 0xfc30a550
&eth3_mac->mac_10g.stats.v2.pkts_256_to_511_octets = 0xfc30a558
&eth3_mac->mac_10g.stats.v3.rx.drop_events = 0xfc30a558
&eth3_mac->mac_10g.stats.v2.pkts_512_to_1023_octets = 0xfc30a560
&eth3_mac->mac_10g.stats.v3.rx.pkts = 0xfc30a560
&eth3_mac->mac_10g.stats.v2.pkts_1024_to_1518_octets = 0xfc30a568
&eth3_mac->mac_10g.stats.v3.rx.undersize_pkts = 0xfc30a568
&eth3_mac->mac_10g.stats.v2.pkts_1519_to_x = 0xfc30a570
&eth3_mac->mac_10g.stats.v3.rx.pkts_64_octets = 0xfc30a570
&eth3_mac->mac_10g.stats.v2.oversize_pkts = 0xfc30a578
&eth3_mac->mac_10g.stats.v3.rx.pkts_65_to_127_octets = 0xfc30a578
&eth3_mac->mac_10g.stats.v2.jabbers = 0xfc30a580
&eth3_mac->mac_10g.stats.v3.rx.pkts_128_to_255_octets = 0xfc30a580
&eth3_mac->mac_10g.stats.v2.fragments = 0xfc30a588
&eth3_mac->mac_10g.stats.v3.rx.pkts_256_to_511_octets = 0xfc30a588
&eth3_mac->mac_10g.stats.v2.if_in_errors = 0xfc30a590
&eth3_mac->mac_10g.stats.v3.rx.pkts_512_to_1023_octets = 0xfc30a590
&eth3_mac->mac_10g.stats.v3.rx.pkts_1024_to_1518_octets = 0xfc30a598
&eth3_mac->mac_10g.stats.v3.rx.pkts1519toMax = 0xfc30a5a0
&eth3_mac->mac_10g.stats.v3.rx.oversize_pkts = 0xfc30a5a8
&eth3_mac->mac_10g.stats.v3.rx.jabbers = 0xfc30a5b0
&eth3_mac->mac_10g.stats.v3.rx.fragments = 0xfc30a5b8
&eth3_mac->mac_10g.stats.v3.rx.mac_ctrl_frames_rxed = 0xfc30a5c0
&eth3_mac->mac_10g.stats.v3.rx.aFrameTooLong = 0xfc30a5c8
&eth3_mac->mac_10g.stats.v3.rx.in_range_length_errs = 0xfc30a5d0
&eth3_mac->mac_10g.stats.v3.tx.octets = 0xfc30a600
&eth3_mac->mac_10g.stats.v3.tx.if_octets_l = 0xfc30a608
&eth3_mac->mac_10g.stats.v3.tx.if_octets_h = 0xfc30a60c
&eth3_mac->mac_10g.stats.v3.tx.alignment_errors = 0xfc30a610
&eth3_mac->mac_10g.stats.v3.tx.pause_mac_ctrl_frames = 0xfc30a618
&eth3_mac->mac_10g.stats.v3.tx.frames_ok = 0xfc30a620
&eth3_mac->mac_10g.stats.v3.tx.crc_errs = 0xfc30a628
&eth3_mac->mac_10g.stats.v3.tx.vlan_ok = 0xfc30a630
&eth3_mac->mac_10g.stats.v3.tx.if_out_errors = 0xfc30a638
&eth3_mac->mac_10g.stats.v3.tx.if_ucast_pkts = 0xfc30a640
&eth3_mac->mac_10g.stats.v3.tx.if_multicast_pkts = 0xfc30a648
&eth3_mac->mac_10g.stats.v3.tx.if_broadcast_pkts = 0xfc30a650
&eth3_mac->mac_10g.stats.v3.tx.drop_events = 0xfc30a658
&eth3_mac->mac_10g.stats.v3.tx.pkts = 0xfc30a660
&eth3_mac->mac_10g.stats.v3.tx.undersize_pkts = 0xfc30a668
&eth3_mac->mac_10g.stats.v3.tx.pkts_64_octets = 0xfc30a670
&eth3_mac->mac_10g.stats.v3.tx.pkts_65_to_127_octets = 0xfc30a678
&eth3_mac->mac_10g.stats.v3.tx.pkts_128_to_255_octets = 0xfc30a680
&eth3_mac->mac_10g.stats.v3.tx.pkts_256_to_511_octets = 0xfc30a688
&eth3_mac->mac_10g.stats.v3.tx.pkts_512_to_1023_octets = 0xfc30a690
&eth3_mac->mac_10g.stats.v3.tx.pkts_1024_to_1518_octets = 0xfc30a698
&eth3_mac->mac_10g.stats.v3.tx.pkts_1519_to_tx_mtu = 0xfc30a6a0
&eth3_mac->mac_10g.stats.v3.tx.mac_ctrl_frames = 0xfc30a6b8
&eth3_mac->mac_10g.control = 0xfc30a700
&eth3_mac->mac_10g.status_reg = 0xfc30a704
&eth3_mac->mac_10g.phy_id[0] = 0xfc30a708
&eth3_mac->mac_10g.phy_id[1] = 0xfc30a70c
&eth3_mac->mac_10g.dev_ability = 0xfc30a710
&eth3_mac->mac_10g.partner_ability = 0xfc30a714
&eth3_mac->mac_10g.an_expansion = 0xfc30a718
&eth3_mac->mac_10g.device_np = 0xfc30a71c
&eth3_mac->mac_10g.partner_np = 0xfc30a720
&eth3_mac->mac_10g.link_timer_lo = 0xfc30a748
&eth3_mac->mac_10g.link_timer_hi = 0xfc30a74c
&eth3_mac->mac_10g.if_mode = 0xfc30a750
&eth3_mac->gen.version = 0xfc30a900
&eth3_mac->gen.cfg = 0xfc30a90c
&eth3_mac->gen.mac_1g_cfg = 0xfc30a910
&eth3_mac->gen.mac_1g_stat = 0xfc30a914
&eth3_mac->gen.rgmii_cfg = 0xfc30a918
&eth3_mac->gen.rgmii_stat = 0xfc30a91c
&eth3_mac->gen.mac_10g_cfg = 0xfc30a920
&eth3_mac->gen.mac_10g_stat = 0xfc30a924
&eth3_mac->gen.xaui_cfg = 0xfc30a928
&eth3_mac->gen.xaui_stat = 0xfc30a92c
&eth3_mac->gen.rxaui_cfg = 0xfc30a930
&eth3_mac->gen.rxaui_stat = 0xfc30a934
&eth3_mac->gen.sd_cfg = 0xfc30a938
&eth3_mac->gen.mdio_ctrl_1 = 0xfc30a93c
&eth3_mac->gen.mdio_1 = 0xfc30a940
&eth3_mac->gen.mdio_ctrl_2 = 0xfc30a944
&eth3_mac->gen.mdio_2 = 0xfc30a948
&eth3_mac->gen.xgmii_dfifo_32_64 = 0xfc30a94c
&eth3_mac->gen.mac_res_1_out = 0xfc30a950
&eth3_mac->gen.xgmii_dfifo_64_32 = 0xfc30a954
&eth3_mac->gen.mac_res_1_in = 0xfc30a958
&eth3_mac->gen.sd_fifo_ctrl = 0xfc30a95c
&eth3_mac->gen.sd_fifo_stat = 0xfc30a960
&eth3_mac->gen.mux_sel = 0xfc30a964
&eth3_mac->gen.clk_cfg = 0xfc30a968
&eth3_mac->gen.los_sel = 0xfc30a970
&eth3_mac->gen.rgmii_sel = 0xfc30a974
&eth3_mac->gen.led_cfg = 0xfc30a978
&eth3_mac->kr.pcs_addr = 0xfc30aa00
&eth3_mac->kr.pcs_data = 0xfc30aa04
&eth3_mac->kr.an_addr = 0xfc30aa08
&eth3_mac->kr.an_data = 0xfc30aa0c
&eth3_mac->kr.pma_addr = 0xfc30aa10
&eth3_mac->kr.pma_data = 0xfc30aa14
&eth3_mac->kr.mtip_addr = 0xfc30aa18
&eth3_mac->kr.mtip_data = 0xfc30aa1c
&eth3_mac->kr.pcs_cfg = 0xfc30aa20
&eth3_mac->kr.pcs_stat = 0xfc30aa24
&eth3_mac->sgmii.reg_addr = 0xfc30ab00
&eth3_mac->sgmii.reg_data = 0xfc30ab04
&eth3_mac->sgmii.clk_div = 0xfc30ab08
&eth3_mac->sgmii.link_stat = 0xfc30ab0c
&eth3_mac->stat.match_fault = 0xfc30ac00
&eth3_mac->stat.eee_in = 0xfc30ac04
&eth3_mac->stat.eee_out = 0xfc30ac08
&eth3_mac->stat.v3_pcs_40g_ll_cerr_0 = 0xfc30ac0c
&eth3_mac->stat.v3_pcs_40g_ll_cerr_1 = 0xfc30ac10
&eth3_mac->stat.v3_pcs_40g_ll_cerr_2 = 0xfc30ac14
&eth3_mac->stat.v3_pcs_40g_ll_cerr_3 = 0xfc30ac18
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_0 = 0xfc30ac1c
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_1 = 0xfc30ac20
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_2 = 0xfc30ac24
&eth3_mac->stat.v3_pcs_40g_ll_ncerr_3 = 0xfc30ac28
&eth3_mac->stat.v3_pcs_10g_ll_cerr = 0xfc30ac2c
&eth3_mac->stat.v3_pcs_10g_ll_ncerr = 0xfc30ac30
&eth3_mac->stat_lane[0].char_err = 0xfc30ad00
&eth3_mac->stat_lane[0].disp_err = 0xfc30ad04
&eth3_mac->stat_lane[0].pat = 0xfc30ad08
&eth3_mac->stat_lane[1].char_err = 0xfc30ad40
&eth3_mac->stat_lane[1].disp_err = 0xfc30ad44
&eth3_mac->stat_lane[1].pat = 0xfc30ad48
&eth3_mac->stat_lane[2].char_err = 0xfc30ad80
&eth3_mac->stat_lane[2].disp_err = 0xfc30ad84
&eth3_mac->stat_lane[2].pat = 0xfc30ad88
&eth3_mac->stat_lane[3].char_err = 0xfc30adc0
&eth3_mac->stat_lane[3].disp_err = 0xfc30adc4
&eth3_mac->stat_lane[3].pat = 0xfc30adc8
&eth3_mac->gen_v3.afifo_ctrl = 0xfc30ae00
&eth3_mac->gen_v3.tx_afifo_cfg_1 = 0xfc30ae04
&eth3_mac->gen_v3.tx_afifo_cfg_2 = 0xfc30ae08
&eth3_mac->gen_v3.tx_afifo_cfg_3 = 0xfc30ae0c
&eth3_mac->gen_v3.tx_afifo_cfg_4 = 0xfc30ae10
&eth3_mac->gen_v3.tx_afifo_cfg_5 = 0xfc30ae14
&eth3_mac->gen_v3.rx_afifo_cfg_1 = 0xfc30ae18
&eth3_mac->gen_v3.rx_afifo_cfg_2 = 0xfc30ae1c
&eth3_mac->gen_v3.rx_afifo_cfg_3 = 0xfc30ae20
&eth3_mac->gen_v3.rx_afifo_cfg_4 = 0xfc30ae24
&eth3_mac->gen_v3.rx_afifo_cfg_5 = 0xfc30ae28
&eth3_mac->gen_v3.mac_sel = 0xfc30ae2c
&eth3_mac->gen_v3.mac_10g_ll_cfg = 0xfc30ae30
&eth3_mac->gen_v3.mac_10g_ll_ctrl = 0xfc30ae34
&eth3_mac->gen_v3.pcs_10g_ll_cfg = 0xfc30ae38
&eth3_mac->gen_v3.pcs_10g_ll_status = 0xfc30ae3c
&eth3_mac->gen_v3.pcs_40g_ll_cfg = 0xfc30ae40
&eth3_mac->gen_v3.pcs_40g_ll_status = 0xfc30ae44
&eth3_mac->gen_v3.pcs_40g_ll_addr = 0xfc30ae48
&eth3_mac->gen_v3.pcs_40g_ll_data = 0xfc30ae4c
&eth3_mac->gen_v3.mac_40g_ll_cfg = 0xfc30ae50
&eth3_mac->gen_v3.mac_40g_ll_status = 0xfc30ae54
&eth3_mac->gen_v3.preamble_cfg_high = 0xfc30ae58
&eth3_mac->gen_v3.preamble_cfg_low = 0xfc30ae5c
&eth3_mac->gen_v3.mac_40g_ll_addr = 0xfc30ae60
&eth3_mac->gen_v3.mac_40g_ll_data = 0xfc30ae64
&eth3_mac->gen_v3.mac_40g_ll_ctrl = 0xfc30ae68
&eth3_mac->gen_v3.pcs_40g_fec_91_ll_addr = 0xfc30ae6c
&eth3_mac->gen_v3.pcs_40g_fec_91_ll_data = 0xfc30ae70
&eth3_mac->gen_v3.pcs_40g_ll_eee_cfg = 0xfc30ae74
&eth3_mac->gen_v3.pcs_40g_ll_eee_status = 0xfc30ae78
&eth3_mac->gen_v3.serdes_32_tx_shift = 0xfc30ae7c
&eth3_mac->gen_v3.serdes_32_rx_shift = 0xfc30ae80
&eth3_mac->gen_v3.serdes_32_tx_sel = 0xfc30ae84
&eth3_mac->gen_v3.serdes_32_rx_sel = 0xfc30ae88
&eth3_mac->gen_v3.an_lt_ctrl = 0xfc30ae8c
&eth3_mac->gen_v3.an_lt_0_addr = 0xfc30ae90
&eth3_mac->gen_v3.an_lt_0_data = 0xfc30ae94
&eth3_mac->gen_v3.an_lt_1_addr = 0xfc30ae98
&eth3_mac->gen_v3.an_lt_1_data = 0xfc30ae9c
&eth3_mac->gen_v3.an_lt_2_addr = 0xfc30aea0
&eth3_mac->gen_v3.an_lt_2_data = 0xfc30aea4
&eth3_mac->gen_v3.an_lt_3_addr = 0xfc30aea8
&eth3_mac->gen_v3.an_lt_3_data = 0xfc30aeac
&eth3_mac->gen_v3.ext_serdes_ctrl = 0xfc30aeb0
&eth3_mac->gen_v3.spare = 0xfc30aeb4
&eth3_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc320100
&eth3_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc320104
&eth3_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc320108
&eth3_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc32010c
&eth3_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc320110
&eth3_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc320114
&eth3_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc320118
&eth3_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc32011c
&eth3_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc320120
&eth3_udma0->m2s.axi_m2s.ostand_cfg = 0xfc320124
&eth3_udma0->m2s.m2s.state = 0xfc320200
&eth3_udma0->m2s.m2s.change_state = 0xfc320204
&eth3_udma0->m2s.m2s.err_log_mask = 0xfc32020c
&eth3_udma0->m2s.m2s.log_0 = 0xfc320214
&eth3_udma0->m2s.m2s.log_1 = 0xfc320218
&eth3_udma0->m2s.m2s.log_2 = 0xfc32021c
&eth3_udma0->m2s.m2s.log_3 = 0xfc320220
&eth3_udma0->m2s.m2s.clear_err_log = 0xfc320224
&eth3_udma0->m2s.m2s.data_fifo_status = 0xfc320228
&eth3_udma0->m2s.m2s.header_fifo_status = 0xfc32022c
&eth3_udma0->m2s.m2s.unack_fifo_status = 0xfc320230
&eth3_udma0->m2s.m2s.indirect_ctrl = 0xfc320234
&eth3_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc320238
&eth3_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc32023c
&eth3_udma0->m2s.m2s.sel_rate_limit_status = 0xfc320240
&eth3_udma0->m2s.m2s.sel_dwrr_status = 0xfc320244
&eth3_udma0->m2s.m2s.clear_ctrl = 0xfc320248
&eth3_udma0->m2s.m2s.check_en = 0xfc32024c
&eth3_udma0->m2s.m2s.fifo_en = 0xfc320250
&eth3_udma0->m2s.m2s.cfg_len = 0xfc320254
&eth3_udma0->m2s.m2s.stream_cfg = 0xfc320258
&eth3_udma0->m2s.m2s.pref_queue_en = 0xfc32025c
&eth3_udma0->m2s.m2s.stream_cfg2 = 0xfc320260
&eth3_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc320300
&eth3_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc320304
&eth3_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc320308
&eth3_udma0->m2s.m2s_rd.data_cfg = 0xfc320310
&eth3_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc320340
&eth3_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc320344
&eth3_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc320380
&eth3_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc320384
&eth3_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc320388
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc3203c0
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc3203c4
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc3203c8
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc3203cc
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc3203d0
&eth3_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc3203d4
&eth3_udma0->m2s.m2s_comp.cfg_1c = 0xfc320400
&eth3_udma0->m2s.m2s_comp.cfg_coal = 0xfc320404
&eth3_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc320408
&eth3_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc32040c
&eth3_udma0->m2s.m2s_stat.cfg_st = 0xfc320500
&eth3_udma0->m2s.m2s_stat.tx_pkt = 0xfc320504
&eth3_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc320508
&eth3_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc32050c
&eth3_udma0->m2s.m2s_stat.prefed_desc = 0xfc320510
&eth3_udma0->m2s.m2s_stat.comp_pkt = 0xfc320514
&eth3_udma0->m2s.m2s_stat.comp_desc = 0xfc320518
&eth3_udma0->m2s.m2s_stat.ack_pkts = 0xfc32051c
&eth3_udma0->m2s.m2s_feature.reg_1 = 0xfc320600
&eth3_udma0->m2s.m2s_feature.dma_version = 0xfc320604
&eth3_udma0->m2s.m2s_feature.reg_3 = 0xfc320608
&eth3_udma0->m2s.m2s_feature.reg_4 = 0xfc32060c
&eth3_udma0->m2s.m2s_feature.reg_5 = 0xfc320610
&eth3_udma0->m2s.m2s_feature.reg_6 = 0xfc320614
&eth3_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc321000
&eth3_udma0->m2s.m2s_q[0].cfg = 0xfc321020
&eth3_udma0->m2s.m2s_q[0].status = 0xfc321024
&eth3_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc321028
&eth3_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc32102c
&eth3_udma0->m2s.m2s_q[0].tdrl = 0xfc321030
&eth3_udma0->m2s.m2s_q[0].tdrhp = 0xfc321034
&eth3_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc321038
&eth3_udma0->m2s.m2s_q[0].tdrtp = 0xfc32103c
&eth3_udma0->m2s.m2s_q[0].tdcp = 0xfc321040
&eth3_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc321044
&eth3_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc321048
&eth3_udma0->m2s.m2s_q[0].tcrhp = 0xfc32104c
&eth3_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc321050
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc321060
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc321064
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc321068
&eth3_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc32106c
&eth3_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc321070
&eth3_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc321074
&eth3_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc321080
&eth3_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc321084
&eth3_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc321088
&eth3_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc32108c
&eth3_udma0->m2s.m2s_q[0].comp_cfg = 0xfc3210a0
&eth3_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc3210b0
&eth3_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc3210c0
&eth3_udma0->m2s.m2s_q[0].read_data_snp = 0xfc3210d0
&eth3_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc322000
&eth3_udma0->m2s.m2s_q[1].cfg = 0xfc322020
&eth3_udma0->m2s.m2s_q[1].status = 0xfc322024
&eth3_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc322028
&eth3_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc32202c
&eth3_udma0->m2s.m2s_q[1].tdrl = 0xfc322030
&eth3_udma0->m2s.m2s_q[1].tdrhp = 0xfc322034
&eth3_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc322038
&eth3_udma0->m2s.m2s_q[1].tdrtp = 0xfc32203c
&eth3_udma0->m2s.m2s_q[1].tdcp = 0xfc322040
&eth3_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc322044
&eth3_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc322048
&eth3_udma0->m2s.m2s_q[1].tcrhp = 0xfc32204c
&eth3_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc322050
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc322060
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc322064
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc322068
&eth3_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc32206c
&eth3_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc322070
&eth3_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc322074
&eth3_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc322080
&eth3_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc322084
&eth3_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc322088
&eth3_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc32208c
&eth3_udma0->m2s.m2s_q[1].comp_cfg = 0xfc3220a0
&eth3_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc3220b0
&eth3_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc3220c0
&eth3_udma0->m2s.m2s_q[1].read_data_snp = 0xfc3220d0
&eth3_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc323000
&eth3_udma0->m2s.m2s_q[2].cfg = 0xfc323020
&eth3_udma0->m2s.m2s_q[2].status = 0xfc323024
&eth3_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc323028
&eth3_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc32302c
&eth3_udma0->m2s.m2s_q[2].tdrl = 0xfc323030
&eth3_udma0->m2s.m2s_q[2].tdrhp = 0xfc323034
&eth3_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc323038
&eth3_udma0->m2s.m2s_q[2].tdrtp = 0xfc32303c
&eth3_udma0->m2s.m2s_q[2].tdcp = 0xfc323040
&eth3_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc323044
&eth3_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc323048
&eth3_udma0->m2s.m2s_q[2].tcrhp = 0xfc32304c
&eth3_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc323050
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc323060
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc323064
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc323068
&eth3_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc32306c
&eth3_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc323070
&eth3_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc323074
&eth3_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc323080
&eth3_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc323084
&eth3_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc323088
&eth3_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc32308c
&eth3_udma0->m2s.m2s_q[2].comp_cfg = 0xfc3230a0
&eth3_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc3230b0
&eth3_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc3230c0
&eth3_udma0->m2s.m2s_q[2].read_data_snp = 0xfc3230d0
&eth3_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc324000
&eth3_udma0->m2s.m2s_q[3].cfg = 0xfc324020
&eth3_udma0->m2s.m2s_q[3].status = 0xfc324024
&eth3_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc324028
&eth3_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc32402c
&eth3_udma0->m2s.m2s_q[3].tdrl = 0xfc324030
&eth3_udma0->m2s.m2s_q[3].tdrhp = 0xfc324034
&eth3_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc324038
&eth3_udma0->m2s.m2s_q[3].tdrtp = 0xfc32403c
&eth3_udma0->m2s.m2s_q[3].tdcp = 0xfc324040
&eth3_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc324044
&eth3_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc324048
&eth3_udma0->m2s.m2s_q[3].tcrhp = 0xfc32404c
&eth3_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc324050
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc324060
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc324064
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc324068
&eth3_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc32406c
&eth3_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc324070
&eth3_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc324074
&eth3_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc324080
&eth3_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc324084
&eth3_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc324088
&eth3_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc32408c
&eth3_udma0->m2s.m2s_q[3].comp_cfg = 0xfc3240a0
&eth3_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc3240b0
&eth3_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc3240c0
&eth3_udma0->m2s.m2s_q[3].read_data_snp = 0xfc3240d0
&eth3_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc330100
&eth3_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc330104
&eth3_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc330108
&eth3_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc33010c
&eth3_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc330110
&eth3_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc330114
&eth3_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc330118
&eth3_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc33011c
&eth3_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc330120
&eth3_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc330124
&eth3_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc330128
&eth3_udma0->s2m.s2m.state = 0xfc330200
&eth3_udma0->s2m.s2m.change_state = 0xfc330204
&eth3_udma0->s2m.s2m.err_log_mask = 0xfc33020c
&eth3_udma0->s2m.s2m.log_0 = 0xfc330214
&eth3_udma0->s2m.s2m.log_1 = 0xfc330218
&eth3_udma0->s2m.s2m.log_2 = 0xfc33021c
&eth3_udma0->s2m.s2m.log_3 = 0xfc330220
&eth3_udma0->s2m.s2m.clear_err_log = 0xfc330224
&eth3_udma0->s2m.s2m.s_data_fifo_status = 0xfc330228
&eth3_udma0->s2m.s2m.s_header_fifo_status = 0xfc33022c
&eth3_udma0->s2m.s2m.axi_data_fifo_status = 0xfc330230
&eth3_udma0->s2m.s2m.unack_fifo_status = 0xfc330234
&eth3_udma0->s2m.s2m.indirect_ctrl = 0xfc330238
&eth3_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc33023c
&eth3_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc330240
&eth3_udma0->s2m.s2m.clear_ctrl = 0xfc330244
&eth3_udma0->s2m.s2m.check_en = 0xfc330248
&eth3_udma0->s2m.s2m.fifo_en = 0xfc33024c
&eth3_udma0->s2m.s2m.stream_cfg = 0xfc330250
&eth3_udma0->s2m.s2m.pref_queue_en = 0xfc330254
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc330300
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc330304
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc330308
&eth3_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc33030c
&eth3_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc330340
&eth3_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc330344
&eth3_udma0->s2m.s2m_comp.cfg_1c = 0xfc330380
&eth3_udma0->s2m.s2m_comp.cfg_2c = 0xfc330384
&eth3_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc33038c
&eth3_udma0->s2m.s2m_stat.drop_pkt = 0xfc330504
&eth3_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc330508
&eth3_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc33050c
&eth3_udma0->s2m.s2m_stat.prefed_desc = 0xfc330510
&eth3_udma0->s2m.s2m_stat.comp_pkt = 0xfc330514
&eth3_udma0->s2m.s2m_stat.comp_desc = 0xfc330518
&eth3_udma0->s2m.s2m_stat.ack_pkts = 0xfc33051c
&eth3_udma0->s2m.s2m_feature.reg_1 = 0xfc330600
&eth3_udma0->s2m.s2m_feature.reg_2 = 0xfc330604
&eth3_udma0->s2m.s2m_feature.reg_3 = 0xfc330608
&eth3_udma0->s2m.s2m_feature.reg_4 = 0xfc33060c
&eth3_udma0->s2m.s2m_feature.reg_5 = 0xfc330610
&eth3_udma0->s2m.s2m_feature.reg_6 = 0xfc330614
&eth3_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc331000
&eth3_udma0->s2m.s2m_q[0].cfg = 0xfc331020
&eth3_udma0->s2m.s2m_q[0].status = 0xfc331024
&eth3_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc331028
&eth3_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc33102c
&eth3_udma0->s2m.s2m_q[0].rdrl = 0xfc331030
&eth3_udma0->s2m.s2m_q[0].rdrhp = 0xfc331034
&eth3_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc331038
&eth3_udma0->s2m.s2m_q[0].rdrtp = 0xfc33103c
&eth3_udma0->s2m.s2m_q[0].rdcp = 0xfc331040
&eth3_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc331044
&eth3_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc331048
&eth3_udma0->s2m.s2m_q[0].rcrhp = 0xfc33104c
&eth3_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc331050
&eth3_udma0->s2m.s2m_q[0].comp_cfg = 0xfc331054
&eth3_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc331058
&eth3_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc33105c
&eth3_udma0->s2m.s2m_q[0].qos_cfg = 0xfc331060
&eth3_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc331064
&eth3_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc331068
&eth3_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc332000
&eth3_udma0->s2m.s2m_q[1].cfg = 0xfc332020
&eth3_udma0->s2m.s2m_q[1].status = 0xfc332024
&eth3_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc332028
&eth3_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc33202c
&eth3_udma0->s2m.s2m_q[1].rdrl = 0xfc332030
&eth3_udma0->s2m.s2m_q[1].rdrhp = 0xfc332034
&eth3_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc332038
&eth3_udma0->s2m.s2m_q[1].rdrtp = 0xfc33203c
&eth3_udma0->s2m.s2m_q[1].rdcp = 0xfc332040
&eth3_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc332044
&eth3_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc332048
&eth3_udma0->s2m.s2m_q[1].rcrhp = 0xfc33204c
&eth3_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc332050
&eth3_udma0->s2m.s2m_q[1].comp_cfg = 0xfc332054
&eth3_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc332058
&eth3_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc33205c
&eth3_udma0->s2m.s2m_q[1].qos_cfg = 0xfc332060
&eth3_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc332064
&eth3_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc332068
&eth3_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc333000
&eth3_udma0->s2m.s2m_q[2].cfg = 0xfc333020
&eth3_udma0->s2m.s2m_q[2].status = 0xfc333024
&eth3_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc333028
&eth3_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc33302c
&eth3_udma0->s2m.s2m_q[2].rdrl = 0xfc333030
&eth3_udma0->s2m.s2m_q[2].rdrhp = 0xfc333034
&eth3_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc333038
&eth3_udma0->s2m.s2m_q[2].rdrtp = 0xfc33303c
&eth3_udma0->s2m.s2m_q[2].rdcp = 0xfc333040
&eth3_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc333044
&eth3_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc333048
&eth3_udma0->s2m.s2m_q[2].rcrhp = 0xfc33304c
&eth3_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc333050
&eth3_udma0->s2m.s2m_q[2].comp_cfg = 0xfc333054
&eth3_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc333058
&eth3_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc33305c
&eth3_udma0->s2m.s2m_q[2].qos_cfg = 0xfc333060
&eth3_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc333064
&eth3_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc333068
&eth3_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc334000
&eth3_udma0->s2m.s2m_q[3].cfg = 0xfc334020
&eth3_udma0->s2m.s2m_q[3].status = 0xfc334024
&eth3_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc334028
&eth3_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc33402c
&eth3_udma0->s2m.s2m_q[3].rdrl = 0xfc334030
&eth3_udma0->s2m.s2m_q[3].rdrhp = 0xfc334034
&eth3_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc334038
&eth3_udma0->s2m.s2m_q[3].rdrtp = 0xfc33403c
&eth3_udma0->s2m.s2m_q[3].rdcp = 0xfc334040
&eth3_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc334044
&eth3_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc334048
&eth3_udma0->s2m.s2m_q[3].rcrhp = 0xfc33404c
&eth3_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc334050
&eth3_udma0->s2m.s2m_q[3].comp_cfg = 0xfc334054
&eth3_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc334058
&eth3_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc33405c
&eth3_udma0->s2m.s2m_q[3].qos_cfg = 0xfc334060
&eth3_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc334064
&eth3_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc334068
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc33e000
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc33e008
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc33e010
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc33e018
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc33e020
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc33e028
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc33e030
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc33e038
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc33e040
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc33e048
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc33e050
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc33e058
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc33e060
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc33e068
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc33e070
&eth3_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc33e078
&eth3_udma0->gen.dma_misc.int_cfg = 0xfc33e080
&eth3_udma0->gen.dma_misc.revision = 0xfc33e084
&eth3_udma0->gen.dma_misc.general_cfg_1 = 0xfc33e088
&eth3_udma0->gen.dma_misc.general_cfg_2 = 0xfc33e08c
&eth3_udma0->gen.dma_misc.general_cfg_3 = 0xfc33e090
&eth3_udma0->gen.dma_misc.general_cfg_4 = 0xfc33e094
&eth3_udma0->gen.dma_misc.general_cfg_5 = 0xfc33e098
&eth3_udma0->gen.dma_misc.abort_ctl = 0xfc33e09c
&eth3_udma0->gen.dma_misc.bw_bug_fixes = 0xfc33e0a0
&eth3_udma0->gen.mailbox[0].interrupt = 0xfc33e180
&eth3_udma0->gen.mailbox[0].msg_out = 0xfc33e184
&eth3_udma0->gen.mailbox[0].msg_in = 0xfc33e188
&eth3_udma0->gen.mailbox[1].interrupt = 0xfc33e1c0
&eth3_udma0->gen.mailbox[1].msg_out = 0xfc33e1c4
&eth3_udma0->gen.mailbox[1].msg_in = 0xfc33e1c8
&eth3_udma0->gen.mailbox[2].interrupt = 0xfc33e200
&eth3_udma0->gen.mailbox[2].msg_out = 0xfc33e204
&eth3_udma0->gen.mailbox[2].msg_in = 0xfc33e208
&eth3_udma0->gen.mailbox[3].interrupt = 0xfc33e240
&eth3_udma0->gen.mailbox[3].msg_out = 0xfc33e244
&eth3_udma0->gen.mailbox[3].msg_in = 0xfc33e248
&eth3_udma0->gen.axi.cfg_1 = 0xfc33e280
&eth3_udma0->gen.axi.cfg_2 = 0xfc33e284
&eth3_udma0->gen.axi.endian_cfg = 0xfc33e288
&eth3_udma0->gen.sram_ctrl[0].timing = 0xfc33e380
&eth3_udma0->gen.sram_ctrl[1].timing = 0xfc33e384
&eth3_udma0->gen.sram_ctrl[2].timing = 0xfc33e388
&eth3_udma0->gen.sram_ctrl[3].timing = 0xfc33e38c
&eth3_udma0->gen.sram_ctrl[4].timing = 0xfc33e390
&eth3_udma0->gen.sram_ctrl[5].timing = 0xfc33e394
&eth3_udma0->gen.sram_ctrl[6].timing = 0xfc33e398
&eth3_udma0->gen.sram_ctrl[7].timing = 0xfc33e39c
&eth3_udma0->gen.sram_ctrl[8].timing = 0xfc33e3a0
&eth3_udma0->gen.sram_ctrl[9].timing = 0xfc33e3a4
&eth3_udma0->gen.sram_ctrl[10].timing = 0xfc33e3a8
&eth3_udma0->gen.sram_ctrl[11].timing = 0xfc33e3ac
&eth3_udma0->gen.sram_ctrl[12].timing = 0xfc33e3b0
&eth3_udma0->gen.sram_ctrl[13].timing = 0xfc33e3b4
&eth3_udma0->gen.sram_ctrl[14].timing = 0xfc33e3b8
&eth3_udma0->gen.sram_ctrl[15].timing = 0xfc33e3bc
&eth3_udma0->gen.sram_ctrl[16].timing = 0xfc33e3c0
&eth3_udma0->gen.sram_ctrl[17].timing = 0xfc33e3c4
&eth3_udma0->gen.sram_ctrl[18].timing = 0xfc33e3c8
&eth3_udma0->gen.sram_ctrl[19].timing = 0xfc33e3cc
&eth3_udma0->gen.sram_ctrl[20].timing = 0xfc33e3d0
&eth3_udma0->gen.sram_ctrl[21].timing = 0xfc33e3d4
&eth3_udma0->gen.sram_ctrl[22].timing = 0xfc33e3d8
&eth3_udma0->gen.sram_ctrl[23].timing = 0xfc33e3dc
&eth3_udma0->gen.sram_ctrl[24].timing = 0xfc33e3e0
&eth3_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc33e3ec
&eth3_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc33e3f0
&eth3_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc33e3f4
&eth3_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc33e3f8
&eth3_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc33e3fc
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_0 = 0xfc33e400
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_1 = 0xfc33e404
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_2 = 0xfc33e408
&eth3_udma0->gen.tgtaddr.cfg_tgtaddr_3 = 0xfc33e40c
&eth3_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc33ec00
&eth3_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc33ec04
&eth3_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc33ec08
&eth3_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc33ec0c
&eth3_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc33ec40
&eth3_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc33ec44
&eth3_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc33ec48
&eth3_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc33ec4c
&eth3_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc33ec80
&eth3_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc33ec84
&eth3_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc33ec88
&eth3_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc33ec8c
&eth3_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc33ecc0
&eth3_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc33ecc4
&eth3_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc33ecc8
&eth3_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc33eccc
&eth3_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc33ed00
&eth3_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc33ed04
&eth3_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc33ed08
&eth3_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc33ed0c
&eth3_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc33ed40
&eth3_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc33ed44
&eth3_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc33ed48
&eth3_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc33ed4c
&eth3_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc33ed80
&eth3_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc33ed84
&eth3_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc33ed88
&eth3_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc33ed8c
&eth3_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc33edc0
&eth3_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc33edc4
&eth3_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc33edc8
&eth3_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc33edcc
&eth3_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc33ee00
&eth3_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc33ee04
&eth3_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc33ee08
&eth3_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc33ee0c
&eth3_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc33ee40
&eth3_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc33ee44
&eth3_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc33ee48
&eth3_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc33ee4c
&eth3_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc33ee80
&eth3_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc33ee84
&eth3_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc33ee88
&eth3_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc33ee8c
&eth3_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc33eec0
&eth3_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc33eec4
&eth3_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc33eec8
&eth3_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc33eecc
&eth3_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc33ef00
&eth3_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc33ef04
&eth3_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc33ef08
&eth3_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc33ef0c
&eth3_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc33ef40
&eth3_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc33ef44
&eth3_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc33ef48
&eth3_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc33ef4c
&eth3_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc33ef80
&eth3_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc33ef84
&eth3_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc33ef88
&eth3_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc33ef8c
&eth3_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc33efc0
&eth3_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc33efc4
&eth3_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc33efc8
&eth3_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc33efcc
&eth4_adapter->pci_e_gen.device_id_vendor_id = 0xfc400000
&eth4_adapter->pci_e_gen.pci_command_and_status = 0xfc400004
&eth4_adapter->pci_e_gen.revision_and_class = 0xfc400008
&eth4_adapter->pci_e_gen.pci_register_c = 0xfc40000c
&eth4_adapter->pci_e_gen.pf_bar_0 = 0xfc400010
&eth4_adapter->pci_e_gen.pf_bar_0_high = 0xfc400014
&eth4_adapter->pci_e_gen.pf_bar_2 = 0xfc400018
&eth4_adapter->pci_e_gen.pf_bar_2_high = 0xfc40001c
&eth4_adapter->pci_e_gen.pf_bar_4 = 0xfc400020
&eth4_adapter->pci_e_gen.pf_bar_4_high = 0xfc400024
&eth4_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc400028
&eth4_adapter->pci_e_gen.subsystem_id = 0xfc40002c
&eth4_adapter->pci_e_gen.cap_pointer = 0xfc400034
&eth4_adapter->pci_e_gen.interrupt_line_pin = 0xfc40003c
&eth4_adapter->pci_e_cap.pci_e_cap = 0xfc400040
&eth4_adapter->pci_e_cap.pci_e_device_cap = 0xfc400044
&eth4_adapter->pci_e_cap.pci_e_control_and_status = 0xfc400048
&eth4_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc400090
&eth4_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc400094
&eth4_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc400098
&eth4_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc400110
&eth4_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc400114
&eth4_adapter->sub_master_cfg_ctrl[0].remap = 0xfc400118
&eth4_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc40011c
&eth4_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc400120
&eth4_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc400130
&eth4_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc400134
&eth4_adapter->sub_master_cfg_ctrl[1].remap = 0xfc400138
&eth4_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc40013c
&eth4_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc400140
&eth4_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc400150
&eth4_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc400154
&eth4_adapter->sub_master_cfg_ctrl[2].remap = 0xfc400158
&eth4_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc40015c
&eth4_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc400160
&eth4_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc400170
&eth4_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc400174
&eth4_adapter->sub_master_cfg_ctrl[3].remap = 0xfc400178
&eth4_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc40017c
&eth4_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc400180
&eth4_adapter->gen_ctrl_reg_0.data = 0xfc4001e0
&eth4_adapter->gen_ctrl_reg_1.data = 0xfc4001e4
&eth4_adapter->gen_ctrl_reg_2.data = 0xfc4001e8
&eth4_adapter->gen_ctrl_reg_3.data = 0xfc4001ec
&eth4_adapter->generic_status_registers.generic_status = 0xfc4001f0
&eth4_adapter->metal_fix_registers.metal_fix = 0xfc400200
&eth4_adapter->gen_ctrl_reg_4.data = 0xfc400204
&eth4_adapter->gen_ctrl_reg_5.data = 0xfc400208
&eth4_adapter->gen_ctrl_reg_6.data = 0xfc40020c
&eth4_adapter->gen_ctrl_reg_7.data = 0xfc400210
&eth4_adapter->gen_ctrl_reg_8.data = 0xfc400214
&eth4_adapter->gen_ctrl_reg_9.data = 0xfc400218
&eth4_adapter->gen_ctrl_reg_10.data = 0xfc40021c
&eth4_adapter->gen_ctrl_reg_11.data = 0xfc400220
&eth4_adapter->gen_ctrl_reg_12.data = 0xfc400224
&eth4_adapter->gen_ctrl_reg_13.data = 0xfc400228
&eth4_adapter->gen_ctrl_reg_14.data = 0xfc40022c
&eth4_adapter->gen_ctrl_reg_15.data = 0xfc400230
&eth4_adapter->gen_ctrl_reg_16.data = 0xfc400234
&eth4_adapter->gen_ctrl_reg_17.data = 0xfc400238
&eth4_adapter->gen_ctrl_reg_18.data = 0xfc40023c
&eth4_adapter->gen_ctrl_reg_19.data = 0xfc400240
&eth4_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc400300
&eth4_adapter->sriov_cap.sriov_caps = 0xfc400304
&eth4_adapter->sriov_cap.sriov_status_and_control = 0xfc400308
&eth4_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc40030c
&eth4_adapter->sriov_cap.sriov_register_10 = 0xfc400310
&eth4_adapter->sriov_cap.sriov_register_14 = 0xfc400314
&eth4_adapter->sriov_cap.sriov_vf_device_id = 0xfc400318
&eth4_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc40031c
&eth4_adapter->sriov_cap.sriov_system_page_size = 0xfc400320
&eth4_adapter->sriov_cap.vf_bar_0 = 0xfc400324
&eth4_adapter->sriov_cap.vf_bar_0_high = 0xfc400328
&eth4_adapter->sriov_cap.vf_bar_2 = 0xfc40032c
&eth4_adapter->sriov_cap.vf_bar_2_high = 0xfc400330
&eth4_adapter->sriov_cap.vf_bar_4 = 0xfc400334
&eth4_adapter->sriov_cap.vf_bar_4_high = 0xfc400338
&eth4_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc401000
&eth4_adapter->vf_regs[0].command_and_status_vf = 0xfc401004
&eth4_adapter->vf_regs[0].revision_and_class_vf = 0xfc401008
&eth4_adapter->vf_regs[0].pci_register_c_vf = 0xfc40100c
&eth4_adapter->vf_regs[0].cap_pointer_vf = 0xfc401034
&eth4_adapter->vf_regs[0].pci_e_cap_vf = 0xfc401040
&eth4_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc401044
&eth4_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc401048
&eth4_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc401090
&eth4_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc401094
&eth4_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc401098
&eth4_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc402000
&eth4_adapter->vf_regs[1].command_and_status_vf = 0xfc402004
&eth4_adapter->vf_regs[1].revision_and_class_vf = 0xfc402008
&eth4_adapter->vf_regs[1].pci_register_c_vf = 0xfc40200c
&eth4_adapter->vf_regs[1].cap_pointer_vf = 0xfc402034
&eth4_adapter->vf_regs[1].pci_e_cap_vf = 0xfc402040
&eth4_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc402044
&eth4_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc402048
&eth4_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc402090
&eth4_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc402094
&eth4_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc402098
&eth4_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc403000
&eth4_adapter->vf_regs[2].command_and_status_vf = 0xfc403004
&eth4_adapter->vf_regs[2].revision_and_class_vf = 0xfc403008
&eth4_adapter->vf_regs[2].pci_register_c_vf = 0xfc40300c
&eth4_adapter->vf_regs[2].cap_pointer_vf = 0xfc403034
&eth4_adapter->vf_regs[2].pci_e_cap_vf = 0xfc403040
&eth4_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc403044
&eth4_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc403048
&eth4_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc403090
&eth4_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc403094
&eth4_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc403098
&eth4_ec->gen.version = 0xfc410080
&eth4_ec->gen.en = 0xfc410084
&eth4_ec->gen.fifo_en = 0xfc410088
&eth4_ec->gen.l2 = 0xfc41008c
&eth4_ec->gen.cfg_i = 0xfc410090
&eth4_ec->gen.cfg_i_ext = 0xfc410094
&eth4_ec->gen.en_ext = 0xfc410098
&eth4_ec->gen.mem_init = 0xfc41009c
&eth4_ec->gen.sw_reset = 0xfc4100a0
&eth4_ec->gen.scratch_pad_1 = 0xfc4100a4
&eth4_ec->gen.scratch_pad_2 = 0xfc4100a8
&eth4_ec->gen.scratch_pad_3 = 0xfc4100ac
&eth4_ec->gen.scratch_pad_4 = 0xfc4100b0
&eth4_ec->gen.scratch_pad_5 = 0xfc4100b4
&eth4_ec->mac.gen = 0xfc4100c0
&eth4_ec->mac.min_pkt = 0xfc4100c4
&eth4_ec->mac.max_pkt = 0xfc4100c8
&eth4_ec->rxf.cfg_1 = 0xfc410100
&eth4_ec->rxf.cfg_2 = 0xfc410104
&eth4_ec->rxf.rd_fifo = 0xfc410108
&eth4_ec->rxf.wr_fifo = 0xfc41010c
&eth4_ec->rxf.lb_fifo = 0xfc410110
&eth4_ec->rxf.cfg_lb = 0xfc410114
&eth4_ec->rxf.out_drop = 0xfc410118
&eth4_ec->rxf.data = 0xfc41011c
&eth4_ec->rxf.info = 0xfc410120
&eth4_ec->epe[0].parse_cfg = 0xfc410180
&eth4_ec->epe[0].act_table_addr = 0xfc410184
&eth4_ec->epe[0].act_table_data_1 = 0xfc410188
&eth4_ec->epe[0].act_table_data_2 = 0xfc41018c
&eth4_ec->epe[0].act_table_data_3 = 0xfc410190
&eth4_ec->epe[0].act_table_data_4 = 0xfc410194
&eth4_ec->epe[0].act_table_data_5 = 0xfc410198
&eth4_ec->epe[0].act_table_data_6 = 0xfc41019c
&eth4_ec->epe[0].res_def = 0xfc4101a0
&eth4_ec->epe[0].res_in = 0xfc4101a4
&eth4_ec->epe[1].parse_cfg = 0xfc4101c0
&eth4_ec->epe[1].act_table_addr = 0xfc4101c4
&eth4_ec->epe[1].act_table_data_1 = 0xfc4101c8
&eth4_ec->epe[1].act_table_data_2 = 0xfc4101cc
&eth4_ec->epe[1].act_table_data_3 = 0xfc4101d0
&eth4_ec->epe[1].act_table_data_4 = 0xfc4101d4
&eth4_ec->epe[1].act_table_data_5 = 0xfc4101d8
&eth4_ec->epe[1].act_table_data_6 = 0xfc4101dc
&eth4_ec->epe[1].res_def = 0xfc4101e0
&eth4_ec->epe[1].res_in = 0xfc4101e4
&eth4_ec->epe_res.p1 = 0xfc410200
&eth4_ec->epe_res.p2 = 0xfc410204
&eth4_ec->epe_res.p3 = 0xfc410208
&eth4_ec->epe_res.p4 = 0xfc41020c
&eth4_ec->epe_res.p5 = 0xfc410210
&eth4_ec->epe_res.p6 = 0xfc410214
&eth4_ec->epe_res.p7 = 0xfc410218
&eth4_ec->epe_res.p8 = 0xfc41021c
&eth4_ec->epe_res.p9 = 0xfc410220
&eth4_ec->epe_res.p10 = 0xfc410224
&eth4_ec->epe_res.p11 = 0xfc410228
&eth4_ec->epe_res.p12 = 0xfc41022c
&eth4_ec->epe_res.p13 = 0xfc410230
&eth4_ec->epe_res.p14 = 0xfc410234
&eth4_ec->epe_res.p15 = 0xfc410238
&eth4_ec->epe_res.p16 = 0xfc41023c
&eth4_ec->epe_res.p17 = 0xfc410240
&eth4_ec->epe_res.p18 = 0xfc410244
&eth4_ec->epe_res.p19 = 0xfc410248
&eth4_ec->epe_res.p20 = 0xfc41024c
&eth4_ec->epe_res.p21 = 0xfc410250
&eth4_ec->epe_res.p22 = 0xfc410254
&eth4_ec->epe_h[0].hdr_len = 0xfc410280
&eth4_ec->epe_h[1].hdr_len = 0xfc410284
&eth4_ec->epe_h[2].hdr_len = 0xfc410288
&eth4_ec->epe_h[3].hdr_len = 0xfc41028c
&eth4_ec->epe_h[4].hdr_len = 0xfc410290
&eth4_ec->epe_h[5].hdr_len = 0xfc410294
&eth4_ec->epe_h[6].hdr_len = 0xfc410298
&eth4_ec->epe_h[7].hdr_len = 0xfc41029c
&eth4_ec->epe_h[8].hdr_len = 0xfc4102a0
&eth4_ec->epe_h[9].hdr_len = 0xfc4102a4
&eth4_ec->epe_h[10].hdr_len = 0xfc4102a8
&eth4_ec->epe_h[11].hdr_len = 0xfc4102ac
&eth4_ec->epe_h[12].hdr_len = 0xfc4102b0
&eth4_ec->epe_h[13].hdr_len = 0xfc4102b4
&eth4_ec->epe_h[14].hdr_len = 0xfc4102b8
&eth4_ec->epe_h[15].hdr_len = 0xfc4102bc
&eth4_ec->epe_h[16].hdr_len = 0xfc4102c0
&eth4_ec->epe_h[17].hdr_len = 0xfc4102c4
&eth4_ec->epe_h[18].hdr_len = 0xfc4102c8
&eth4_ec->epe_h[19].hdr_len = 0xfc4102cc
&eth4_ec->epe_h[20].hdr_len = 0xfc4102d0
&eth4_ec->epe_h[21].hdr_len = 0xfc4102d4
&eth4_ec->epe_h[22].hdr_len = 0xfc4102d8
&eth4_ec->epe_h[23].hdr_len = 0xfc4102dc
&eth4_ec->epe_h[24].hdr_len = 0xfc4102e0
&eth4_ec->epe_h[25].hdr_len = 0xfc4102e4
&eth4_ec->epe_h[26].hdr_len = 0xfc4102e8
&eth4_ec->epe_h[27].hdr_len = 0xfc4102ec
&eth4_ec->epe_h[28].hdr_len = 0xfc4102f0
&eth4_ec->epe_h[29].hdr_len = 0xfc4102f4
&eth4_ec->epe_h[30].hdr_len = 0xfc4102f8
&eth4_ec->epe_h[31].hdr_len = 0xfc4102fc
&eth4_ec->epe_p[0].comp_data = 0xfc410300
&eth4_ec->epe_p[0].comp_mask = 0xfc410304
&eth4_ec->epe_p[0].comp_ctrl = 0xfc410308
&eth4_ec->epe_p[1].comp_data = 0xfc41031c
&eth4_ec->epe_p[1].comp_mask = 0xfc410320
&eth4_ec->epe_p[1].comp_ctrl = 0xfc410324
&eth4_ec->epe_p[2].comp_data = 0xfc410338
&eth4_ec->epe_p[2].comp_mask = 0xfc41033c
&eth4_ec->epe_p[2].comp_ctrl = 0xfc410340
&eth4_ec->epe_p[3].comp_data = 0xfc410354
&eth4_ec->epe_p[3].comp_mask = 0xfc410358
&eth4_ec->epe_p[3].comp_ctrl = 0xfc41035c
&eth4_ec->epe_p[4].comp_data = 0xfc410370
&eth4_ec->epe_p[4].comp_mask = 0xfc410374
&eth4_ec->epe_p[4].comp_ctrl = 0xfc410378
&eth4_ec->epe_p[5].comp_data = 0xfc41038c
&eth4_ec->epe_p[5].comp_mask = 0xfc410390
&eth4_ec->epe_p[5].comp_ctrl = 0xfc410394
&eth4_ec->epe_p[6].comp_data = 0xfc4103a8
&eth4_ec->epe_p[6].comp_mask = 0xfc4103ac
&eth4_ec->epe_p[6].comp_ctrl = 0xfc4103b0
&eth4_ec->epe_p[7].comp_data = 0xfc4103c4
&eth4_ec->epe_p[7].comp_mask = 0xfc4103c8
&eth4_ec->epe_p[7].comp_ctrl = 0xfc4103cc
&eth4_ec->epe_p[8].comp_data = 0xfc4103e0
&eth4_ec->epe_p[8].comp_mask = 0xfc4103e4
&eth4_ec->epe_p[8].comp_ctrl = 0xfc4103e8
&eth4_ec->epe_p[9].comp_data = 0xfc4103fc
&eth4_ec->epe_p[9].comp_mask = 0xfc410400
&eth4_ec->epe_p[9].comp_ctrl = 0xfc410404
&eth4_ec->epe_p[10].comp_data = 0xfc410418
&eth4_ec->epe_p[10].comp_mask = 0xfc41041c
&eth4_ec->epe_p[10].comp_ctrl = 0xfc410420
&eth4_ec->epe_p[11].comp_data = 0xfc410434
&eth4_ec->epe_p[11].comp_mask = 0xfc410438
&eth4_ec->epe_p[11].comp_ctrl = 0xfc41043c
&eth4_ec->epe_p[12].comp_data = 0xfc410450
&eth4_ec->epe_p[12].comp_mask = 0xfc410454
&eth4_ec->epe_p[12].comp_ctrl = 0xfc410458
&eth4_ec->epe_p[13].comp_data = 0xfc41046c
&eth4_ec->epe_p[13].comp_mask = 0xfc410470
&eth4_ec->epe_p[13].comp_ctrl = 0xfc410474
&eth4_ec->epe_p[14].comp_data = 0xfc410488
&eth4_ec->epe_p[14].comp_mask = 0xfc41048c
&eth4_ec->epe_p[14].comp_ctrl = 0xfc410490
&eth4_ec->epe_p[15].comp_data = 0xfc4104a4
&eth4_ec->epe_p[15].comp_mask = 0xfc4104a8
&eth4_ec->epe_p[15].comp_ctrl = 0xfc4104ac
&eth4_ec->epe_p[16].comp_data = 0xfc4104c0
&eth4_ec->epe_p[16].comp_mask = 0xfc4104c4
&eth4_ec->epe_p[16].comp_ctrl = 0xfc4104c8
&eth4_ec->epe_p[17].comp_data = 0xfc4104dc
&eth4_ec->epe_p[17].comp_mask = 0xfc4104e0
&eth4_ec->epe_p[17].comp_ctrl = 0xfc4104e4
&eth4_ec->epe_p[18].comp_data = 0xfc4104f8
&eth4_ec->epe_p[18].comp_mask = 0xfc4104fc
&eth4_ec->epe_p[18].comp_ctrl = 0xfc410500
&eth4_ec->epe_p[19].comp_data = 0xfc410514
&eth4_ec->epe_p[19].comp_mask = 0xfc410518
&eth4_ec->epe_p[19].comp_ctrl = 0xfc41051c
&eth4_ec->epe_p[20].comp_data = 0xfc410530
&eth4_ec->epe_p[20].comp_mask = 0xfc410534
&eth4_ec->epe_p[20].comp_ctrl = 0xfc410538
&eth4_ec->epe_p[21].comp_data = 0xfc41054c
&eth4_ec->epe_p[21].comp_mask = 0xfc410550
&eth4_ec->epe_p[21].comp_ctrl = 0xfc410554
&eth4_ec->epe_p[22].comp_data = 0xfc410568
&eth4_ec->epe_p[22].comp_mask = 0xfc41056c
&eth4_ec->epe_p[22].comp_ctrl = 0xfc410570
&eth4_ec->epe_p[23].comp_data = 0xfc410584
&eth4_ec->epe_p[23].comp_mask = 0xfc410588
&eth4_ec->epe_p[23].comp_ctrl = 0xfc41058c
&eth4_ec->epe_p[24].comp_data = 0xfc4105a0
&eth4_ec->epe_p[24].comp_mask = 0xfc4105a4
&eth4_ec->epe_p[24].comp_ctrl = 0xfc4105a8
&eth4_ec->epe_p[25].comp_data = 0xfc4105bc
&eth4_ec->epe_p[25].comp_mask = 0xfc4105c0
&eth4_ec->epe_p[25].comp_ctrl = 0xfc4105c4
&eth4_ec->epe_p[26].comp_data = 0xfc4105d8
&eth4_ec->epe_p[26].comp_mask = 0xfc4105dc
&eth4_ec->epe_p[26].comp_ctrl = 0xfc4105e0
&eth4_ec->epe_p[27].comp_data = 0xfc4105f4
&eth4_ec->epe_p[27].comp_mask = 0xfc4105f8
&eth4_ec->epe_p[27].comp_ctrl = 0xfc4105fc
&eth4_ec->epe_p[28].comp_data = 0xfc410610
&eth4_ec->epe_p[28].comp_mask = 0xfc410614
&eth4_ec->epe_p[28].comp_ctrl = 0xfc410618
&eth4_ec->epe_p[29].comp_data = 0xfc41062c
&eth4_ec->epe_p[29].comp_mask = 0xfc410630
&eth4_ec->epe_p[29].comp_ctrl = 0xfc410634
&eth4_ec->epe_p[30].comp_data = 0xfc410648
&eth4_ec->epe_p[30].comp_mask = 0xfc41064c
&eth4_ec->epe_p[30].comp_ctrl = 0xfc410650
&eth4_ec->epe_p[31].comp_data = 0xfc410664
&eth4_ec->epe_p[31].comp_mask = 0xfc410668
&eth4_ec->epe_p[31].comp_ctrl = 0xfc41066c
&eth4_ec->epe_a[0].prot_act = 0xfc410680
&eth4_ec->epe_a[1].prot_act = 0xfc410684
&eth4_ec->epe_a[2].prot_act = 0xfc410688
&eth4_ec->epe_a[3].prot_act = 0xfc41068c
&eth4_ec->epe_a[4].prot_act = 0xfc410690
&eth4_ec->epe_a[5].prot_act = 0xfc410694
&eth4_ec->epe_a[6].prot_act = 0xfc410698
&eth4_ec->epe_a[7].prot_act = 0xfc41069c
&eth4_ec->epe_a[8].prot_act = 0xfc4106a0
&eth4_ec->epe_a[9].prot_act = 0xfc4106a4
&eth4_ec->epe_a[10].prot_act = 0xfc4106a8
&eth4_ec->epe_a[11].prot_act = 0xfc4106ac
&eth4_ec->epe_a[12].prot_act = 0xfc4106b0
&eth4_ec->epe_a[13].prot_act = 0xfc4106b4
&eth4_ec->epe_a[14].prot_act = 0xfc4106b8
&eth4_ec->epe_a[15].prot_act = 0xfc4106bc
&eth4_ec->epe_a[16].prot_act = 0xfc4106c0
&eth4_ec->epe_a[17].prot_act = 0xfc4106c4
&eth4_ec->epe_a[18].prot_act = 0xfc4106c8
&eth4_ec->epe_a[19].prot_act = 0xfc4106cc
&eth4_ec->epe_a[20].prot_act = 0xfc4106d0
&eth4_ec->epe_a[21].prot_act = 0xfc4106d4
&eth4_ec->epe_a[22].prot_act = 0xfc4106d8
&eth4_ec->epe_a[23].prot_act = 0xfc4106dc
&eth4_ec->epe_a[24].prot_act = 0xfc4106e0
&eth4_ec->epe_a[25].prot_act = 0xfc4106e4
&eth4_ec->epe_a[26].prot_act = 0xfc4106e8
&eth4_ec->epe_a[27].prot_act = 0xfc4106ec
&eth4_ec->epe_a[28].prot_act = 0xfc4106f0
&eth4_ec->epe_a[29].prot_act = 0xfc4106f4
&eth4_ec->epe_a[30].prot_act = 0xfc4106f8
&eth4_ec->epe_a[31].prot_act = 0xfc4106fc
&eth4_ec->rfw.thash_cfg_1 = 0xfc410700
&eth4_ec->rfw.thash_cfg_2 = 0xfc410704
&eth4_ec->rfw.mhash_cfg_1 = 0xfc410708
&eth4_ec->rfw.mhash_cfg_2 = 0xfc41070c
&eth4_ec->rfw.hdr_split = 0xfc410710
&eth4_ec->rfw.meta_err = 0xfc410714
&eth4_ec->rfw.meta = 0xfc410718
&eth4_ec->rfw.filter = 0xfc41071c
&eth4_ec->rfw.thash_table_addr = 0xfc410720
&eth4_ec->rfw.thash_table_data = 0xfc410724
&eth4_ec->rfw.mhash_table_addr = 0xfc410728
&eth4_ec->rfw.mhash_table_data = 0xfc41072c
&eth4_ec->rfw.vid_table_addr = 0xfc410730
&eth4_ec->rfw.vid_table_data = 0xfc410734
&eth4_ec->rfw.pbits_table_addr = 0xfc410738
&eth4_ec->rfw.pbits_table_data = 0xfc41073c
&eth4_ec->rfw.dscp_table_addr = 0xfc410740
&eth4_ec->rfw.dscp_table_data = 0xfc410744
&eth4_ec->rfw.tc_table_addr = 0xfc410748
&eth4_ec->rfw.tc_table_data = 0xfc41074c
&eth4_ec->rfw.ctrl_table_addr = 0xfc410750
&eth4_ec->rfw.ctrl_table_data = 0xfc410754
&eth4_ec->rfw.out_cfg = 0xfc410758
&eth4_ec->rfw.fsm_table_addr = 0xfc41075c
&eth4_ec->rfw.fsm_table_data = 0xfc410760
&eth4_ec->rfw.ctrl_sel = 0xfc410764
&eth4_ec->rfw.default_vlan = 0xfc410768
&eth4_ec->rfw.default_hash = 0xfc41076c
&eth4_ec->rfw.default_or = 0xfc410770
&eth4_ec->rfw.drop_latch = 0xfc410774
&eth4_ec->rfw.checksum = 0xfc410778
&eth4_ec->rfw.lro_cfg_1 = 0xfc41077c
&eth4_ec->rfw.lro_check_ipv4 = 0xfc410780
&eth4_ec->rfw.lro_ipv4 = 0xfc410784
&eth4_ec->rfw.lro_check_ipv6 = 0xfc410788
&eth4_ec->rfw.lro_ipv6 = 0xfc41078c
&eth4_ec->rfw.lro_check_tcp = 0xfc410790
&eth4_ec->rfw.lro_tcp = 0xfc410794
&eth4_ec->rfw.lro_check_udp = 0xfc410798
&eth4_ec->rfw.lro_check_l2 = 0xfc41079c
&eth4_ec->rfw.lro_check_gen = 0xfc4107a0
&eth4_ec->rfw.lro_store = 0xfc4107a4
&eth4_ec->rfw.vid_table_def = 0xfc4107a8
&eth4_ec->rfw.ctrl_table_def = 0xfc4107ac
&eth4_ec->rfw.cfg_a_0 = 0xfc4107b0
&eth4_ec->rfw.thash_cfg_3 = 0xfc4107b4
&eth4_ec->rfw.thash_mask_outer_ipv6 = 0xfc4107b8
&eth4_ec->rfw.thash_mask_outer = 0xfc4107bc
&eth4_ec->rfw.thash_mask_inner_ipv6 = 0xfc4107c0
&eth4_ec->rfw.thash_mask_inner = 0xfc4107c4
&eth4_ec->rfw.rx_checksum = 0xfc4107c8
&eth4_ec->rfw.l3_tlen_err = 0xfc4107cc
&eth4_ec->rfw.l3_tlen_err_table_1 = 0xfc4107d0
&eth4_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc4107d4
&eth4_ec->rfw_udma[0].def_cfg = 0xfc4107f0
&eth4_ec->rfw_udma[1].def_cfg = 0xfc4107f4
&eth4_ec->rfw_udma[2].def_cfg = 0xfc4107f8
&eth4_ec->rfw_udma[3].def_cfg = 0xfc4107fc
&eth4_ec->rfw_hash[0].key = 0xfc410800
&eth4_ec->rfw_hash[1].key = 0xfc410804
&eth4_ec->rfw_hash[2].key = 0xfc410808
&eth4_ec->rfw_hash[3].key = 0xfc41080c
&eth4_ec->rfw_hash[4].key = 0xfc410810
&eth4_ec->rfw_hash[5].key = 0xfc410814
&eth4_ec->rfw_hash[6].key = 0xfc410818
&eth4_ec->rfw_hash[7].key = 0xfc41081c
&eth4_ec->rfw_hash[8].key = 0xfc410820
&eth4_ec->rfw_hash[9].key = 0xfc410824
&eth4_ec->rfw_priority[0].queue = 0xfc410828
&eth4_ec->rfw_priority[1].queue = 0xfc41082c
&eth4_ec->rfw_priority[2].queue = 0xfc410830
&eth4_ec->rfw_priority[3].queue = 0xfc410834
&eth4_ec->rfw_priority[4].queue = 0xfc410838
&eth4_ec->rfw_priority[5].queue = 0xfc41083c
&eth4_ec->rfw_priority[6].queue = 0xfc410840
&eth4_ec->rfw_priority[7].queue = 0xfc410844
&eth4_ec->rfw_default[0].opt_1 = 0xfc410848
&eth4_ec->rfw_default[1].opt_1 = 0xfc41084c
&eth4_ec->rfw_default[2].opt_1 = 0xfc410850
&eth4_ec->rfw_default[3].opt_1 = 0xfc410854
&eth4_ec->rfw_default[4].opt_1 = 0xfc410858
&eth4_ec->rfw_default[5].opt_1 = 0xfc41085c
&eth4_ec->rfw_default[6].opt_1 = 0xfc410860
&eth4_ec->rfw_default[7].opt_1 = 0xfc410864
&eth4_ec->fwd_mac[0].data_l = 0xfc410868
&eth4_ec->fwd_mac[0].data_h = 0xfc41086c
&eth4_ec->fwd_mac[0].mask_l = 0xfc410870
&eth4_ec->fwd_mac[0].mask_h = 0xfc410874
&eth4_ec->fwd_mac[0].ctrl = 0xfc410878
&eth4_ec->fwd_mac[1].data_l = 0xfc41087c
&eth4_ec->fwd_mac[1].data_h = 0xfc410880
&eth4_ec->fwd_mac[1].mask_l = 0xfc410884
&eth4_ec->fwd_mac[1].mask_h = 0xfc410888
&eth4_ec->fwd_mac[1].ctrl = 0xfc41088c
&eth4_ec->fwd_mac[2].data_l = 0xfc410890
&eth4_ec->fwd_mac[2].data_h = 0xfc410894
&eth4_ec->fwd_mac[2].mask_l = 0xfc410898
&eth4_ec->fwd_mac[2].mask_h = 0xfc41089c
&eth4_ec->fwd_mac[2].ctrl = 0xfc4108a0
&eth4_ec->fwd_mac[3].data_l = 0xfc4108a4
&eth4_ec->fwd_mac[3].data_h = 0xfc4108a8
&eth4_ec->fwd_mac[3].mask_l = 0xfc4108ac
&eth4_ec->fwd_mac[3].mask_h = 0xfc4108b0
&eth4_ec->fwd_mac[3].ctrl = 0xfc4108b4
&eth4_ec->fwd_mac[4].data_l = 0xfc4108b8
&eth4_ec->fwd_mac[4].data_h = 0xfc4108bc
&eth4_ec->fwd_mac[4].mask_l = 0xfc4108c0
&eth4_ec->fwd_mac[4].mask_h = 0xfc4108c4
&eth4_ec->fwd_mac[4].ctrl = 0xfc4108c8
&eth4_ec->fwd_mac[5].data_l = 0xfc4108cc
&eth4_ec->fwd_mac[5].data_h = 0xfc4108d0
&eth4_ec->fwd_mac[5].mask_l = 0xfc4108d4
&eth4_ec->fwd_mac[5].mask_h = 0xfc4108d8
&eth4_ec->fwd_mac[5].ctrl = 0xfc4108dc
&eth4_ec->fwd_mac[6].data_l = 0xfc4108e0
&eth4_ec->fwd_mac[6].data_h = 0xfc4108e4
&eth4_ec->fwd_mac[6].mask_l = 0xfc4108e8
&eth4_ec->fwd_mac[6].mask_h = 0xfc4108ec
&eth4_ec->fwd_mac[6].ctrl = 0xfc4108f0
&eth4_ec->fwd_mac[7].data_l = 0xfc4108f4
&eth4_ec->fwd_mac[7].data_h = 0xfc4108f8
&eth4_ec->fwd_mac[7].mask_l = 0xfc4108fc
&eth4_ec->fwd_mac[7].mask_h = 0xfc410900
&eth4_ec->fwd_mac[7].ctrl = 0xfc410904
&eth4_ec->fwd_mac[8].data_l = 0xfc410908
&eth4_ec->fwd_mac[8].data_h = 0xfc41090c
&eth4_ec->fwd_mac[8].mask_l = 0xfc410910
&eth4_ec->fwd_mac[8].mask_h = 0xfc410914
&eth4_ec->fwd_mac[8].ctrl = 0xfc410918
&eth4_ec->fwd_mac[9].data_l = 0xfc41091c
&eth4_ec->fwd_mac[9].data_h = 0xfc410920
&eth4_ec->fwd_mac[9].mask_l = 0xfc410924
&eth4_ec->fwd_mac[9].mask_h = 0xfc410928
&eth4_ec->fwd_mac[9].ctrl = 0xfc41092c
&eth4_ec->fwd_mac[10].data_l = 0xfc410930
&eth4_ec->fwd_mac[10].data_h = 0xfc410934
&eth4_ec->fwd_mac[10].mask_l = 0xfc410938
&eth4_ec->fwd_mac[10].mask_h = 0xfc41093c
&eth4_ec->fwd_mac[10].ctrl = 0xfc410940
&eth4_ec->fwd_mac[11].data_l = 0xfc410944
&eth4_ec->fwd_mac[11].data_h = 0xfc410948
&eth4_ec->fwd_mac[11].mask_l = 0xfc41094c
&eth4_ec->fwd_mac[11].mask_h = 0xfc410950
&eth4_ec->fwd_mac[11].ctrl = 0xfc410954
&eth4_ec->fwd_mac[12].data_l = 0xfc410958
&eth4_ec->fwd_mac[12].data_h = 0xfc41095c
&eth4_ec->fwd_mac[12].mask_l = 0xfc410960
&eth4_ec->fwd_mac[12].mask_h = 0xfc410964
&eth4_ec->fwd_mac[12].ctrl = 0xfc410968
&eth4_ec->fwd_mac[13].data_l = 0xfc41096c
&eth4_ec->fwd_mac[13].data_h = 0xfc410970
&eth4_ec->fwd_mac[13].mask_l = 0xfc410974
&eth4_ec->fwd_mac[13].mask_h = 0xfc410978
&eth4_ec->fwd_mac[13].ctrl = 0xfc41097c
&eth4_ec->fwd_mac[14].data_l = 0xfc410980
&eth4_ec->fwd_mac[14].data_h = 0xfc410984
&eth4_ec->fwd_mac[14].mask_l = 0xfc410988
&eth4_ec->fwd_mac[14].mask_h = 0xfc41098c
&eth4_ec->fwd_mac[14].ctrl = 0xfc410990
&eth4_ec->fwd_mac[15].data_l = 0xfc410994
&eth4_ec->fwd_mac[15].data_h = 0xfc410998
&eth4_ec->fwd_mac[15].mask_l = 0xfc41099c
&eth4_ec->fwd_mac[15].mask_h = 0xfc4109a0
&eth4_ec->fwd_mac[15].ctrl = 0xfc4109a4
&eth4_ec->fwd_mac[16].data_l = 0xfc4109a8
&eth4_ec->fwd_mac[16].data_h = 0xfc4109ac
&eth4_ec->fwd_mac[16].mask_l = 0xfc4109b0
&eth4_ec->fwd_mac[16].mask_h = 0xfc4109b4
&eth4_ec->fwd_mac[16].ctrl = 0xfc4109b8
&eth4_ec->fwd_mac[17].data_l = 0xfc4109bc
&eth4_ec->fwd_mac[17].data_h = 0xfc4109c0
&eth4_ec->fwd_mac[17].mask_l = 0xfc4109c4
&eth4_ec->fwd_mac[17].mask_h = 0xfc4109c8
&eth4_ec->fwd_mac[17].ctrl = 0xfc4109cc
&eth4_ec->fwd_mac[18].data_l = 0xfc4109d0
&eth4_ec->fwd_mac[18].data_h = 0xfc4109d4
&eth4_ec->fwd_mac[18].mask_l = 0xfc4109d8
&eth4_ec->fwd_mac[18].mask_h = 0xfc4109dc
&eth4_ec->fwd_mac[18].ctrl = 0xfc4109e0
&eth4_ec->fwd_mac[19].data_l = 0xfc4109e4
&eth4_ec->fwd_mac[19].data_h = 0xfc4109e8
&eth4_ec->fwd_mac[19].mask_l = 0xfc4109ec
&eth4_ec->fwd_mac[19].mask_h = 0xfc4109f0
&eth4_ec->fwd_mac[19].ctrl = 0xfc4109f4
&eth4_ec->fwd_mac[20].data_l = 0xfc4109f8
&eth4_ec->fwd_mac[20].data_h = 0xfc4109fc
&eth4_ec->fwd_mac[20].mask_l = 0xfc410a00
&eth4_ec->fwd_mac[20].mask_h = 0xfc410a04
&eth4_ec->fwd_mac[20].ctrl = 0xfc410a08
&eth4_ec->fwd_mac[21].data_l = 0xfc410a0c
&eth4_ec->fwd_mac[21].data_h = 0xfc410a10
&eth4_ec->fwd_mac[21].mask_l = 0xfc410a14
&eth4_ec->fwd_mac[21].mask_h = 0xfc410a18
&eth4_ec->fwd_mac[21].ctrl = 0xfc410a1c
&eth4_ec->fwd_mac[22].data_l = 0xfc410a20
&eth4_ec->fwd_mac[22].data_h = 0xfc410a24
&eth4_ec->fwd_mac[22].mask_l = 0xfc410a28
&eth4_ec->fwd_mac[22].mask_h = 0xfc410a2c
&eth4_ec->fwd_mac[22].ctrl = 0xfc410a30
&eth4_ec->fwd_mac[23].data_l = 0xfc410a34
&eth4_ec->fwd_mac[23].data_h = 0xfc410a38
&eth4_ec->fwd_mac[23].mask_l = 0xfc410a3c
&eth4_ec->fwd_mac[23].mask_h = 0xfc410a40
&eth4_ec->fwd_mac[23].ctrl = 0xfc410a44
&eth4_ec->fwd_mac[24].data_l = 0xfc410a48
&eth4_ec->fwd_mac[24].data_h = 0xfc410a4c
&eth4_ec->fwd_mac[24].mask_l = 0xfc410a50
&eth4_ec->fwd_mac[24].mask_h = 0xfc410a54
&eth4_ec->fwd_mac[24].ctrl = 0xfc410a58
&eth4_ec->fwd_mac[25].data_l = 0xfc410a5c
&eth4_ec->fwd_mac[25].data_h = 0xfc410a60
&eth4_ec->fwd_mac[25].mask_l = 0xfc410a64
&eth4_ec->fwd_mac[25].mask_h = 0xfc410a68
&eth4_ec->fwd_mac[25].ctrl = 0xfc410a6c
&eth4_ec->fwd_mac[26].data_l = 0xfc410a70
&eth4_ec->fwd_mac[26].data_h = 0xfc410a74
&eth4_ec->fwd_mac[26].mask_l = 0xfc410a78
&eth4_ec->fwd_mac[26].mask_h = 0xfc410a7c
&eth4_ec->fwd_mac[26].ctrl = 0xfc410a80
&eth4_ec->fwd_mac[27].data_l = 0xfc410a84
&eth4_ec->fwd_mac[27].data_h = 0xfc410a88
&eth4_ec->fwd_mac[27].mask_l = 0xfc410a8c
&eth4_ec->fwd_mac[27].mask_h = 0xfc410a90
&eth4_ec->fwd_mac[27].ctrl = 0xfc410a94
&eth4_ec->fwd_mac[28].data_l = 0xfc410a98
&eth4_ec->fwd_mac[28].data_h = 0xfc410a9c
&eth4_ec->fwd_mac[28].mask_l = 0xfc410aa0
&eth4_ec->fwd_mac[28].mask_h = 0xfc410aa4
&eth4_ec->fwd_mac[28].ctrl = 0xfc410aa8
&eth4_ec->fwd_mac[29].data_l = 0xfc410aac
&eth4_ec->fwd_mac[29].data_h = 0xfc410ab0
&eth4_ec->fwd_mac[29].mask_l = 0xfc410ab4
&eth4_ec->fwd_mac[29].mask_h = 0xfc410ab8
&eth4_ec->fwd_mac[29].ctrl = 0xfc410abc
&eth4_ec->fwd_mac[30].data_l = 0xfc410ac0
&eth4_ec->fwd_mac[30].data_h = 0xfc410ac4
&eth4_ec->fwd_mac[30].mask_l = 0xfc410ac8
&eth4_ec->fwd_mac[30].mask_h = 0xfc410acc
&eth4_ec->fwd_mac[30].ctrl = 0xfc410ad0
&eth4_ec->fwd_mac[31].data_l = 0xfc410ad4
&eth4_ec->fwd_mac[31].data_h = 0xfc410ad8
&eth4_ec->fwd_mac[31].mask_l = 0xfc410adc
&eth4_ec->fwd_mac[31].mask_h = 0xfc410ae0
&eth4_ec->fwd_mac[31].ctrl = 0xfc410ae4
&eth4_ec->msw.uc = 0xfc410ae8
&eth4_ec->msw.mc = 0xfc410aec
&eth4_ec->msw.bc = 0xfc410af0
&eth4_ec->tso.in_cfg = 0xfc410b00
&eth4_ec->tso.cache_table_addr = 0xfc410b04
&eth4_ec->tso.cache_table_data_1 = 0xfc410b08
&eth4_ec->tso.cache_table_data_2 = 0xfc410b0c
&eth4_ec->tso.cache_table_data_3 = 0xfc410b10
&eth4_ec->tso.cache_table_data_4 = 0xfc410b14
&eth4_ec->tso.ctrl_first = 0xfc410b18
&eth4_ec->tso.ctrl_middle = 0xfc410b1c
&eth4_ec->tso.ctrl_last = 0xfc410b20
&eth4_ec->tso.cfg_add_0 = 0xfc410b24
&eth4_ec->tso.cfg_tunnel = 0xfc410b28
&eth4_ec->tso.arb_config = 0xfc410b2c
&eth4_ec->tso.arb_cred_level = 0xfc410b30
&eth4_ec->tso.arb_cred_grant = 0xfc410b34
&eth4_ec->tso.arb_sop_cost = 0xfc410b38
&eth4_ec->tso.arb_eop_cost = 0xfc410b3c
&eth4_ec->tso.arb_data_cost = 0xfc410b40
&eth4_ec->tso_sel[0].mss = 0xfc410b60
&eth4_ec->tso_sel[1].mss = 0xfc410b64
&eth4_ec->tso_sel[2].mss = 0xfc410b68
&eth4_ec->tso_sel[3].mss = 0xfc410b6c
&eth4_ec->tso_sel[4].mss = 0xfc410b70
&eth4_ec->tso_sel[5].mss = 0xfc410b74
&eth4_ec->tso_sel[6].mss = 0xfc410b78
&eth4_ec->tso_sel[7].mss = 0xfc410b7c
&eth4_ec->tpe.parse = 0xfc410b80
&eth4_ec->tpm_udma[0].vlan_data = 0xfc410bc0
&eth4_ec->tpm_udma[0].mac_sa_1 = 0xfc410bc4
&eth4_ec->tpm_udma[0].mac_sa_2 = 0xfc410bc8
&eth4_ec->tpm_udma[1].vlan_data = 0xfc410bcc
&eth4_ec->tpm_udma[1].mac_sa_1 = 0xfc410bd0
&eth4_ec->tpm_udma[1].mac_sa_2 = 0xfc410bd4
&eth4_ec->tpm_udma[2].vlan_data = 0xfc410bd8
&eth4_ec->tpm_udma[2].mac_sa_1 = 0xfc410bdc
&eth4_ec->tpm_udma[2].mac_sa_2 = 0xfc410be0
&eth4_ec->tpm_udma[3].vlan_data = 0xfc410be4
&eth4_ec->tpm_udma[3].mac_sa_1 = 0xfc410be8
&eth4_ec->tpm_udma[3].mac_sa_2 = 0xfc410bec
&eth4_ec->tpm_sel[0].etype = 0xfc410bf0
&eth4_ec->tpm_sel[1].etype = 0xfc410bf4
&eth4_ec->tpm_sel[2].etype = 0xfc410bf8
&eth4_ec->tpm_sel[3].etype = 0xfc410bfc
&eth4_ec->tfw.tx_wr_fifo = 0xfc410c00
&eth4_ec->tfw.tx_vid_table_addr = 0xfc410c04
&eth4_ec->tfw.tx_vid_table_data = 0xfc410c08
&eth4_ec->tfw.tx_rd_fifo = 0xfc410c0c
&eth4_ec->tfw.tx_checksum = 0xfc410c10
&eth4_ec->tfw.tx_gen = 0xfc410c14
&eth4_ec->tfw.tx_spf = 0xfc410c18
&eth4_ec->tfw.data_fifo = 0xfc410c1c
&eth4_ec->tfw.ctrl_fifo = 0xfc410c20
&eth4_ec->tfw.hdr_fifo = 0xfc410c24
&eth4_ec->tfw.out = 0xfc410c28
&eth4_ec->tfw_udma[0].uc_udma = 0xfc410c60
&eth4_ec->tfw_udma[0].mc_udma = 0xfc410c64
&eth4_ec->tfw_udma[0].bc_udma = 0xfc410c68
&eth4_ec->tfw_udma[0].spf_cmd = 0xfc410c6c
&eth4_ec->tfw_udma[0].fwd_dec = 0xfc410c70
&eth4_ec->tfw_udma[1].uc_udma = 0xfc410c78
&eth4_ec->tfw_udma[1].mc_udma = 0xfc410c7c
&eth4_ec->tfw_udma[1].bc_udma = 0xfc410c80
&eth4_ec->tfw_udma[1].spf_cmd = 0xfc410c84
&eth4_ec->tfw_udma[1].fwd_dec = 0xfc410c88
&eth4_ec->tfw_udma[2].uc_udma = 0xfc410c90
&eth4_ec->tfw_udma[2].mc_udma = 0xfc410c94
&eth4_ec->tfw_udma[2].bc_udma = 0xfc410c98
&eth4_ec->tfw_udma[2].spf_cmd = 0xfc410c9c
&eth4_ec->tfw_udma[2].fwd_dec = 0xfc410ca0
&eth4_ec->tfw_udma[3].uc_udma = 0xfc410ca8
&eth4_ec->tfw_udma[3].mc_udma = 0xfc410cac
&eth4_ec->tfw_udma[3].bc_udma = 0xfc410cb0
&eth4_ec->tfw_udma[3].spf_cmd = 0xfc410cb4
&eth4_ec->tfw_udma[3].fwd_dec = 0xfc410cb8
&eth4_ec->tmi.tx_cfg = 0xfc410cc0
&eth4_ec->efc.ec_pause = 0xfc410cd0
&eth4_ec->efc.ec_xoff = 0xfc410cd4
&eth4_ec->efc.xon = 0xfc410cd8
&eth4_ec->efc.gpio = 0xfc410cdc
&eth4_ec->efc.rx_fifo_af = 0xfc410ce0
&eth4_ec->efc.rx_fifo_hyst = 0xfc410ce4
&eth4_ec->efc.stat = 0xfc410ce8
&eth4_ec->efc.xoff_timer_1g = 0xfc410cec
&eth4_ec->efc.ec_pfc = 0xfc410cf0
&eth4_ec->fc_udma[0].q_pause_0 = 0xfc410d00
&eth4_ec->fc_udma[0].q_pause_1 = 0xfc410d04
&eth4_ec->fc_udma[0].q_pause_2 = 0xfc410d08
&eth4_ec->fc_udma[0].q_pause_3 = 0xfc410d0c
&eth4_ec->fc_udma[0].q_pause_4 = 0xfc410d10
&eth4_ec->fc_udma[0].q_pause_5 = 0xfc410d14
&eth4_ec->fc_udma[0].q_pause_6 = 0xfc410d18
&eth4_ec->fc_udma[0].q_pause_7 = 0xfc410d1c
&eth4_ec->fc_udma[0].q_gpio_0 = 0xfc410d20
&eth4_ec->fc_udma[0].q_gpio_1 = 0xfc410d24
&eth4_ec->fc_udma[0].q_gpio_2 = 0xfc410d28
&eth4_ec->fc_udma[0].q_gpio_3 = 0xfc410d2c
&eth4_ec->fc_udma[0].q_gpio_4 = 0xfc410d30
&eth4_ec->fc_udma[0].q_gpio_5 = 0xfc410d34
&eth4_ec->fc_udma[0].q_gpio_6 = 0xfc410d38
&eth4_ec->fc_udma[0].q_gpio_7 = 0xfc410d3c
&eth4_ec->fc_udma[0].s_pause = 0xfc410d40
&eth4_ec->fc_udma[0].q_xoff_0 = 0xfc410d44
&eth4_ec->fc_udma[0].q_xoff_1 = 0xfc410d48
&eth4_ec->fc_udma[0].q_xoff_2 = 0xfc410d4c
&eth4_ec->fc_udma[0].q_xoff_3 = 0xfc410d50
&eth4_ec->fc_udma[0].q_xoff_4 = 0xfc410d54
&eth4_ec->fc_udma[0].q_xoff_5 = 0xfc410d58
&eth4_ec->fc_udma[0].q_xoff_6 = 0xfc410d5c
&eth4_ec->fc_udma[0].q_xoff_7 = 0xfc410d60
&eth4_ec->fc_udma[1].q_pause_0 = 0xfc410d80
&eth4_ec->fc_udma[1].q_pause_1 = 0xfc410d84
&eth4_ec->fc_udma[1].q_pause_2 = 0xfc410d88
&eth4_ec->fc_udma[1].q_pause_3 = 0xfc410d8c
&eth4_ec->fc_udma[1].q_pause_4 = 0xfc410d90
&eth4_ec->fc_udma[1].q_pause_5 = 0xfc410d94
&eth4_ec->fc_udma[1].q_pause_6 = 0xfc410d98
&eth4_ec->fc_udma[1].q_pause_7 = 0xfc410d9c
&eth4_ec->fc_udma[1].q_gpio_0 = 0xfc410da0
&eth4_ec->fc_udma[1].q_gpio_1 = 0xfc410da4
&eth4_ec->fc_udma[1].q_gpio_2 = 0xfc410da8
&eth4_ec->fc_udma[1].q_gpio_3 = 0xfc410dac
&eth4_ec->fc_udma[1].q_gpio_4 = 0xfc410db0
&eth4_ec->fc_udma[1].q_gpio_5 = 0xfc410db4
&eth4_ec->fc_udma[1].q_gpio_6 = 0xfc410db8
&eth4_ec->fc_udma[1].q_gpio_7 = 0xfc410dbc
&eth4_ec->fc_udma[1].s_pause = 0xfc410dc0
&eth4_ec->fc_udma[1].q_xoff_0 = 0xfc410dc4
&eth4_ec->fc_udma[1].q_xoff_1 = 0xfc410dc8
&eth4_ec->fc_udma[1].q_xoff_2 = 0xfc410dcc
&eth4_ec->fc_udma[1].q_xoff_3 = 0xfc410dd0
&eth4_ec->fc_udma[1].q_xoff_4 = 0xfc410dd4
&eth4_ec->fc_udma[1].q_xoff_5 = 0xfc410dd8
&eth4_ec->fc_udma[1].q_xoff_6 = 0xfc410ddc
&eth4_ec->fc_udma[1].q_xoff_7 = 0xfc410de0
&eth4_ec->fc_udma[2].q_pause_0 = 0xfc410e00
&eth4_ec->fc_udma[2].q_pause_1 = 0xfc410e04
&eth4_ec->fc_udma[2].q_pause_2 = 0xfc410e08
&eth4_ec->fc_udma[2].q_pause_3 = 0xfc410e0c
&eth4_ec->fc_udma[2].q_pause_4 = 0xfc410e10
&eth4_ec->fc_udma[2].q_pause_5 = 0xfc410e14
&eth4_ec->fc_udma[2].q_pause_6 = 0xfc410e18
&eth4_ec->fc_udma[2].q_pause_7 = 0xfc410e1c
&eth4_ec->fc_udma[2].q_gpio_0 = 0xfc410e20
&eth4_ec->fc_udma[2].q_gpio_1 = 0xfc410e24
&eth4_ec->fc_udma[2].q_gpio_2 = 0xfc410e28
&eth4_ec->fc_udma[2].q_gpio_3 = 0xfc410e2c
&eth4_ec->fc_udma[2].q_gpio_4 = 0xfc410e30
&eth4_ec->fc_udma[2].q_gpio_5 = 0xfc410e34
&eth4_ec->fc_udma[2].q_gpio_6 = 0xfc410e38
&eth4_ec->fc_udma[2].q_gpio_7 = 0xfc410e3c
&eth4_ec->fc_udma[2].s_pause = 0xfc410e40
&eth4_ec->fc_udma[2].q_xoff_0 = 0xfc410e44
&eth4_ec->fc_udma[2].q_xoff_1 = 0xfc410e48
&eth4_ec->fc_udma[2].q_xoff_2 = 0xfc410e4c
&eth4_ec->fc_udma[2].q_xoff_3 = 0xfc410e50
&eth4_ec->fc_udma[2].q_xoff_4 = 0xfc410e54
&eth4_ec->fc_udma[2].q_xoff_5 = 0xfc410e58
&eth4_ec->fc_udma[2].q_xoff_6 = 0xfc410e5c
&eth4_ec->fc_udma[2].q_xoff_7 = 0xfc410e60
&eth4_ec->fc_udma[3].q_pause_0 = 0xfc410e80
&eth4_ec->fc_udma[3].q_pause_1 = 0xfc410e84
&eth4_ec->fc_udma[3].q_pause_2 = 0xfc410e88
&eth4_ec->fc_udma[3].q_pause_3 = 0xfc410e8c
&eth4_ec->fc_udma[3].q_pause_4 = 0xfc410e90
&eth4_ec->fc_udma[3].q_pause_5 = 0xfc410e94
&eth4_ec->fc_udma[3].q_pause_6 = 0xfc410e98
&eth4_ec->fc_udma[3].q_pause_7 = 0xfc410e9c
&eth4_ec->fc_udma[3].q_gpio_0 = 0xfc410ea0
&eth4_ec->fc_udma[3].q_gpio_1 = 0xfc410ea4
&eth4_ec->fc_udma[3].q_gpio_2 = 0xfc410ea8
&eth4_ec->fc_udma[3].q_gpio_3 = 0xfc410eac
&eth4_ec->fc_udma[3].q_gpio_4 = 0xfc410eb0
&eth4_ec->fc_udma[3].q_gpio_5 = 0xfc410eb4
&eth4_ec->fc_udma[3].q_gpio_6 = 0xfc410eb8
&eth4_ec->fc_udma[3].q_gpio_7 = 0xfc410ebc
&eth4_ec->fc_udma[3].s_pause = 0xfc410ec0
&eth4_ec->fc_udma[3].q_xoff_0 = 0xfc410ec4
&eth4_ec->fc_udma[3].q_xoff_1 = 0xfc410ec8
&eth4_ec->fc_udma[3].q_xoff_2 = 0xfc410ecc
&eth4_ec->fc_udma[3].q_xoff_3 = 0xfc410ed0
&eth4_ec->fc_udma[3].q_xoff_4 = 0xfc410ed4
&eth4_ec->fc_udma[3].q_xoff_5 = 0xfc410ed8
&eth4_ec->fc_udma[3].q_xoff_6 = 0xfc410edc
&eth4_ec->fc_udma[3].q_xoff_7 = 0xfc410ee0
&eth4_ec->tpg_rpa_res.not_used = 0xfc410f00
&eth4_ec->eee.cfg_e = 0xfc411000
&eth4_ec->eee.pre_cnt = 0xfc411004
&eth4_ec->eee.post_cnt = 0xfc411008
&eth4_ec->eee.stop_cnt = 0xfc41100c
&eth4_ec->eee.stat_eee = 0xfc411010
&eth4_ec->stat.faf_in_rx_pkt = 0xfc411100
&eth4_ec->stat.faf_in_rx_short = 0xfc411104
&eth4_ec->stat.faf_in_rx_long = 0xfc411108
&eth4_ec->stat.faf_out_rx_pkt = 0xfc41110c
&eth4_ec->stat.faf_out_rx_short = 0xfc411110
&eth4_ec->stat.faf_out_rx_long = 0xfc411114
&eth4_ec->stat.faf_out_drop = 0xfc411118
&eth4_ec->stat.rxf_in_rx_pkt = 0xfc41111c
&eth4_ec->stat.rxf_in_fifo_err = 0xfc411120
&eth4_ec->stat.lbf_in_rx_pkt = 0xfc411124
&eth4_ec->stat.lbf_in_fifo_err = 0xfc411128
&eth4_ec->stat.rxf_out_rx_1_pkt = 0xfc41112c
&eth4_ec->stat.rxf_out_rx_2_pkt = 0xfc411130
&eth4_ec->stat.rxf_out_drop_1_pkt = 0xfc411134
&eth4_ec->stat.rxf_out_drop_2_pkt = 0xfc411138
&eth4_ec->stat.rpe_1_in_rx_pkt = 0xfc41113c
&eth4_ec->stat.rpe_1_out_rx_pkt = 0xfc411140
&eth4_ec->stat.rpe_2_in_rx_pkt = 0xfc411144
&eth4_ec->stat.rpe_2_out_rx_pkt = 0xfc411148
&eth4_ec->stat.rpe_3_in_rx_pkt = 0xfc41114c
&eth4_ec->stat.rpe_3_out_rx_pkt = 0xfc411150
&eth4_ec->stat.tpe_in_tx_pkt = 0xfc411154
&eth4_ec->stat.tpe_out_tx_pkt = 0xfc411158
&eth4_ec->stat.tpm_tx_pkt = 0xfc41115c
&eth4_ec->stat.tfw_in_tx_pkt = 0xfc411160
&eth4_ec->stat.tfw_out_tx_pkt = 0xfc411164
&eth4_ec->stat.rfw_in_rx_pkt = 0xfc411168
&eth4_ec->stat.rfw_in_vlan_drop = 0xfc41116c
&eth4_ec->stat.rfw_in_parse_drop = 0xfc411170
&eth4_ec->stat.rfw_in_mc = 0xfc411174
&eth4_ec->stat.rfw_in_bc = 0xfc411178
&eth4_ec->stat.rfw_in_vlan_exist = 0xfc41117c
&eth4_ec->stat.rfw_in_vlan_nexist = 0xfc411180
&eth4_ec->stat.rfw_in_mac_drop = 0xfc411184
&eth4_ec->stat.rfw_in_mac_ndet_drop = 0xfc411188
&eth4_ec->stat.rfw_in_ctrl_drop = 0xfc41118c
&eth4_ec->stat.rfw_in_prot_i_drop = 0xfc411190
&eth4_ec->stat.eee_in = 0xfc411194
&eth4_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc411300
&eth4_ec->stat_udma[0].rfw_out_drop = 0xfc411304
&eth4_ec->stat_udma[0].msw_in_rx_pkt = 0xfc411308
&eth4_ec->stat_udma[0].msw_drop_q_full = 0xfc41130c
&eth4_ec->stat_udma[0].msw_drop_sop = 0xfc411310
&eth4_ec->stat_udma[0].msw_drop_eop = 0xfc411314
&eth4_ec->stat_udma[0].msw_wr_eop = 0xfc411318
&eth4_ec->stat_udma[0].msw_out_rx_pkt = 0xfc41131c
&eth4_ec->stat_udma[0].tso_no_tso_pkt = 0xfc411320
&eth4_ec->stat_udma[0].tso_tso_pkt = 0xfc411324
&eth4_ec->stat_udma[0].tso_seg_pkt = 0xfc411328
&eth4_ec->stat_udma[0].tso_pad_pkt = 0xfc41132c
&eth4_ec->stat_udma[0].tpm_tx_spoof = 0xfc411330
&eth4_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc411334
&eth4_ec->stat_udma[0].tmi_out_to_mac = 0xfc411338
&eth4_ec->stat_udma[0].tmi_out_to_rx = 0xfc41133c
&eth4_ec->stat_udma[0].tx_q0_bytes = 0xfc411340
&eth4_ec->stat_udma[0].tx_q1_bytes = 0xfc411344
&eth4_ec->stat_udma[0].tx_q2_bytes = 0xfc411348
&eth4_ec->stat_udma[0].tx_q3_bytes = 0xfc41134c
&eth4_ec->stat_udma[0].tx_q0_pkts = 0xfc411350
&eth4_ec->stat_udma[0].tx_q1_pkts = 0xfc411354
&eth4_ec->stat_udma[0].tx_q2_pkts = 0xfc411358
&eth4_ec->stat_udma[0].tx_q3_pkts = 0xfc41135c
&eth4_ec->stat_udma[0].tx_q4_bytes = 0xfc411360
&eth4_ec->stat_udma[0].tx_q5_bytes = 0xfc411364
&eth4_ec->stat_udma[0].tx_q6_bytes = 0xfc411368
&eth4_ec->stat_udma[0].tx_q7_bytes = 0xfc41136c
&eth4_ec->stat_udma[0].tx_q8_bytes = 0xfc411370
&eth4_ec->stat_udma[0].tx_q9_bytes = 0xfc411374
&eth4_ec->stat_udma[0].tx_q10_bytes = 0xfc411378
&eth4_ec->stat_udma[0].tx_q11_bytes = 0xfc41137c
&eth4_ec->stat_udma[0].tx_q12_bytes = 0xfc411380
&eth4_ec->stat_udma[0].tx_q13_bytes = 0xfc411384
&eth4_ec->stat_udma[0].tx_q14_bytes = 0xfc411388
&eth4_ec->stat_udma[0].tx_q15_bytes = 0xfc41138c
&eth4_ec->stat_udma[0].tx_q4_pkts = 0xfc411390
&eth4_ec->stat_udma[0].tx_q5_pkts = 0xfc411394
&eth4_ec->stat_udma[0].tx_q6_pkts = 0xfc411398
&eth4_ec->stat_udma[0].tx_q7_pkts = 0xfc41139c
&eth4_ec->stat_udma[0].tx_q8_pkts = 0xfc4113a0
&eth4_ec->stat_udma[0].tx_q9_pkts = 0xfc4113a4
&eth4_ec->stat_udma[0].tx_q10_pkts = 0xfc4113a8
&eth4_ec->stat_udma[0].tx_q11_pkts = 0xfc4113ac
&eth4_ec->stat_udma[0].tx_q12_pkts = 0xfc4113b0
&eth4_ec->stat_udma[0].tx_q13_pkts = 0xfc4113b4
&eth4_ec->stat_udma[0].tx_q14_pkts = 0xfc4113b8
&eth4_ec->stat_udma[0].tx_q15_pkts = 0xfc4113bc
&eth4_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc411400
&eth4_ec->stat_udma[1].rfw_out_drop = 0xfc411404
&eth4_ec->stat_udma[1].msw_in_rx_pkt = 0xfc411408
&eth4_ec->stat_udma[1].msw_drop_q_full = 0xfc41140c
&eth4_ec->stat_udma[1].msw_drop_sop = 0xfc411410
&eth4_ec->stat_udma[1].msw_drop_eop = 0xfc411414
&eth4_ec->stat_udma[1].msw_wr_eop = 0xfc411418
&eth4_ec->stat_udma[1].msw_out_rx_pkt = 0xfc41141c
&eth4_ec->stat_udma[1].tso_no_tso_pkt = 0xfc411420
&eth4_ec->stat_udma[1].tso_tso_pkt = 0xfc411424
&eth4_ec->stat_udma[1].tso_seg_pkt = 0xfc411428
&eth4_ec->stat_udma[1].tso_pad_pkt = 0xfc41142c
&eth4_ec->stat_udma[1].tpm_tx_spoof = 0xfc411430
&eth4_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc411434
&eth4_ec->stat_udma[1].tmi_out_to_mac = 0xfc411438
&eth4_ec->stat_udma[1].tmi_out_to_rx = 0xfc41143c
&eth4_ec->stat_udma[1].tx_q0_bytes = 0xfc411440
&eth4_ec->stat_udma[1].tx_q1_bytes = 0xfc411444
&eth4_ec->stat_udma[1].tx_q2_bytes = 0xfc411448
&eth4_ec->stat_udma[1].tx_q3_bytes = 0xfc41144c
&eth4_ec->stat_udma[1].tx_q0_pkts = 0xfc411450
&eth4_ec->stat_udma[1].tx_q1_pkts = 0xfc411454
&eth4_ec->stat_udma[1].tx_q2_pkts = 0xfc411458
&eth4_ec->stat_udma[1].tx_q3_pkts = 0xfc41145c
&eth4_ec->stat_udma[1].tx_q4_bytes = 0xfc411460
&eth4_ec->stat_udma[1].tx_q5_bytes = 0xfc411464
&eth4_ec->stat_udma[1].tx_q6_bytes = 0xfc411468
&eth4_ec->stat_udma[1].tx_q7_bytes = 0xfc41146c
&eth4_ec->stat_udma[1].tx_q8_bytes = 0xfc411470
&eth4_ec->stat_udma[1].tx_q9_bytes = 0xfc411474
&eth4_ec->stat_udma[1].tx_q10_bytes = 0xfc411478
&eth4_ec->stat_udma[1].tx_q11_bytes = 0xfc41147c
&eth4_ec->stat_udma[1].tx_q12_bytes = 0xfc411480
&eth4_ec->stat_udma[1].tx_q13_bytes = 0xfc411484
&eth4_ec->stat_udma[1].tx_q14_bytes = 0xfc411488
&eth4_ec->stat_udma[1].tx_q15_bytes = 0xfc41148c
&eth4_ec->stat_udma[1].tx_q4_pkts = 0xfc411490
&eth4_ec->stat_udma[1].tx_q5_pkts = 0xfc411494
&eth4_ec->stat_udma[1].tx_q6_pkts = 0xfc411498
&eth4_ec->stat_udma[1].tx_q7_pkts = 0xfc41149c
&eth4_ec->stat_udma[1].tx_q8_pkts = 0xfc4114a0
&eth4_ec->stat_udma[1].tx_q9_pkts = 0xfc4114a4
&eth4_ec->stat_udma[1].tx_q10_pkts = 0xfc4114a8
&eth4_ec->stat_udma[1].tx_q11_pkts = 0xfc4114ac
&eth4_ec->stat_udma[1].tx_q12_pkts = 0xfc4114b0
&eth4_ec->stat_udma[1].tx_q13_pkts = 0xfc4114b4
&eth4_ec->stat_udma[1].tx_q14_pkts = 0xfc4114b8
&eth4_ec->stat_udma[1].tx_q15_pkts = 0xfc4114bc
&eth4_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc411500
&eth4_ec->stat_udma[2].rfw_out_drop = 0xfc411504
&eth4_ec->stat_udma[2].msw_in_rx_pkt = 0xfc411508
&eth4_ec->stat_udma[2].msw_drop_q_full = 0xfc41150c
&eth4_ec->stat_udma[2].msw_drop_sop = 0xfc411510
&eth4_ec->stat_udma[2].msw_drop_eop = 0xfc411514
&eth4_ec->stat_udma[2].msw_wr_eop = 0xfc411518
&eth4_ec->stat_udma[2].msw_out_rx_pkt = 0xfc41151c
&eth4_ec->stat_udma[2].tso_no_tso_pkt = 0xfc411520
&eth4_ec->stat_udma[2].tso_tso_pkt = 0xfc411524
&eth4_ec->stat_udma[2].tso_seg_pkt = 0xfc411528
&eth4_ec->stat_udma[2].tso_pad_pkt = 0xfc41152c
&eth4_ec->stat_udma[2].tpm_tx_spoof = 0xfc411530
&eth4_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc411534
&eth4_ec->stat_udma[2].tmi_out_to_mac = 0xfc411538
&eth4_ec->stat_udma[2].tmi_out_to_rx = 0xfc41153c
&eth4_ec->stat_udma[2].tx_q0_bytes = 0xfc411540
&eth4_ec->stat_udma[2].tx_q1_bytes = 0xfc411544
&eth4_ec->stat_udma[2].tx_q2_bytes = 0xfc411548
&eth4_ec->stat_udma[2].tx_q3_bytes = 0xfc41154c
&eth4_ec->stat_udma[2].tx_q0_pkts = 0xfc411550
&eth4_ec->stat_udma[2].tx_q1_pkts = 0xfc411554
&eth4_ec->stat_udma[2].tx_q2_pkts = 0xfc411558
&eth4_ec->stat_udma[2].tx_q3_pkts = 0xfc41155c
&eth4_ec->stat_udma[2].tx_q4_bytes = 0xfc411560
&eth4_ec->stat_udma[2].tx_q5_bytes = 0xfc411564
&eth4_ec->stat_udma[2].tx_q6_bytes = 0xfc411568
&eth4_ec->stat_udma[2].tx_q7_bytes = 0xfc41156c
&eth4_ec->stat_udma[2].tx_q8_bytes = 0xfc411570
&eth4_ec->stat_udma[2].tx_q9_bytes = 0xfc411574
&eth4_ec->stat_udma[2].tx_q10_bytes = 0xfc411578
&eth4_ec->stat_udma[2].tx_q11_bytes = 0xfc41157c
&eth4_ec->stat_udma[2].tx_q12_bytes = 0xfc411580
&eth4_ec->stat_udma[2].tx_q13_bytes = 0xfc411584
&eth4_ec->stat_udma[2].tx_q14_bytes = 0xfc411588
&eth4_ec->stat_udma[2].tx_q15_bytes = 0xfc41158c
&eth4_ec->stat_udma[2].tx_q4_pkts = 0xfc411590
&eth4_ec->stat_udma[2].tx_q5_pkts = 0xfc411594
&eth4_ec->stat_udma[2].tx_q6_pkts = 0xfc411598
&eth4_ec->stat_udma[2].tx_q7_pkts = 0xfc41159c
&eth4_ec->stat_udma[2].tx_q8_pkts = 0xfc4115a0
&eth4_ec->stat_udma[2].tx_q9_pkts = 0xfc4115a4
&eth4_ec->stat_udma[2].tx_q10_pkts = 0xfc4115a8
&eth4_ec->stat_udma[2].tx_q11_pkts = 0xfc4115ac
&eth4_ec->stat_udma[2].tx_q12_pkts = 0xfc4115b0
&eth4_ec->stat_udma[2].tx_q13_pkts = 0xfc4115b4
&eth4_ec->stat_udma[2].tx_q14_pkts = 0xfc4115b8
&eth4_ec->stat_udma[2].tx_q15_pkts = 0xfc4115bc
&eth4_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc411600
&eth4_ec->stat_udma[3].rfw_out_drop = 0xfc411604
&eth4_ec->stat_udma[3].msw_in_rx_pkt = 0xfc411608
&eth4_ec->stat_udma[3].msw_drop_q_full = 0xfc41160c
&eth4_ec->stat_udma[3].msw_drop_sop = 0xfc411610
&eth4_ec->stat_udma[3].msw_drop_eop = 0xfc411614
&eth4_ec->stat_udma[3].msw_wr_eop = 0xfc411618
&eth4_ec->stat_udma[3].msw_out_rx_pkt = 0xfc41161c
&eth4_ec->stat_udma[3].tso_no_tso_pkt = 0xfc411620
&eth4_ec->stat_udma[3].tso_tso_pkt = 0xfc411624
&eth4_ec->stat_udma[3].tso_seg_pkt = 0xfc411628
&eth4_ec->stat_udma[3].tso_pad_pkt = 0xfc41162c
&eth4_ec->stat_udma[3].tpm_tx_spoof = 0xfc411630
&eth4_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc411634
&eth4_ec->stat_udma[3].tmi_out_to_mac = 0xfc411638
&eth4_ec->stat_udma[3].tmi_out_to_rx = 0xfc41163c
&eth4_ec->stat_udma[3].tx_q0_bytes = 0xfc411640
&eth4_ec->stat_udma[3].tx_q1_bytes = 0xfc411644
&eth4_ec->stat_udma[3].tx_q2_bytes = 0xfc411648
&eth4_ec->stat_udma[3].tx_q3_bytes = 0xfc41164c
&eth4_ec->stat_udma[3].tx_q0_pkts = 0xfc411650
&eth4_ec->stat_udma[3].tx_q1_pkts = 0xfc411654
&eth4_ec->stat_udma[3].tx_q2_pkts = 0xfc411658
&eth4_ec->stat_udma[3].tx_q3_pkts = 0xfc41165c
&eth4_ec->stat_udma[3].tx_q4_bytes = 0xfc411660
&eth4_ec->stat_udma[3].tx_q5_bytes = 0xfc411664
&eth4_ec->stat_udma[3].tx_q6_bytes = 0xfc411668
&eth4_ec->stat_udma[3].tx_q7_bytes = 0xfc41166c
&eth4_ec->stat_udma[3].tx_q8_bytes = 0xfc411670
&eth4_ec->stat_udma[3].tx_q9_bytes = 0xfc411674
&eth4_ec->stat_udma[3].tx_q10_bytes = 0xfc411678
&eth4_ec->stat_udma[3].tx_q11_bytes = 0xfc41167c
&eth4_ec->stat_udma[3].tx_q12_bytes = 0xfc411680
&eth4_ec->stat_udma[3].tx_q13_bytes = 0xfc411684
&eth4_ec->stat_udma[3].tx_q14_bytes = 0xfc411688
&eth4_ec->stat_udma[3].tx_q15_bytes = 0xfc41168c
&eth4_ec->stat_udma[3].tx_q4_pkts = 0xfc411690
&eth4_ec->stat_udma[3].tx_q5_pkts = 0xfc411694
&eth4_ec->stat_udma[3].tx_q6_pkts = 0xfc411698
&eth4_ec->stat_udma[3].tx_q7_pkts = 0xfc41169c
&eth4_ec->stat_udma[3].tx_q8_pkts = 0xfc4116a0
&eth4_ec->stat_udma[3].tx_q9_pkts = 0xfc4116a4
&eth4_ec->stat_udma[3].tx_q10_pkts = 0xfc4116a8
&eth4_ec->stat_udma[3].tx_q11_pkts = 0xfc4116ac
&eth4_ec->stat_udma[3].tx_q12_pkts = 0xfc4116b0
&eth4_ec->stat_udma[3].tx_q13_pkts = 0xfc4116b4
&eth4_ec->stat_udma[3].tx_q14_pkts = 0xfc4116b8
&eth4_ec->stat_udma[3].tx_q15_pkts = 0xfc4116bc
&eth4_ec->msp.p_parse_cfg = 0xfc411700
&eth4_ec->msp.p_act_table_addr = 0xfc411704
&eth4_ec->msp.p_act_table_data_1 = 0xfc411708
&eth4_ec->msp.p_act_table_data_2 = 0xfc41170c
&eth4_ec->msp.p_act_table_data_3 = 0xfc411710
&eth4_ec->msp.p_act_table_data_4 = 0xfc411714
&eth4_ec->msp.p_act_table_data_5 = 0xfc411718
&eth4_ec->msp.p_act_table_data_6 = 0xfc41171c
&eth4_ec->msp.p_res_def = 0xfc411720
&eth4_ec->msp.p_res_in = 0xfc411724
&eth4_ec->msp_p[0].h_hdr_len = 0xfc411740
&eth4_ec->msp_p[1].h_hdr_len = 0xfc411744
&eth4_ec->msp_p[2].h_hdr_len = 0xfc411748
&eth4_ec->msp_p[3].h_hdr_len = 0xfc41174c
&eth4_ec->msp_p[4].h_hdr_len = 0xfc411750
&eth4_ec->msp_p[5].h_hdr_len = 0xfc411754
&eth4_ec->msp_p[6].h_hdr_len = 0xfc411758
&eth4_ec->msp_p[7].h_hdr_len = 0xfc41175c
&eth4_ec->msp_p[8].h_hdr_len = 0xfc411760
&eth4_ec->msp_p[9].h_hdr_len = 0xfc411764
&eth4_ec->msp_p[10].h_hdr_len = 0xfc411768
&eth4_ec->msp_p[11].h_hdr_len = 0xfc41176c
&eth4_ec->msp_p[12].h_hdr_len = 0xfc411770
&eth4_ec->msp_p[13].h_hdr_len = 0xfc411774
&eth4_ec->msp_p[14].h_hdr_len = 0xfc411778
&eth4_ec->msp_p[15].h_hdr_len = 0xfc41177c
&eth4_ec->msp_p[16].h_hdr_len = 0xfc411780
&eth4_ec->msp_p[17].h_hdr_len = 0xfc411784
&eth4_ec->msp_p[18].h_hdr_len = 0xfc411788
&eth4_ec->msp_p[19].h_hdr_len = 0xfc41178c
&eth4_ec->msp_p[20].h_hdr_len = 0xfc411790
&eth4_ec->msp_p[21].h_hdr_len = 0xfc411794
&eth4_ec->msp_p[22].h_hdr_len = 0xfc411798
&eth4_ec->msp_p[23].h_hdr_len = 0xfc41179c
&eth4_ec->msp_p[24].h_hdr_len = 0xfc4117a0
&eth4_ec->msp_p[25].h_hdr_len = 0xfc4117a4
&eth4_ec->msp_p[26].h_hdr_len = 0xfc4117a8
&eth4_ec->msp_p[27].h_hdr_len = 0xfc4117ac
&eth4_ec->msp_p[28].h_hdr_len = 0xfc4117b0
&eth4_ec->msp_p[29].h_hdr_len = 0xfc4117b4
&eth4_ec->msp_p[30].h_hdr_len = 0xfc4117b8
&eth4_ec->msp_p[31].h_hdr_len = 0xfc4117bc
&eth4_ec->msp_c[0].p_comp_data = 0xfc4117c0
&eth4_ec->msp_c[0].p_comp_mask = 0xfc4117c4
&eth4_ec->msp_c[0].p_comp_ctrl = 0xfc4117c8
&eth4_ec->msp_c[1].p_comp_data = 0xfc4117dc
&eth4_ec->msp_c[1].p_comp_mask = 0xfc4117e0
&eth4_ec->msp_c[1].p_comp_ctrl = 0xfc4117e4
&eth4_ec->msp_c[2].p_comp_data = 0xfc4117f8
&eth4_ec->msp_c[2].p_comp_mask = 0xfc4117fc
&eth4_ec->msp_c[2].p_comp_ctrl = 0xfc411800
&eth4_ec->msp_c[3].p_comp_data = 0xfc411814
&eth4_ec->msp_c[3].p_comp_mask = 0xfc411818
&eth4_ec->msp_c[3].p_comp_ctrl = 0xfc41181c
&eth4_ec->msp_c[4].p_comp_data = 0xfc411830
&eth4_ec->msp_c[4].p_comp_mask = 0xfc411834
&eth4_ec->msp_c[4].p_comp_ctrl = 0xfc411838
&eth4_ec->msp_c[5].p_comp_data = 0xfc41184c
&eth4_ec->msp_c[5].p_comp_mask = 0xfc411850
&eth4_ec->msp_c[5].p_comp_ctrl = 0xfc411854
&eth4_ec->msp_c[6].p_comp_data = 0xfc411868
&eth4_ec->msp_c[6].p_comp_mask = 0xfc41186c
&eth4_ec->msp_c[6].p_comp_ctrl = 0xfc411870
&eth4_ec->msp_c[7].p_comp_data = 0xfc411884
&eth4_ec->msp_c[7].p_comp_mask = 0xfc411888
&eth4_ec->msp_c[7].p_comp_ctrl = 0xfc41188c
&eth4_ec->msp_c[8].p_comp_data = 0xfc4118a0
&eth4_ec->msp_c[8].p_comp_mask = 0xfc4118a4
&eth4_ec->msp_c[8].p_comp_ctrl = 0xfc4118a8
&eth4_ec->msp_c[9].p_comp_data = 0xfc4118bc
&eth4_ec->msp_c[9].p_comp_mask = 0xfc4118c0
&eth4_ec->msp_c[9].p_comp_ctrl = 0xfc4118c4
&eth4_ec->msp_c[10].p_comp_data = 0xfc4118d8
&eth4_ec->msp_c[10].p_comp_mask = 0xfc4118dc
&eth4_ec->msp_c[10].p_comp_ctrl = 0xfc4118e0
&eth4_ec->msp_c[11].p_comp_data = 0xfc4118f4
&eth4_ec->msp_c[11].p_comp_mask = 0xfc4118f8
&eth4_ec->msp_c[11].p_comp_ctrl = 0xfc4118fc
&eth4_ec->msp_c[12].p_comp_data = 0xfc411910
&eth4_ec->msp_c[12].p_comp_mask = 0xfc411914
&eth4_ec->msp_c[12].p_comp_ctrl = 0xfc411918
&eth4_ec->msp_c[13].p_comp_data = 0xfc41192c
&eth4_ec->msp_c[13].p_comp_mask = 0xfc411930
&eth4_ec->msp_c[13].p_comp_ctrl = 0xfc411934
&eth4_ec->msp_c[14].p_comp_data = 0xfc411948
&eth4_ec->msp_c[14].p_comp_mask = 0xfc41194c
&eth4_ec->msp_c[14].p_comp_ctrl = 0xfc411950
&eth4_ec->msp_c[15].p_comp_data = 0xfc411964
&eth4_ec->msp_c[15].p_comp_mask = 0xfc411968
&eth4_ec->msp_c[15].p_comp_ctrl = 0xfc41196c
&eth4_ec->msp_c[16].p_comp_data = 0xfc411980
&eth4_ec->msp_c[16].p_comp_mask = 0xfc411984
&eth4_ec->msp_c[16].p_comp_ctrl = 0xfc411988
&eth4_ec->msp_c[17].p_comp_data = 0xfc41199c
&eth4_ec->msp_c[17].p_comp_mask = 0xfc4119a0
&eth4_ec->msp_c[17].p_comp_ctrl = 0xfc4119a4
&eth4_ec->msp_c[18].p_comp_data = 0xfc4119b8
&eth4_ec->msp_c[18].p_comp_mask = 0xfc4119bc
&eth4_ec->msp_c[18].p_comp_ctrl = 0xfc4119c0
&eth4_ec->msp_c[19].p_comp_data = 0xfc4119d4
&eth4_ec->msp_c[19].p_comp_mask = 0xfc4119d8
&eth4_ec->msp_c[19].p_comp_ctrl = 0xfc4119dc
&eth4_ec->msp_c[20].p_comp_data = 0xfc4119f0
&eth4_ec->msp_c[20].p_comp_mask = 0xfc4119f4
&eth4_ec->msp_c[20].p_comp_ctrl = 0xfc4119f8
&eth4_ec->msp_c[21].p_comp_data = 0xfc411a0c
&eth4_ec->msp_c[21].p_comp_mask = 0xfc411a10
&eth4_ec->msp_c[21].p_comp_ctrl = 0xfc411a14
&eth4_ec->msp_c[22].p_comp_data = 0xfc411a28
&eth4_ec->msp_c[22].p_comp_mask = 0xfc411a2c
&eth4_ec->msp_c[22].p_comp_ctrl = 0xfc411a30
&eth4_ec->msp_c[23].p_comp_data = 0xfc411a44
&eth4_ec->msp_c[23].p_comp_mask = 0xfc411a48
&eth4_ec->msp_c[23].p_comp_ctrl = 0xfc411a4c
&eth4_ec->msp_c[24].p_comp_data = 0xfc411a60
&eth4_ec->msp_c[24].p_comp_mask = 0xfc411a64
&eth4_ec->msp_c[24].p_comp_ctrl = 0xfc411a68
&eth4_ec->msp_c[25].p_comp_data = 0xfc411a7c
&eth4_ec->msp_c[25].p_comp_mask = 0xfc411a80
&eth4_ec->msp_c[25].p_comp_ctrl = 0xfc411a84
&eth4_ec->msp_c[26].p_comp_data = 0xfc411a98
&eth4_ec->msp_c[26].p_comp_mask = 0xfc411a9c
&eth4_ec->msp_c[26].p_comp_ctrl = 0xfc411aa0
&eth4_ec->msp_c[27].p_comp_data = 0xfc411ab4
&eth4_ec->msp_c[27].p_comp_mask = 0xfc411ab8
&eth4_ec->msp_c[27].p_comp_ctrl = 0xfc411abc
&eth4_ec->msp_c[28].p_comp_data = 0xfc411ad0
&eth4_ec->msp_c[28].p_comp_mask = 0xfc411ad4
&eth4_ec->msp_c[28].p_comp_ctrl = 0xfc411ad8
&eth4_ec->msp_c[29].p_comp_data = 0xfc411aec
&eth4_ec->msp_c[29].p_comp_mask = 0xfc411af0
&eth4_ec->msp_c[29].p_comp_ctrl = 0xfc411af4
&eth4_ec->msp_c[30].p_comp_data = 0xfc411b08
&eth4_ec->msp_c[30].p_comp_mask = 0xfc411b0c
&eth4_ec->msp_c[30].p_comp_ctrl = 0xfc411b10
&eth4_ec->msp_c[31].p_comp_data = 0xfc411b24
&eth4_ec->msp_c[31].p_comp_mask = 0xfc411b28
&eth4_ec->msp_c[31].p_comp_ctrl = 0xfc411b2c
&eth4_ec->crce.gen_cfg = 0xfc411b60
&eth4_ec->wol.wol_en = 0xfc411b80
&eth4_ec->wol.magic_pswd_l = 0xfc411b84
&eth4_ec->wol.magic_pswd_h = 0xfc411b88
&eth4_ec->wol.ipv6_dip_word0 = 0xfc411b8c
&eth4_ec->wol.ipv6_dip_word1 = 0xfc411b90
&eth4_ec->wol.ipv6_dip_word2 = 0xfc411b94
&eth4_ec->wol.ipv6_dip_word3 = 0xfc411b98
&eth4_ec->wol.ipv4_dip = 0xfc411b9c
&eth4_ec->wol.ethertype = 0xfc411ba0
&eth4_ec->int_ctrl_mem[0] = 0xfc411c00
&eth4_ec->int_ctrl_mem[1] = 0xfc411c04
&eth4_ec->int_ctrl_mem[2] = 0xfc411c08
&eth4_ec->int_ctrl_mem[3] = 0xfc411c0c
&eth4_ec->int_ctrl_mem[4] = 0xfc411c10
&eth4_ec->int_ctrl_mem[5] = 0xfc411c14
&eth4_ec->int_ctrl_mem[6] = 0xfc411c18
&eth4_ec->int_ctrl_mem[7] = 0xfc411c1c
&eth4_ec->int_ctrl_mem[8] = 0xfc411c20
&eth4_ec->int_ctrl_mem[9] = 0xfc411c24
&eth4_ec->int_ctrl_mem[10] = 0xfc411c28
&eth4_ec->int_ctrl_mem[11] = 0xfc411c2c
&eth4_ec->int_ctrl_mem[12] = 0xfc411c30
&eth4_ec->int_ctrl_mem[13] = 0xfc411c34
&eth4_ec->int_ctrl_mem[14] = 0xfc411c38
&eth4_ec->int_ctrl_mem[15] = 0xfc411c3c
&eth4_ec->int_ctrl_mem[16] = 0xfc411c40
&eth4_ec->int_ctrl_mem[17] = 0xfc411c44
&eth4_ec->int_ctrl_mem[18] = 0xfc411c48
&eth4_ec->int_ctrl_mem[19] = 0xfc411c4c
&eth4_ec->int_ctrl_mem[20] = 0xfc411c50
&eth4_ec->int_ctrl_mem[21] = 0xfc411c54
&eth4_ec->int_ctrl_mem[22] = 0xfc411c58
&eth4_ec->int_ctrl_mem[23] = 0xfc411c5c
&eth4_ec->int_ctrl_mem[24] = 0xfc411c60
&eth4_ec->int_ctrl_mem[25] = 0xfc411c64
&eth4_ec->int_ctrl_mem[26] = 0xfc411c68
&eth4_ec->int_ctrl_mem[27] = 0xfc411c6c
&eth4_ec->int_ctrl_mem[28] = 0xfc411c70
&eth4_ec->int_ctrl_mem[29] = 0xfc411c74
&eth4_ec->int_ctrl_mem[30] = 0xfc411c78
&eth4_ec->int_ctrl_mem[31] = 0xfc411c7c
&eth4_ec->int_ctrl_mem[32] = 0xfc411c80
&eth4_ec->int_ctrl_mem[33] = 0xfc411c84
&eth4_ec->int_ctrl_mem[34] = 0xfc411c88
&eth4_ec->int_ctrl_mem[35] = 0xfc411c8c
&eth4_ec->int_ctrl_mem[36] = 0xfc411c90
&eth4_ec->int_ctrl_mem[37] = 0xfc411c94
&eth4_ec->int_ctrl_mem[38] = 0xfc411c98
&eth4_ec->int_ctrl_mem[39] = 0xfc411c9c
&eth4_ec->int_ctrl_mem[40] = 0xfc411ca0
&eth4_ec->int_ctrl_mem[41] = 0xfc411ca4
&eth4_ec->int_ctrl_mem[42] = 0xfc411ca8
&eth4_ec->int_ctrl_mem[43] = 0xfc411cac
&eth4_ec->int_ctrl_mem[44] = 0xfc411cb0
&eth4_ec->int_ctrl_mem[45] = 0xfc411cb4
&eth4_ec->int_ctrl_mem[46] = 0xfc411cb8
&eth4_ec->int_ctrl_mem[47] = 0xfc411cbc
&eth4_ec->int_ctrl_mem[48] = 0xfc411cc0
&eth4_ec->int_ctrl_mem[49] = 0xfc411cc4
&eth4_ec->int_ctrl_mem[50] = 0xfc411cc8
&eth4_ec->int_ctrl_mem[51] = 0xfc411ccc
&eth4_ec->int_ctrl_mem[52] = 0xfc411cd0
&eth4_ec->int_ctrl_mem[53] = 0xfc411cd4
&eth4_ec->int_ctrl_mem[54] = 0xfc411cd8
&eth4_ec->int_ctrl_mem[55] = 0xfc411cdc
&eth4_ec->int_ctrl_mem[56] = 0xfc411ce0
&eth4_ec->int_ctrl_mem[57] = 0xfc411ce4
&eth4_ec->int_ctrl_mem[58] = 0xfc411ce8
&eth4_ec->int_ctrl_mem[59] = 0xfc411cec
&eth4_ec->int_ctrl_mem[60] = 0xfc411cf0
&eth4_ec->int_ctrl_mem[61] = 0xfc411cf4
&eth4_ec->int_ctrl_mem[62] = 0xfc411cf8
&eth4_ec->int_ctrl_mem[63] = 0xfc411cfc
&eth4_ec->pth.system_time_seconds = 0xfc411d00
&eth4_ec->pth.system_time_subseconds_msb = 0xfc411d04
&eth4_ec->pth.system_time_subseconds_lsb = 0xfc411d08
&eth4_ec->pth.clock_period_msb = 0xfc411d0c
&eth4_ec->pth.clock_period_lsb = 0xfc411d10
&eth4_ec->pth.int_update_ctrl = 0xfc411d14
&eth4_ec->pth.int_update_seconds = 0xfc411d18
&eth4_ec->pth.int_update_subseconds_msb = 0xfc411d1c
&eth4_ec->pth.int_update_subseconds_lsb = 0xfc411d20
&eth4_ec->pth.ext_update_ctrl = 0xfc411d24
&eth4_ec->pth.ext_update_seconds = 0xfc411d28
&eth4_ec->pth.ext_update_subseconds_msb = 0xfc411d2c
&eth4_ec->pth.ext_update_subseconds_lsb = 0xfc411d30
&eth4_ec->pth.read_compensation_subseconds_msb = 0xfc411d34
&eth4_ec->pth.read_compensation_subseconds_lsb = 0xfc411d38
&eth4_ec->pth.int_write_compensation_subseconds_msb = 0xfc411d3c
&eth4_ec->pth.int_write_compensation_subseconds_lsb = 0xfc411d40
&eth4_ec->pth.ext_write_compensation_subseconds_msb = 0xfc411d44
&eth4_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc411d48
&eth4_ec->pth.sync_compensation_subseconds_msb = 0xfc411d4c
&eth4_ec->pth.sync_compensation_subseconds_lsb = 0xfc411d50
&eth4_ec->pth.nanosec_align = 0xfc411d54
&eth4_ec->pth_egress[0].trigger_ctrl = 0xfc411d80
&eth4_ec->pth_egress[0].trigger_seconds = 0xfc411d84
&eth4_ec->pth_egress[0].trigger_subseconds_msb = 0xfc411d88
&eth4_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc411d8c
&eth4_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc411d90
&eth4_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc411d94
&eth4_ec->pth_egress[1].trigger_ctrl = 0xfc411da0
&eth4_ec->pth_egress[1].trigger_seconds = 0xfc411da4
&eth4_ec->pth_egress[1].trigger_subseconds_msb = 0xfc411da8
&eth4_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc411dac
&eth4_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc411db0
&eth4_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc411db4
&eth4_ec->pth_egress[2].trigger_ctrl = 0xfc411dc0
&eth4_ec->pth_egress[2].trigger_seconds = 0xfc411dc4
&eth4_ec->pth_egress[2].trigger_subseconds_msb = 0xfc411dc8
&eth4_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc411dcc
&eth4_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc411dd0
&eth4_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc411dd4
&eth4_ec->pth_egress[3].trigger_ctrl = 0xfc411de0
&eth4_ec->pth_egress[3].trigger_seconds = 0xfc411de4
&eth4_ec->pth_egress[3].trigger_subseconds_msb = 0xfc411de8
&eth4_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc411dec
&eth4_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc411df0
&eth4_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc411df4
&eth4_ec->pth_egress[4].trigger_ctrl = 0xfc411e00
&eth4_ec->pth_egress[4].trigger_seconds = 0xfc411e04
&eth4_ec->pth_egress[4].trigger_subseconds_msb = 0xfc411e08
&eth4_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc411e0c
&eth4_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc411e10
&eth4_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc411e14
&eth4_ec->pth_egress[5].trigger_ctrl = 0xfc411e20
&eth4_ec->pth_egress[5].trigger_seconds = 0xfc411e24
&eth4_ec->pth_egress[5].trigger_subseconds_msb = 0xfc411e28
&eth4_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc411e2c
&eth4_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc411e30
&eth4_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc411e34
&eth4_ec->pth_egress[6].trigger_ctrl = 0xfc411e40
&eth4_ec->pth_egress[6].trigger_seconds = 0xfc411e44
&eth4_ec->pth_egress[6].trigger_subseconds_msb = 0xfc411e48
&eth4_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc411e4c
&eth4_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc411e50
&eth4_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc411e54
&eth4_ec->pth_egress[7].trigger_ctrl = 0xfc411e60
&eth4_ec->pth_egress[7].trigger_seconds = 0xfc411e64
&eth4_ec->pth_egress[7].trigger_subseconds_msb = 0xfc411e68
&eth4_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc411e6c
&eth4_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc411e70
&eth4_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc411e74
&eth4_ec->pth_db[0].ts = 0xfc411e80
&eth4_ec->pth_db[0].qual = 0xfc411e84
&eth4_ec->pth_db[1].ts = 0xfc411e98
&eth4_ec->pth_db[1].qual = 0xfc411e9c
&eth4_ec->pth_db[2].ts = 0xfc411eb0
&eth4_ec->pth_db[2].qual = 0xfc411eb4
&eth4_ec->pth_db[3].ts = 0xfc411ec8
&eth4_ec->pth_db[3].qual = 0xfc411ecc
&eth4_ec->pth_db[4].ts = 0xfc411ee0
&eth4_ec->pth_db[4].qual = 0xfc411ee4
&eth4_ec->pth_db[5].ts = 0xfc411ef8
&eth4_ec->pth_db[5].qual = 0xfc411efc
&eth4_ec->pth_db[6].ts = 0xfc411f10
&eth4_ec->pth_db[6].qual = 0xfc411f14
&eth4_ec->pth_db[7].ts = 0xfc411f28
&eth4_ec->pth_db[7].qual = 0xfc411f2c
&eth4_ec->pth_db[8].ts = 0xfc411f40
&eth4_ec->pth_db[8].qual = 0xfc411f44
&eth4_ec->pth_db[9].ts = 0xfc411f58
&eth4_ec->pth_db[9].qual = 0xfc411f5c
&eth4_ec->pth_db[10].ts = 0xfc411f70
&eth4_ec->pth_db[10].qual = 0xfc411f74
&eth4_ec->pth_db[11].ts = 0xfc411f88
&eth4_ec->pth_db[11].qual = 0xfc411f8c
&eth4_ec->pth_db[12].ts = 0xfc411fa0
&eth4_ec->pth_db[12].qual = 0xfc411fa4
&eth4_ec->pth_db[13].ts = 0xfc411fb8
&eth4_ec->pth_db[13].qual = 0xfc411fbc
&eth4_ec->pth_db[14].ts = 0xfc411fd0
&eth4_ec->pth_db[14].qual = 0xfc411fd4
&eth4_ec->pth_db[15].ts = 0xfc411fe8
&eth4_ec->pth_db[15].qual = 0xfc411fec
&eth4_ec->gen_v3.bypass = 0xfc412680
&eth4_ec->gen_v3.rx_comp_desc = 0xfc412684
&eth4_ec->gen_v3.conf = 0xfc412688
&eth4_ec->gen_v3.tpm = 0xfc41268c
&eth4_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc412690
&eth4_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc412694
&eth4_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc412698
&eth4_ec->tfw_v3.tx_gpd_cam_addr = 0xfc4126c0
&eth4_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc4126c4
&eth4_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc4126c8
&eth4_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc4126cc
&eth4_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc4126d0
&eth4_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc4126d4
&eth4_ec->tfw_v3.tx_gcp_legacy = 0xfc4126d8
&eth4_ec->tfw_v3.tx_gcp_table_addr = 0xfc4126dc
&eth4_ec->tfw_v3.tx_gcp_table_gen = 0xfc4126e0
&eth4_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc4126e4
&eth4_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc4126e8
&eth4_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc4126ec
&eth4_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc4126f0
&eth4_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc4126f4
&eth4_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc4126f8
&eth4_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc4126fc
&eth4_ec->tfw_v3.tx_gcp_table_res = 0xfc412700
&eth4_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc412704
&eth4_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc412708
&eth4_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc41270c
&eth4_ec->tfw_v3.crc_csum_replace = 0xfc412710
&eth4_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc412714
&eth4_ec->tfw_v3.crc_csum_replace_table = 0xfc412718
&eth4_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc41271c
&eth4_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc412720
&eth4_ec->rfw_v3.rx_gpd_cam_addr = 0xfc412740
&eth4_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc412744
&eth4_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc412748
&eth4_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc41274c
&eth4_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc412750
&eth4_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc412754
&eth4_ec->rfw_v3.gpd_p1 = 0xfc412758
&eth4_ec->rfw_v3.gpd_p2 = 0xfc41275c
&eth4_ec->rfw_v3.gpd_p3 = 0xfc412760
&eth4_ec->rfw_v3.gpd_p4 = 0xfc412764
&eth4_ec->rfw_v3.gpd_p5 = 0xfc412768
&eth4_ec->rfw_v3.gpd_p6 = 0xfc41276c
&eth4_ec->rfw_v3.gpd_p7 = 0xfc412770
&eth4_ec->rfw_v3.gpd_p8 = 0xfc412774
&eth4_ec->rfw_v3.rx_gcp_legacy = 0xfc412778
&eth4_ec->rfw_v3.rx_gcp_table_addr = 0xfc41277c
&eth4_ec->rfw_v3.rx_gcp_table_gen = 0xfc412780
&eth4_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc412784
&eth4_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc412788
&eth4_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc41278c
&eth4_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc412790
&eth4_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc412794
&eth4_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc412798
&eth4_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc41279c
&eth4_ec->rfw_v3.rx_gcp_table_res = 0xfc4127a0
&eth4_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc4127a4
&eth4_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc4127a8
&eth4_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc4127ac
&eth4_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc4127b0
&eth4_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc4127b4
&eth4_ec->rfw_v3.hs_ctrl_table_addr = 0xfc4127b8
&eth4_ec->rfw_v3.hs_ctrl_table = 0xfc4127bc
&eth4_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc4127c0
&eth4_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc4127c4
&eth4_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc4127c8
&eth4_ec->rfw_v3.hs_ctrl_cfg = 0xfc4127cc
&eth4_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc4127d0
&eth4_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc4127d4
&eth4_ec->rfw_v3.rfw_gen_cfg = 0xfc4127d8
&eth4_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc4127dc
&eth4_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc4127e0
&eth4_ec->crypto.tx_config = 0xfc412840
&eth4_ec->crypto.rx_config = 0xfc412844
&eth4_ec->crypto.tx_override = 0xfc412848
&eth4_ec->crypto.rx_override = 0xfc41284c
&eth4_ec->crypto.xts_alpha_1 = 0xfc412850
&eth4_ec->crypto.xts_alpha_2 = 0xfc412854
&eth4_ec->crypto.xts_alpha_3 = 0xfc412858
&eth4_ec->crypto.xts_alpha_4 = 0xfc41285c
&eth4_ec->crypto.xts_sector_id_1 = 0xfc412860
&eth4_ec->crypto.xts_sector_id_2 = 0xfc412864
&eth4_ec->crypto.xts_sector_id_3 = 0xfc412868
&eth4_ec->crypto.xts_sector_id_4 = 0xfc41286c
&eth4_ec->crypto.tx_enc_iv_construction = 0xfc412870
&eth4_ec->crypto.rx_enc_iv_construction = 0xfc412874
&eth4_ec->crypto.rx_enc_iv_map = 0xfc412878
&eth4_ec->crypto.tx_pkt_trim_len = 0xfc41287c
&eth4_ec->crypto.rx_pkt_trim_len = 0xfc412880
&eth4_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc4128c0
&eth4_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc4128c4
&eth4_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc4128c8
&eth4_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc4128cc
&eth4_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc4128d0
&eth4_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc4128d4
&eth4_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc4128d8
&eth4_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc4128dc
&eth4_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc4128e0
&eth4_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc4128e4
&eth4_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc4128e8
&eth4_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc4128ec
&eth4_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc4128f0
&eth4_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc4128f4
&eth4_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc4128f8
&eth4_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc4128fc
&eth4_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc412900
&eth4_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc412904
&eth4_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc412908
&eth4_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc41290c
&eth4_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc412910
&eth4_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc412914
&eth4_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc412918
&eth4_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc41291c
&eth4_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc412920
&eth4_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc412924
&eth4_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc412928
&eth4_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc41292c
&eth4_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc412930
&eth4_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc412934
&eth4_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc412938
&eth4_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc41293c
&eth4_ec->crypto_tx_tid[0].def_val = 0xfc412a00
&eth4_ec->crypto_tx_tid[1].def_val = 0xfc412a04
&eth4_ec->crypto_tx_tid[2].def_val = 0xfc412a08
&eth4_ec->crypto_tx_tid[3].def_val = 0xfc412a0c
&eth4_ec->crypto_tx_tid[4].def_val = 0xfc412a10
&eth4_ec->crypto_tx_tid[5].def_val = 0xfc412a14
&eth4_ec->crypto_tx_tid[6].def_val = 0xfc412a18
&eth4_ec->crypto_tx_tid[7].def_val = 0xfc412a1c
&eth4_ec->pn_remap.table_addr = 0xfc412a60
&eth4_ec->pn_remap.table_data = 0xfc412a64
&eth4_ec->tmi_fwd_table.addr = 0xfc412a80
&eth4_ec->tmi_fwd_table.fields = 0xfc412a84
&eth4_ec->tmi_fwd_table.fields_ignore = 0xfc412a90
&eth4_ec->tmi_fwd_table.stream_info_fields = 0xfc412ac0
&eth4_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc412ac4
&eth4_ec->tmi_fwd_table.cfg = 0xfc412ac8
&eth4_ec->rfw_v4_udma_select[0].port_map = 0xfc412b00
&eth4_ec->rfw_v4_udma_select[1].port_map = 0xfc412b04
&eth4_ec->rfw_v4_udma_select[2].port_map = 0xfc412b08
&eth4_ec->rfw_v4_udma_select[3].port_map = 0xfc412b0c
&eth4_ec->rfw_v4_udma_select[4].port_map = 0xfc412b10
&eth4_ec->rfw_v4_udma_select[5].port_map = 0xfc412b14
&eth4_ec->rfw_v4_udma_select[6].port_map = 0xfc412b18
&eth4_ec->rfw_v4_udma_select[7].port_map = 0xfc412b1c
&eth4_ec->rfw_v4_udma_select[8].port_map = 0xfc412b20
&eth4_ec->rfw_v4_udma_select[9].port_map = 0xfc412b24
&eth4_ec->rfw_v4_udma_select[10].port_map = 0xfc412b28
&eth4_ec->rfw_v4_udma_select[11].port_map = 0xfc412b2c
&eth4_ec->rfw_v4_udma_select[12].port_map = 0xfc412b30
&eth4_ec->rfw_v4_udma_select[13].port_map = 0xfc412b34
&eth4_ec->rfw_v4_udma_select[14].port_map = 0xfc412b38
&eth4_ec->rfw_v4_udma_select[15].port_map = 0xfc412b3c
&eth4_ec->rfw_v4_udma_select[16].port_map = 0xfc412b40
&eth4_ec->rfw_v4_udma_select[17].port_map = 0xfc412b44
&eth4_ec->rfw_v4_udma_select[18].port_map = 0xfc412b48
&eth4_ec->rfw_v4_udma_select[19].port_map = 0xfc412b4c
&eth4_ec->rfw_v4_udma_select[20].port_map = 0xfc412b50
&eth4_ec->rfw_v4_udma_select[21].port_map = 0xfc412b54
&eth4_ec->rfw_v4_udma_select[22].port_map = 0xfc412b58
&eth4_ec->rfw_v4_udma_select[23].port_map = 0xfc412b5c
&eth4_ec->rfw_v4_udma_select[24].port_map = 0xfc412b60
&eth4_ec->rfw_v4_udma_select[25].port_map = 0xfc412b64
&eth4_ec->rfw_v4_udma_select[26].port_map = 0xfc412b68
&eth4_ec->rfw_v4_udma_select[27].port_map = 0xfc412b6c
&eth4_ec->rfw_v4_udma_select[28].port_map = 0xfc412b70
&eth4_ec->rfw_v4_udma_select[29].port_map = 0xfc412b74
&eth4_ec->rfw_v4_udma_select[30].port_map = 0xfc412b78
&eth4_ec->rfw_v4_udma_select[31].port_map = 0xfc412b7c
&eth4_ec->rfw_v4_udma_select[32].port_map = 0xfc412b80
&eth4_ec->rfw_v4_udma_select[33].port_map = 0xfc412b84
&eth4_ec->rfw_v4_udma_select[34].port_map = 0xfc412b88
&eth4_ec->rfw_v4_udma_select[35].port_map = 0xfc412b8c
&eth4_ec->rfw_v4_udma_select[36].port_map = 0xfc412b90
&eth4_ec->rfw_v4_udma_select[37].port_map = 0xfc412b94
&eth4_ec->rfw_v4_udma_select[38].port_map = 0xfc412b98
&eth4_ec->rfw_v4_udma_select[39].port_map = 0xfc412b9c
&eth4_ec->rfw_v4_udma_select[40].port_map = 0xfc412ba0
&eth4_ec->rfw_v4_udma_select[41].port_map = 0xfc412ba4
&eth4_ec->rfw_v4_udma_select[42].port_map = 0xfc412ba8
&eth4_ec->rfw_v4_udma_select[43].port_map = 0xfc412bac
&eth4_ec->rfw_v4_udma_select[44].port_map = 0xfc412bb0
&eth4_ec->rfw_v4_udma_select[45].port_map = 0xfc412bb4
&eth4_ec->rfw_v4_udma_select[46].port_map = 0xfc412bb8
&eth4_ec->rfw_v4_udma_select[47].port_map = 0xfc412bbc
&eth4_ec->rfw_v4_udma_select[48].port_map = 0xfc412bc0
&eth4_ec->rfw_v4_udma_select[49].port_map = 0xfc412bc4
&eth4_ec->rfw_v4_udma_select[50].port_map = 0xfc412bc8
&eth4_ec->rfw_v4_udma_select[51].port_map = 0xfc412bcc
&eth4_ec->rfw_v4_udma_select[52].port_map = 0xfc412bd0
&eth4_ec->rfw_v4_udma_select[53].port_map = 0xfc412bd4
&eth4_ec->rfw_v4_udma_select[54].port_map = 0xfc412bd8
&eth4_ec->rfw_v4_udma_select[55].port_map = 0xfc412bdc
&eth4_ec->rfw_v4_udma_select[56].port_map = 0xfc412be0
&eth4_ec->rfw_v4_udma_select[57].port_map = 0xfc412be4
&eth4_ec->rfw_v4_udma_select[58].port_map = 0xfc412be8
&eth4_ec->rfw_v4_udma_select[59].port_map = 0xfc412bec
&eth4_ec->rfw_v4_udma_select[60].port_map = 0xfc412bf0
&eth4_ec->rfw_v4_udma_select[61].port_map = 0xfc412bf4
&eth4_ec->rfw_v4_udma_select[62].port_map = 0xfc412bf8
&eth4_ec->rfw_v4_udma_select[63].port_map = 0xfc412bfc
&eth4_ec->rfw_v4.udma_select = 0xfc412c00
&eth4_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc412c04
&eth4_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc412c08
&eth4_ec->rfw_v4.data_fifo_depth = 0xfc412c0c
&eth4_ec->crc[0].v4_tx_gcp_table_addr = 0xfc412c80
&eth4_ec->crc[0].v4_tx_gcp_table_gen = 0xfc412c84
&eth4_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc412c88
&eth4_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc412c8c
&eth4_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc412c90
&eth4_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc412c94
&eth4_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc412c98
&eth4_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc412c9c
&eth4_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc412ca0
&eth4_ec->crc[0].v4_tx_gcp_table_res = 0xfc412ca4
&eth4_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc412ca8
&eth4_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc412cac
&eth4_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc412cb0
&eth4_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc412cb4
&eth4_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc412cb8
&eth4_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc412cbc
&eth4_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc412cc0
&eth4_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc412cc4
&eth4_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc412cc8
&eth4_ec->crc[0].v4_rx_gcp_table_addr = 0xfc412ccc
&eth4_ec->crc[0].v4_rx_gcp_table_gen = 0xfc412cd0
&eth4_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc412cd4
&eth4_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc412cd8
&eth4_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc412cdc
&eth4_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc412ce0
&eth4_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc412ce4
&eth4_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc412ce8
&eth4_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc412cec
&eth4_ec->crc[0].v4_rx_gcp_table_res = 0xfc412cf0
&eth4_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc412cf4
&eth4_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc412cf8
&eth4_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc412cfc
&eth4_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc412d00
&eth4_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc412d04
&eth4_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc412d08
&eth4_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc412d0c
&eth4_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc412d10
&eth4_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc412d14
&eth4_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc412d18
&eth4_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc412d1c
&eth4_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc412d20
&eth4_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc412d24
&eth4_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc412d28
&eth4_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc412d2c
&eth4_ec->crc[0].v4_tx_gcp_alu_const = 0xfc412d30
&eth4_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc412d34
&eth4_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc412d38
&eth4_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc412d3c
&eth4_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc412d40
&eth4_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc412d44
&eth4_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc412d48
&eth4_ec->crc[0].v4_rx_gcp_alu_const = 0xfc412d4c
&eth4_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc412d50
&eth4_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc412d54
&eth4_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc412d58
&eth4_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc412d5c
&eth4_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc412d60
&eth4_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc412d64
&eth4_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc412d68
&eth4_ec->crc[1].v4_tx_gcp_table_addr = 0xfc412d80
&eth4_ec->crc[1].v4_tx_gcp_table_gen = 0xfc412d84
&eth4_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc412d88
&eth4_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc412d8c
&eth4_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc412d90
&eth4_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc412d94
&eth4_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc412d98
&eth4_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc412d9c
&eth4_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc412da0
&eth4_ec->crc[1].v4_tx_gcp_table_res = 0xfc412da4
&eth4_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc412da8
&eth4_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc412dac
&eth4_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc412db0
&eth4_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc412db4
&eth4_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc412db8
&eth4_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc412dbc
&eth4_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc412dc0
&eth4_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc412dc4
&eth4_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc412dc8
&eth4_ec->crc[1].v4_rx_gcp_table_addr = 0xfc412dcc
&eth4_ec->crc[1].v4_rx_gcp_table_gen = 0xfc412dd0
&eth4_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc412dd4
&eth4_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc412dd8
&eth4_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc412ddc
&eth4_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc412de0
&eth4_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc412de4
&eth4_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc412de8
&eth4_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc412dec
&eth4_ec->crc[1].v4_rx_gcp_table_res = 0xfc412df0
&eth4_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc412df4
&eth4_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc412df8
&eth4_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc412dfc
&eth4_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc412e00
&eth4_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc412e04
&eth4_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc412e08
&eth4_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc412e0c
&eth4_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc412e10
&eth4_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc412e14
&eth4_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc412e18
&eth4_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc412e1c
&eth4_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc412e20
&eth4_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc412e24
&eth4_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc412e28
&eth4_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc412e2c
&eth4_ec->crc[1].v4_tx_gcp_alu_const = 0xfc412e30
&eth4_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc412e34
&eth4_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc412e38
&eth4_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc412e3c
&eth4_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc412e40
&eth4_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc412e44
&eth4_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc412e48
&eth4_ec->crc[1].v4_rx_gcp_alu_const = 0xfc412e4c
&eth4_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc412e50
&eth4_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc412e54
&eth4_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc412e58
&eth4_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc412e5c
&eth4_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc412e60
&eth4_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc412e64
&eth4_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc412e68
&eth4_ec->crc[2].v4_tx_gcp_table_addr = 0xfc412e80
&eth4_ec->crc[2].v4_tx_gcp_table_gen = 0xfc412e84
&eth4_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc412e88
&eth4_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc412e8c
&eth4_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc412e90
&eth4_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc412e94
&eth4_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc412e98
&eth4_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc412e9c
&eth4_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc412ea0
&eth4_ec->crc[2].v4_tx_gcp_table_res = 0xfc412ea4
&eth4_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc412ea8
&eth4_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc412eac
&eth4_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc412eb0
&eth4_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc412eb4
&eth4_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc412eb8
&eth4_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc412ebc
&eth4_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc412ec0
&eth4_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc412ec4
&eth4_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc412ec8
&eth4_ec->crc[2].v4_rx_gcp_table_addr = 0xfc412ecc
&eth4_ec->crc[2].v4_rx_gcp_table_gen = 0xfc412ed0
&eth4_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc412ed4
&eth4_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc412ed8
&eth4_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc412edc
&eth4_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc412ee0
&eth4_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc412ee4
&eth4_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc412ee8
&eth4_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc412eec
&eth4_ec->crc[2].v4_rx_gcp_table_res = 0xfc412ef0
&eth4_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc412ef4
&eth4_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc412ef8
&eth4_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc412efc
&eth4_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc412f00
&eth4_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc412f04
&eth4_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc412f08
&eth4_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc412f0c
&eth4_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc412f10
&eth4_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc412f14
&eth4_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc412f18
&eth4_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc412f1c
&eth4_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc412f20
&eth4_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc412f24
&eth4_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc412f28
&eth4_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc412f2c
&eth4_ec->crc[2].v4_tx_gcp_alu_const = 0xfc412f30
&eth4_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc412f34
&eth4_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc412f38
&eth4_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc412f3c
&eth4_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc412f40
&eth4_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc412f44
&eth4_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc412f48
&eth4_ec->crc[2].v4_rx_gcp_alu_const = 0xfc412f4c
&eth4_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc412f50
&eth4_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc412f54
&eth4_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc412f58
&eth4_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc412f5c
&eth4_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc412f60
&eth4_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc412f64
&eth4_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc412f68
&eth4_ec->crc[3].v4_tx_gcp_table_addr = 0xfc412f80
&eth4_ec->crc[3].v4_tx_gcp_table_gen = 0xfc412f84
&eth4_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc412f88
&eth4_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc412f8c
&eth4_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc412f90
&eth4_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc412f94
&eth4_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc412f98
&eth4_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc412f9c
&eth4_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc412fa0
&eth4_ec->crc[3].v4_tx_gcp_table_res = 0xfc412fa4
&eth4_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc412fa8
&eth4_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc412fac
&eth4_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc412fb0
&eth4_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc412fb4
&eth4_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc412fb8
&eth4_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc412fbc
&eth4_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc412fc0
&eth4_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc412fc4
&eth4_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc412fc8
&eth4_ec->crc[3].v4_rx_gcp_table_addr = 0xfc412fcc
&eth4_ec->crc[3].v4_rx_gcp_table_gen = 0xfc412fd0
&eth4_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc412fd4
&eth4_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc412fd8
&eth4_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc412fdc
&eth4_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc412fe0
&eth4_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc412fe4
&eth4_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc412fe8
&eth4_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc412fec
&eth4_ec->crc[3].v4_rx_gcp_table_res = 0xfc412ff0
&eth4_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc412ff4
&eth4_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc412ff8
&eth4_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc412ffc
&eth4_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc413000
&eth4_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc413004
&eth4_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc413008
&eth4_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc41300c
&eth4_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc413010
&eth4_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc413014
&eth4_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc413018
&eth4_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc41301c
&eth4_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc413020
&eth4_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc413024
&eth4_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc413028
&eth4_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc41302c
&eth4_ec->crc[3].v4_tx_gcp_alu_const = 0xfc413030
&eth4_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc413034
&eth4_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc413038
&eth4_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc41303c
&eth4_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc413040
&eth4_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc413044
&eth4_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc413048
&eth4_ec->crc[3].v4_rx_gcp_alu_const = 0xfc41304c
&eth4_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc413050
&eth4_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc413054
&eth4_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc413058
&eth4_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc41305c
&eth4_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc413060
&eth4_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc413064
&eth4_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc413068
&eth4_ec->crc_extended.mask_table_addr = 0xfc413080
&eth4_ec->crc_extended.mask_table_1 = 0xfc413084
&eth4_ec->crc_extended.mask_table_2 = 0xfc413088
&eth4_ec->crc_extended.mask_table_3 = 0xfc41308c
&eth4_ec->crc_extended.mask_table_4 = 0xfc413090
&eth4_ec->crc_extended.mask_table_5 = 0xfc413094
&eth4_ec->crc_extended.mask_table_6 = 0xfc413098
&eth4_ec->crc_extended.mask_table_7 = 0xfc41309c
&eth4_ec->crc_extended.mask_table_8 = 0xfc4130a0
&eth4_ec->crc_extended.mask_table_9 = 0xfc4130a4
&eth4_ec->crc_extended.mask_table_10 = 0xfc4130a8
&eth4_ec->crc_extended.mask_table_11 = 0xfc4130ac
&eth4_ec->crc_extended.mask_table_12 = 0xfc4130b0
&eth4_ec->crc_extended.mask_table_13 = 0xfc4130b4
&eth4_ec->crc_extended.mask_table_14 = 0xfc4130b8
&eth4_ec->crc_extended.mask_table_15 = 0xfc4130bc
&eth4_ec->crc_extended.mask_table_16 = 0xfc4130c0
&eth4_ec->crc_extended.rx_protocol_control_table_addr = 0xfc4130c4
&eth4_ec->crc_extended.rx_protocol_control_table_1 = 0xfc4130c8
&eth4_ec->crc_extended.tx_protocol_control_table_addr = 0xfc4130cc
&eth4_ec->crc_extended.tx_protocol_control_table_1 = 0xfc4130d0
&eth4_ec->crc_extended.tx_insert_en_table_addr = 0xfc4130d4
&eth4_ec->crc_extended.tx_insert_en_table_1 = 0xfc4130d8
&eth4_ec->outstanding_gen.arb_cfg = 0xfc4130dc
&eth4_ec->outstanding[0].arb_cfg_1 = 0xfc4130e0
&eth4_ec->outstanding[0].arb_cfg_2 = 0xfc4130e4
&eth4_ec->outstanding[1].arb_cfg_1 = 0xfc4130e8
&eth4_ec->outstanding[1].arb_cfg_2 = 0xfc4130ec
&eth4_ec->outstanding[2].arb_cfg_1 = 0xfc4130f0
&eth4_ec->outstanding[2].arb_cfg_2 = 0xfc4130f4
&eth4_ec->outstanding[3].arb_cfg_1 = 0xfc4130f8
&eth4_ec->outstanding[3].arb_cfg_2 = 0xfc4130fc
&eth4_ec->rff.to_rfw_shared = 0xfc413100
&eth4_ec->rff.data_fifo_depth_limit = 0xfc413104
&eth4_ec->rfw_prot_index[0].table_1 = 0xfc413200
&eth4_ec->rfw_prot_index[0].table_2 = 0xfc413204
&eth4_ec->rfw_prot_index[0].table_3 = 0xfc413208
&eth4_ec->rfw_prot_index[0].table_4 = 0xfc41320c
&eth4_ec->rfw_prot_index[1].table_1 = 0xfc413210
&eth4_ec->rfw_prot_index[1].table_2 = 0xfc413214
&eth4_ec->rfw_prot_index[1].table_3 = 0xfc413218
&eth4_ec->rfw_prot_index[1].table_4 = 0xfc41321c
&eth4_ec->rfw_prot_index[2].table_1 = 0xfc413220
&eth4_ec->rfw_prot_index[2].table_2 = 0xfc413224
&eth4_ec->rfw_prot_index[2].table_3 = 0xfc413228
&eth4_ec->rfw_prot_index[2].table_4 = 0xfc41322c
&eth4_ec->rfw_prot_index[3].table_1 = 0xfc413230
&eth4_ec->rfw_prot_index[3].table_2 = 0xfc413234
&eth4_ec->rfw_prot_index[3].table_3 = 0xfc413238
&eth4_ec->rfw_prot_index[3].table_4 = 0xfc41323c
&eth4_ec->rfw_prot_index[4].table_1 = 0xfc413240
&eth4_ec->rfw_prot_index[4].table_2 = 0xfc413244
&eth4_ec->rfw_prot_index[4].table_3 = 0xfc413248
&eth4_ec->rfw_prot_index[4].table_4 = 0xfc41324c
&eth4_ec->rfw_prot_index[5].table_1 = 0xfc413250
&eth4_ec->rfw_prot_index[5].table_2 = 0xfc413254
&eth4_ec->rfw_prot_index[5].table_3 = 0xfc413258
&eth4_ec->rfw_prot_index[5].table_4 = 0xfc41325c
&eth4_ec->rfw_prot_index[6].table_1 = 0xfc413260
&eth4_ec->rfw_prot_index[6].table_2 = 0xfc413264
&eth4_ec->rfw_prot_index[6].table_3 = 0xfc413268
&eth4_ec->rfw_prot_index[6].table_4 = 0xfc41326c
&eth4_ec->rfw_prot_index[7].table_1 = 0xfc413270
&eth4_ec->rfw_prot_index[7].table_2 = 0xfc413274
&eth4_ec->rfw_prot_index[7].table_3 = 0xfc413278
&eth4_ec->rfw_prot_index[7].table_4 = 0xfc41327c
&eth4_ec->rfw_prot_index[8].table_1 = 0xfc413280
&eth4_ec->rfw_prot_index[8].table_2 = 0xfc413284
&eth4_ec->rfw_prot_index[8].table_3 = 0xfc413288
&eth4_ec->rfw_prot_index[8].table_4 = 0xfc41328c
&eth4_ec->rfw_prot_index[9].table_1 = 0xfc413290
&eth4_ec->rfw_prot_index[9].table_2 = 0xfc413294
&eth4_ec->rfw_prot_index[9].table_3 = 0xfc413298
&eth4_ec->rfw_prot_index[9].table_4 = 0xfc41329c
&eth4_ec->rfw_prot_index[10].table_1 = 0xfc4132a0
&eth4_ec->rfw_prot_index[10].table_2 = 0xfc4132a4
&eth4_ec->rfw_prot_index[10].table_3 = 0xfc4132a8
&eth4_ec->rfw_prot_index[10].table_4 = 0xfc4132ac
&eth4_ec->rfw_prot_index[11].table_1 = 0xfc4132b0
&eth4_ec->rfw_prot_index[11].table_2 = 0xfc4132b4
&eth4_ec->rfw_prot_index[11].table_3 = 0xfc4132b8
&eth4_ec->rfw_prot_index[11].table_4 = 0xfc4132bc
&eth4_ec->rfw_prot_index[12].table_1 = 0xfc4132c0
&eth4_ec->rfw_prot_index[12].table_2 = 0xfc4132c4
&eth4_ec->rfw_prot_index[12].table_3 = 0xfc4132c8
&eth4_ec->rfw_prot_index[12].table_4 = 0xfc4132cc
&eth4_ec->rfw_prot_index[13].table_1 = 0xfc4132d0
&eth4_ec->rfw_prot_index[13].table_2 = 0xfc4132d4
&eth4_ec->rfw_prot_index[13].table_3 = 0xfc4132d8
&eth4_ec->rfw_prot_index[13].table_4 = 0xfc4132dc
&eth4_ec->rfw_prot_index[14].table_1 = 0xfc4132e0
&eth4_ec->rfw_prot_index[14].table_2 = 0xfc4132e4
&eth4_ec->rfw_prot_index[14].table_3 = 0xfc4132e8
&eth4_ec->rfw_prot_index[14].table_4 = 0xfc4132ec
&eth4_ec->rfw_prot_index[15].table_1 = 0xfc4132f0
&eth4_ec->rfw_prot_index[15].table_2 = 0xfc4132f4
&eth4_ec->rfw_prot_index[15].table_3 = 0xfc4132f8
&eth4_ec->rfw_prot_index[15].table_4 = 0xfc4132fc
&eth4_ec->rfw_prot_index[16].table_1 = 0xfc413300
&eth4_ec->rfw_prot_index[16].table_2 = 0xfc413304
&eth4_ec->rfw_prot_index[16].table_3 = 0xfc413308
&eth4_ec->rfw_prot_index[16].table_4 = 0xfc41330c
&eth4_ec->rfw_prot_index[17].table_1 = 0xfc413310
&eth4_ec->rfw_prot_index[17].table_2 = 0xfc413314
&eth4_ec->rfw_prot_index[17].table_3 = 0xfc413318
&eth4_ec->rfw_prot_index[17].table_4 = 0xfc41331c
&eth4_ec->rfw_prot_index[18].table_1 = 0xfc413320
&eth4_ec->rfw_prot_index[18].table_2 = 0xfc413324
&eth4_ec->rfw_prot_index[18].table_3 = 0xfc413328
&eth4_ec->rfw_prot_index[18].table_4 = 0xfc41332c
&eth4_ec->rfw_prot_index[19].table_1 = 0xfc413330
&eth4_ec->rfw_prot_index[19].table_2 = 0xfc413334
&eth4_ec->rfw_prot_index[19].table_3 = 0xfc413338
&eth4_ec->rfw_prot_index[19].table_4 = 0xfc41333c
&eth4_ec->rfw_prot_index[20].table_1 = 0xfc413340
&eth4_ec->rfw_prot_index[20].table_2 = 0xfc413344
&eth4_ec->rfw_prot_index[20].table_3 = 0xfc413348
&eth4_ec->rfw_prot_index[20].table_4 = 0xfc41334c
&eth4_ec->rfw_prot_index[21].table_1 = 0xfc413350
&eth4_ec->rfw_prot_index[21].table_2 = 0xfc413354
&eth4_ec->rfw_prot_index[21].table_3 = 0xfc413358
&eth4_ec->rfw_prot_index[21].table_4 = 0xfc41335c
&eth4_ec->rfw_prot_index[22].table_1 = 0xfc413360
&eth4_ec->rfw_prot_index[22].table_2 = 0xfc413364
&eth4_ec->rfw_prot_index[22].table_3 = 0xfc413368
&eth4_ec->rfw_prot_index[22].table_4 = 0xfc41336c
&eth4_ec->rfw_prot_index[23].table_1 = 0xfc413370
&eth4_ec->rfw_prot_index[23].table_2 = 0xfc413374
&eth4_ec->rfw_prot_index[23].table_3 = 0xfc413378
&eth4_ec->rfw_prot_index[23].table_4 = 0xfc41337c
&eth4_ec->rfw_prot_index[24].table_1 = 0xfc413380
&eth4_ec->rfw_prot_index[24].table_2 = 0xfc413384
&eth4_ec->rfw_prot_index[24].table_3 = 0xfc413388
&eth4_ec->rfw_prot_index[24].table_4 = 0xfc41338c
&eth4_ec->rfw_prot_index[25].table_1 = 0xfc413390
&eth4_ec->rfw_prot_index[25].table_2 = 0xfc413394
&eth4_ec->rfw_prot_index[25].table_3 = 0xfc413398
&eth4_ec->rfw_prot_index[25].table_4 = 0xfc41339c
&eth4_ec->rfw_prot_index[26].table_1 = 0xfc4133a0
&eth4_ec->rfw_prot_index[26].table_2 = 0xfc4133a4
&eth4_ec->rfw_prot_index[26].table_3 = 0xfc4133a8
&eth4_ec->rfw_prot_index[26].table_4 = 0xfc4133ac
&eth4_ec->rfw_prot_index[27].table_1 = 0xfc4133b0
&eth4_ec->rfw_prot_index[27].table_2 = 0xfc4133b4
&eth4_ec->rfw_prot_index[27].table_3 = 0xfc4133b8
&eth4_ec->rfw_prot_index[27].table_4 = 0xfc4133bc
&eth4_ec->rfw_prot_index[28].table_1 = 0xfc4133c0
&eth4_ec->rfw_prot_index[28].table_2 = 0xfc4133c4
&eth4_ec->rfw_prot_index[28].table_3 = 0xfc4133c8
&eth4_ec->rfw_prot_index[28].table_4 = 0xfc4133cc
&eth4_ec->rfw_prot_index[29].table_1 = 0xfc4133d0
&eth4_ec->rfw_prot_index[29].table_2 = 0xfc4133d4
&eth4_ec->rfw_prot_index[29].table_3 = 0xfc4133d8
&eth4_ec->rfw_prot_index[29].table_4 = 0xfc4133dc
&eth4_ec->rfw_prot_index[30].table_1 = 0xfc4133e0
&eth4_ec->rfw_prot_index[30].table_2 = 0xfc4133e4
&eth4_ec->rfw_prot_index[30].table_3 = 0xfc4133e8
&eth4_ec->rfw_prot_index[30].table_4 = 0xfc4133ec
&eth4_ec->rfw_prot_index[31].table_1 = 0xfc4133f0
&eth4_ec->rfw_prot_index[31].table_2 = 0xfc4133f4
&eth4_ec->rfw_prot_index[31].table_3 = 0xfc4133f8
&eth4_ec->rfw_prot_index[31].table_4 = 0xfc4133fc
&eth4_ec->rfw_prot_index[32].table_1 = 0xfc413400
&eth4_ec->rfw_prot_index[32].table_2 = 0xfc413404
&eth4_ec->rfw_prot_index[32].table_3 = 0xfc413408
&eth4_ec->rfw_prot_index[32].table_4 = 0xfc41340c
&eth4_ec->rfw_prot_index[33].table_1 = 0xfc413410
&eth4_ec->rfw_prot_index[33].table_2 = 0xfc413414
&eth4_ec->rfw_prot_index[33].table_3 = 0xfc413418
&eth4_ec->rfw_prot_index[33].table_4 = 0xfc41341c
&eth4_ec->rfw_prot_index[34].table_1 = 0xfc413420
&eth4_ec->rfw_prot_index[34].table_2 = 0xfc413424
&eth4_ec->rfw_prot_index[34].table_3 = 0xfc413428
&eth4_ec->rfw_prot_index[34].table_4 = 0xfc41342c
&eth4_ec->rfw_prot_index[35].table_1 = 0xfc413430
&eth4_ec->rfw_prot_index[35].table_2 = 0xfc413434
&eth4_ec->rfw_prot_index[35].table_3 = 0xfc413438
&eth4_ec->rfw_prot_index[35].table_4 = 0xfc41343c
&eth4_ec->rfw_prot_index[36].table_1 = 0xfc413440
&eth4_ec->rfw_prot_index[36].table_2 = 0xfc413444
&eth4_ec->rfw_prot_index[36].table_3 = 0xfc413448
&eth4_ec->rfw_prot_index[36].table_4 = 0xfc41344c
&eth4_ec->rfw_prot_index[37].table_1 = 0xfc413450
&eth4_ec->rfw_prot_index[37].table_2 = 0xfc413454
&eth4_ec->rfw_prot_index[37].table_3 = 0xfc413458
&eth4_ec->rfw_prot_index[37].table_4 = 0xfc41345c
&eth4_ec->rfw_prot_index[38].table_1 = 0xfc413460
&eth4_ec->rfw_prot_index[38].table_2 = 0xfc413464
&eth4_ec->rfw_prot_index[38].table_3 = 0xfc413468
&eth4_ec->rfw_prot_index[38].table_4 = 0xfc41346c
&eth4_ec->rfw_prot_index[39].table_1 = 0xfc413470
&eth4_ec->rfw_prot_index[39].table_2 = 0xfc413474
&eth4_ec->rfw_prot_index[39].table_3 = 0xfc413478
&eth4_ec->rfw_prot_index[39].table_4 = 0xfc41347c
&eth4_ec->rfw_prot_index[40].table_1 = 0xfc413480
&eth4_ec->rfw_prot_index[40].table_2 = 0xfc413484
&eth4_ec->rfw_prot_index[40].table_3 = 0xfc413488
&eth4_ec->rfw_prot_index[40].table_4 = 0xfc41348c
&eth4_ec->rfw_prot_index[41].table_1 = 0xfc413490
&eth4_ec->rfw_prot_index[41].table_2 = 0xfc413494
&eth4_ec->rfw_prot_index[41].table_3 = 0xfc413498
&eth4_ec->rfw_prot_index[41].table_4 = 0xfc41349c
&eth4_ec->rfw_prot_index[42].table_1 = 0xfc4134a0
&eth4_ec->rfw_prot_index[42].table_2 = 0xfc4134a4
&eth4_ec->rfw_prot_index[42].table_3 = 0xfc4134a8
&eth4_ec->rfw_prot_index[42].table_4 = 0xfc4134ac
&eth4_ec->rfw_prot_index[43].table_1 = 0xfc4134b0
&eth4_ec->rfw_prot_index[43].table_2 = 0xfc4134b4
&eth4_ec->rfw_prot_index[43].table_3 = 0xfc4134b8
&eth4_ec->rfw_prot_index[43].table_4 = 0xfc4134bc
&eth4_ec->rfw_prot_index[44].table_1 = 0xfc4134c0
&eth4_ec->rfw_prot_index[44].table_2 = 0xfc4134c4
&eth4_ec->rfw_prot_index[44].table_3 = 0xfc4134c8
&eth4_ec->rfw_prot_index[44].table_4 = 0xfc4134cc
&eth4_ec->rfw_prot_index[45].table_1 = 0xfc4134d0
&eth4_ec->rfw_prot_index[45].table_2 = 0xfc4134d4
&eth4_ec->rfw_prot_index[45].table_3 = 0xfc4134d8
&eth4_ec->rfw_prot_index[45].table_4 = 0xfc4134dc
&eth4_ec->rfw_prot_index[46].table_1 = 0xfc4134e0
&eth4_ec->rfw_prot_index[46].table_2 = 0xfc4134e4
&eth4_ec->rfw_prot_index[46].table_3 = 0xfc4134e8
&eth4_ec->rfw_prot_index[46].table_4 = 0xfc4134ec
&eth4_ec->rfw_prot_index[47].table_1 = 0xfc4134f0
&eth4_ec->rfw_prot_index[47].table_2 = 0xfc4134f4
&eth4_ec->rfw_prot_index[47].table_3 = 0xfc4134f8
&eth4_ec->rfw_prot_index[47].table_4 = 0xfc4134fc
&eth4_ec->rfw_prot_index[48].table_1 = 0xfc413500
&eth4_ec->rfw_prot_index[48].table_2 = 0xfc413504
&eth4_ec->rfw_prot_index[48].table_3 = 0xfc413508
&eth4_ec->rfw_prot_index[48].table_4 = 0xfc41350c
&eth4_ec->rfw_prot_index[49].table_1 = 0xfc413510
&eth4_ec->rfw_prot_index[49].table_2 = 0xfc413514
&eth4_ec->rfw_prot_index[49].table_3 = 0xfc413518
&eth4_ec->rfw_prot_index[49].table_4 = 0xfc41351c
&eth4_ec->rfw_prot_index[50].table_1 = 0xfc413520
&eth4_ec->rfw_prot_index[50].table_2 = 0xfc413524
&eth4_ec->rfw_prot_index[50].table_3 = 0xfc413528
&eth4_ec->rfw_prot_index[50].table_4 = 0xfc41352c
&eth4_ec->rfw_prot_index[51].table_1 = 0xfc413530
&eth4_ec->rfw_prot_index[51].table_2 = 0xfc413534
&eth4_ec->rfw_prot_index[51].table_3 = 0xfc413538
&eth4_ec->rfw_prot_index[51].table_4 = 0xfc41353c
&eth4_ec->rfw_prot_index[52].table_1 = 0xfc413540
&eth4_ec->rfw_prot_index[52].table_2 = 0xfc413544
&eth4_ec->rfw_prot_index[52].table_3 = 0xfc413548
&eth4_ec->rfw_prot_index[52].table_4 = 0xfc41354c
&eth4_ec->rfw_prot_index[53].table_1 = 0xfc413550
&eth4_ec->rfw_prot_index[53].table_2 = 0xfc413554
&eth4_ec->rfw_prot_index[53].table_3 = 0xfc413558
&eth4_ec->rfw_prot_index[53].table_4 = 0xfc41355c
&eth4_ec->rfw_prot_index[54].table_1 = 0xfc413560
&eth4_ec->rfw_prot_index[54].table_2 = 0xfc413564
&eth4_ec->rfw_prot_index[54].table_3 = 0xfc413568
&eth4_ec->rfw_prot_index[54].table_4 = 0xfc41356c
&eth4_ec->rfw_prot_index[55].table_1 = 0xfc413570
&eth4_ec->rfw_prot_index[55].table_2 = 0xfc413574
&eth4_ec->rfw_prot_index[55].table_3 = 0xfc413578
&eth4_ec->rfw_prot_index[55].table_4 = 0xfc41357c
&eth4_ec->rfw_prot_index[56].table_1 = 0xfc413580
&eth4_ec->rfw_prot_index[56].table_2 = 0xfc413584
&eth4_ec->rfw_prot_index[56].table_3 = 0xfc413588
&eth4_ec->rfw_prot_index[56].table_4 = 0xfc41358c
&eth4_ec->rfw_prot_index[57].table_1 = 0xfc413590
&eth4_ec->rfw_prot_index[57].table_2 = 0xfc413594
&eth4_ec->rfw_prot_index[57].table_3 = 0xfc413598
&eth4_ec->rfw_prot_index[57].table_4 = 0xfc41359c
&eth4_ec->rfw_prot_index[58].table_1 = 0xfc4135a0
&eth4_ec->rfw_prot_index[58].table_2 = 0xfc4135a4
&eth4_ec->rfw_prot_index[58].table_3 = 0xfc4135a8
&eth4_ec->rfw_prot_index[58].table_4 = 0xfc4135ac
&eth4_ec->rfw_prot_index[59].table_1 = 0xfc4135b0
&eth4_ec->rfw_prot_index[59].table_2 = 0xfc4135b4
&eth4_ec->rfw_prot_index[59].table_3 = 0xfc4135b8
&eth4_ec->rfw_prot_index[59].table_4 = 0xfc4135bc
&eth4_ec->rfw_prot_index[60].table_1 = 0xfc4135c0
&eth4_ec->rfw_prot_index[60].table_2 = 0xfc4135c4
&eth4_ec->rfw_prot_index[60].table_3 = 0xfc4135c8
&eth4_ec->rfw_prot_index[60].table_4 = 0xfc4135cc
&eth4_ec->rfw_prot_index[61].table_1 = 0xfc4135d0
&eth4_ec->rfw_prot_index[61].table_2 = 0xfc4135d4
&eth4_ec->rfw_prot_index[61].table_3 = 0xfc4135d8
&eth4_ec->rfw_prot_index[61].table_4 = 0xfc4135dc
&eth4_ec->rfw_prot_index[62].table_1 = 0xfc4135e0
&eth4_ec->rfw_prot_index[62].table_2 = 0xfc4135e4
&eth4_ec->rfw_prot_index[62].table_3 = 0xfc4135e8
&eth4_ec->rfw_prot_index[62].table_4 = 0xfc4135ec
&eth4_ec->rfw_prot_index[63].table_1 = 0xfc4135f0
&eth4_ec->rfw_prot_index[63].table_2 = 0xfc4135f4
&eth4_ec->rfw_prot_index[63].table_3 = 0xfc4135f8
&eth4_ec->rfw_prot_index[63].table_4 = 0xfc4135fc
&eth4_ec->udp_len[0].insertion_offset_table = 0xfc413a30
&eth4_ec->udp_len[1].insertion_offset_table = 0xfc413a34
&eth4_ec->udp_len[2].insertion_offset_table = 0xfc413a38
&eth4_ec->udp_len[3].insertion_offset_table = 0xfc413a3c
&eth4_ec->udp_len[4].insertion_offset_table = 0xfc413a40
&eth4_ec->udp_len[5].insertion_offset_table = 0xfc413a44
&eth4_ec->udp_len[6].insertion_offset_table = 0xfc413a48
&eth4_ec->udp_len[7].insertion_offset_table = 0xfc413a4c
&eth4_ec->udp_len[8].insertion_offset_table = 0xfc413a50
&eth4_ec->udp_len[9].insertion_offset_table = 0xfc413a54
&eth4_ec->udp_len[10].insertion_offset_table = 0xfc413a58
&eth4_ec->udp_len[11].insertion_offset_table = 0xfc413a5c
&eth4_ec->udp_len[12].insertion_offset_table = 0xfc413a60
&eth4_ec->udp_len[13].insertion_offset_table = 0xfc413a64
&eth4_ec->udp_len[14].insertion_offset_table = 0xfc413a68
&eth4_ec->udp_len[15].insertion_offset_table = 0xfc413a6c
&eth4_ec->udp_len_insertion.offset_from_sop0 = 0xfc413a70
&eth4_ec->udp_len_insertion.offset_from_sop1 = 0xfc413a74
&eth4_ec->udp_len_insertion.offset_from_sop2 = 0xfc413a78
&eth4_ec->udp_len_insertion.mask = 0xfc413a7c
&eth4_ec->udp_len_insertion.enable = 0xfc413a80
&eth4_ec->tmi_v4.protocol_number = 0xfc413c80
&eth4_ec->crdt_os2sr_wr.req = 0xfc413d00
&eth4_ec->crdt_os2sr_wr.res = 0xfc413d04
&eth4_ec->spare[0].zero = 0xfc413e80
&eth4_ec->spare[0].one = 0xfc413e84
&eth4_ec->spare[1].zero = 0xfc413e88
&eth4_ec->spare[1].one = 0xfc413e8c
&eth4_ec->spare[2].zero = 0xfc413e90
&eth4_ec->spare[2].one = 0xfc413e94
&eth4_ec->spare[3].zero = 0xfc413e98
&eth4_ec->spare[3].one = 0xfc413e9c
&eth4_ec->spare[4].zero = 0xfc413ea0
&eth4_ec->spare[4].one = 0xfc413ea4
&eth4_ec->spare[5].zero = 0xfc413ea8
&eth4_ec->spare[5].one = 0xfc413eac
&eth4_ec->spare[6].zero = 0xfc413eb0
&eth4_ec->spare[6].one = 0xfc413eb4
&eth4_ec->spare[7].zero = 0xfc413eb8
&eth4_ec->spare[7].one = 0xfc413ebc
&eth4_ec->spare[8].zero = 0xfc413ec0
&eth4_ec->spare[8].one = 0xfc413ec4
&eth4_ec->spare[9].zero = 0xfc413ec8
&eth4_ec->spare[9].one = 0xfc413ecc
&eth4_ec->spare[10].zero = 0xfc413ed0
&eth4_ec->spare[10].one = 0xfc413ed4
&eth4_ec->spare[11].zero = 0xfc413ed8
&eth4_ec->spare[11].one = 0xfc413edc
&eth4_ec->spare[12].zero = 0xfc413ee0
&eth4_ec->spare[12].one = 0xfc413ee4
&eth4_ec->spare[13].zero = 0xfc413ee8
&eth4_ec->spare[13].one = 0xfc413eec
&eth4_ec->spare[14].zero = 0xfc413ef0
&eth4_ec->spare[14].one = 0xfc413ef4
&eth4_ec->spare[15].zero = 0xfc413ef8
&eth4_ec->spare[15].one = 0xfc413efc
&eth4_ec->sec_int_ctrl_mem[0] = 0xfc413f00
&eth4_ec->sec_int_ctrl_mem[1] = 0xfc413f04
&eth4_ec->sec_int_ctrl_mem[2] = 0xfc413f08
&eth4_ec->sec_int_ctrl_mem[3] = 0xfc413f0c
&eth4_ec->sec_int_ctrl_mem[4] = 0xfc413f10
&eth4_ec->sec_int_ctrl_mem[5] = 0xfc413f14
&eth4_ec->sec_int_ctrl_mem[6] = 0xfc413f18
&eth4_ec->sec_int_ctrl_mem[7] = 0xfc413f1c
&eth4_ec->sec_int_ctrl_mem[8] = 0xfc413f20
&eth4_ec->sec_int_ctrl_mem[9] = 0xfc413f24
&eth4_ec->sec_int_ctrl_mem[10] = 0xfc413f28
&eth4_ec->sec_int_ctrl_mem[11] = 0xfc413f2c
&eth4_ec->sec_int_ctrl_mem[12] = 0xfc413f30
&eth4_ec->sec_int_ctrl_mem[13] = 0xfc413f34
&eth4_ec->sec_int_ctrl_mem[14] = 0xfc413f38
&eth4_ec->sec_int_ctrl_mem[15] = 0xfc413f3c
&eth4_ec->sec_int_ctrl_mem[16] = 0xfc413f40
&eth4_ec->sec_int_ctrl_mem[17] = 0xfc413f44
&eth4_ec->sec_int_ctrl_mem[18] = 0xfc413f48
&eth4_ec->sec_int_ctrl_mem[19] = 0xfc413f4c
&eth4_ec->sec_int_ctrl_mem[20] = 0xfc413f50
&eth4_ec->sec_int_ctrl_mem[21] = 0xfc413f54
&eth4_ec->sec_int_ctrl_mem[22] = 0xfc413f58
&eth4_ec->sec_int_ctrl_mem[23] = 0xfc413f5c
&eth4_ec->sec_int_ctrl_mem[24] = 0xfc413f60
&eth4_ec->sec_int_ctrl_mem[25] = 0xfc413f64
&eth4_ec->sec_int_ctrl_mem[26] = 0xfc413f68
&eth4_ec->sec_int_ctrl_mem[27] = 0xfc413f6c
&eth4_ec->sec_int_ctrl_mem[28] = 0xfc413f70
&eth4_ec->sec_int_ctrl_mem[29] = 0xfc413f74
&eth4_ec->sec_int_ctrl_mem[30] = 0xfc413f78
&eth4_ec->sec_int_ctrl_mem[31] = 0xfc413f7c
&eth4_ec->sec_int_ctrl_mem[32] = 0xfc413f80
&eth4_ec->sec_int_ctrl_mem[33] = 0xfc413f84
&eth4_ec->sec_int_ctrl_mem[34] = 0xfc413f88
&eth4_ec->sec_int_ctrl_mem[35] = 0xfc413f8c
&eth4_ec->sec_int_ctrl_mem[36] = 0xfc413f90
&eth4_ec->sec_int_ctrl_mem[37] = 0xfc413f94
&eth4_ec->sec_int_ctrl_mem[38] = 0xfc413f98
&eth4_ec->sec_int_ctrl_mem[39] = 0xfc413f9c
&eth4_ec->sec_int_ctrl_mem[40] = 0xfc413fa0
&eth4_ec->sec_int_ctrl_mem[41] = 0xfc413fa4
&eth4_ec->sec_int_ctrl_mem[42] = 0xfc413fa8
&eth4_ec->sec_int_ctrl_mem[43] = 0xfc413fac
&eth4_ec->sec_int_ctrl_mem[44] = 0xfc413fb0
&eth4_ec->sec_int_ctrl_mem[45] = 0xfc413fb4
&eth4_ec->sec_int_ctrl_mem[46] = 0xfc413fb8
&eth4_ec->sec_int_ctrl_mem[47] = 0xfc413fbc
&eth4_ec->sec_int_ctrl_mem[48] = 0xfc413fc0
&eth4_ec->sec_int_ctrl_mem[49] = 0xfc413fc4
&eth4_ec->sec_int_ctrl_mem[50] = 0xfc413fc8
&eth4_ec->sec_int_ctrl_mem[51] = 0xfc413fcc
&eth4_ec->sec_int_ctrl_mem[52] = 0xfc413fd0
&eth4_ec->sec_int_ctrl_mem[53] = 0xfc413fd4
&eth4_ec->sec_int_ctrl_mem[54] = 0xfc413fd8
&eth4_ec->sec_int_ctrl_mem[55] = 0xfc413fdc
&eth4_ec->sec_int_ctrl_mem[56] = 0xfc413fe0
&eth4_ec->sec_int_ctrl_mem[57] = 0xfc413fe4
&eth4_ec->sec_int_ctrl_mem[58] = 0xfc413fe8
&eth4_ec->sec_int_ctrl_mem[59] = 0xfc413fec
&eth4_ec->sec_int_ctrl_mem[60] = 0xfc413ff0
&eth4_ec->sec_int_ctrl_mem[61] = 0xfc413ff4
&eth4_ec->sec_int_ctrl_mem[62] = 0xfc413ff8
&eth4_ec->sec_int_ctrl_mem[63] = 0xfc413ffc
&eth4_mac->gen.version = 0xfc490000
&eth4_mac->gen.avail = 0xfc490004
&eth4_mac->gen.ch_num = 0xfc490008
&eth4_mac->gen.cfg = 0xfc490010
&eth4_mac->gen.mdio_ctrl_1 = 0xfc490020
&eth4_mac->gen.mdio_1 = 0xfc490024
&eth4_mac->gen.scratch0 = 0xfc490030
&eth4_mac->gen.scratch1 = 0xfc490034
&eth4_mac->gen.led_cfg = 0xfc490050
&eth4_mac->gen.tx_rate_cnt = 0xfc490060
&eth4_mac->gen.tx_rate_cnt_win = 0xfc490064
&eth4_mac->gen.tx_rate_cnt_frame = 0xfc490068
&eth4_mac->gen.tx_rate_cnt_byte = 0xfc49006c
&eth4_mac->gen.rx_rate_cnt = 0xfc490080
&eth4_mac->gen.rx_rate_cnt_win = 0xfc490084
&eth4_mac->gen.rx_rate_cnt_frame = 0xfc490088
&eth4_mac->gen.rx_rate_cnt_byte = 0xfc49008c
&eth4_mac->gen.spare_zero_lo = 0xfc4900f0
&eth4_mac->gen.spare_zero_hi = 0xfc4900f4
&eth4_mac->gen.spare_one_lo = 0xfc4900f8
&eth4_mac->gen.spare_one_hi = 0xfc4900fc
&eth4_mac->int_ctrl_mem[0] = 0xfc490100
&eth4_mac->int_ctrl_mem[1] = 0xfc490104
&eth4_mac->int_ctrl_mem[2] = 0xfc490108
&eth4_mac->int_ctrl_mem[3] = 0xfc49010c
&eth4_mac->int_ctrl_mem[4] = 0xfc490110
&eth4_mac->int_ctrl_mem[5] = 0xfc490114
&eth4_mac->int_ctrl_mem[6] = 0xfc490118
&eth4_mac->int_ctrl_mem[7] = 0xfc49011c
&eth4_mac->int_ctrl_mem[8] = 0xfc490120
&eth4_mac->int_ctrl_mem[9] = 0xfc490124
&eth4_mac->int_ctrl_mem[10] = 0xfc490128
&eth4_mac->int_ctrl_mem[11] = 0xfc49012c
&eth4_mac->int_ctrl_mem[12] = 0xfc490130
&eth4_mac->int_ctrl_mem[13] = 0xfc490134
&eth4_mac->int_ctrl_mem[14] = 0xfc490138
&eth4_mac->int_ctrl_mem[15] = 0xfc49013c
&eth4_mac->int_ctrl_mem[16] = 0xfc490140
&eth4_mac->int_ctrl_mem[17] = 0xfc490144
&eth4_mac->int_ctrl_mem[18] = 0xfc490148
&eth4_mac->int_ctrl_mem[19] = 0xfc49014c
&eth4_mac->int_ctrl_mem[20] = 0xfc490150
&eth4_mac->int_ctrl_mem[21] = 0xfc490154
&eth4_mac->int_ctrl_mem[22] = 0xfc490158
&eth4_mac->int_ctrl_mem[23] = 0xfc49015c
&eth4_mac->int_ctrl_mem[24] = 0xfc490160
&eth4_mac->int_ctrl_mem[25] = 0xfc490164
&eth4_mac->int_ctrl_mem[26] = 0xfc490168
&eth4_mac->int_ctrl_mem[27] = 0xfc49016c
&eth4_mac->int_ctrl_mem[28] = 0xfc490170
&eth4_mac->int_ctrl_mem[29] = 0xfc490174
&eth4_mac->int_ctrl_mem[30] = 0xfc490178
&eth4_mac->int_ctrl_mem[31] = 0xfc49017c
&eth4_mac->int_ctrl_mem[32] = 0xfc490180
&eth4_mac->int_ctrl_mem[33] = 0xfc490184
&eth4_mac->int_ctrl_mem[34] = 0xfc490188
&eth4_mac->int_ctrl_mem[35] = 0xfc49018c
&eth4_mac->int_ctrl_mem[36] = 0xfc490190
&eth4_mac->int_ctrl_mem[37] = 0xfc490194
&eth4_mac->int_ctrl_mem[38] = 0xfc490198
&eth4_mac->int_ctrl_mem[39] = 0xfc49019c
&eth4_mac->int_ctrl_mem[40] = 0xfc4901a0
&eth4_mac->int_ctrl_mem[41] = 0xfc4901a4
&eth4_mac->int_ctrl_mem[42] = 0xfc4901a8
&eth4_mac->int_ctrl_mem[43] = 0xfc4901ac
&eth4_mac->int_ctrl_mem[44] = 0xfc4901b0
&eth4_mac->int_ctrl_mem[45] = 0xfc4901b4
&eth4_mac->int_ctrl_mem[46] = 0xfc4901b8
&eth4_mac->int_ctrl_mem[47] = 0xfc4901bc
&eth4_mac->int_ctrl_mem[48] = 0xfc4901c0
&eth4_mac->int_ctrl_mem[49] = 0xfc4901c4
&eth4_mac->int_ctrl_mem[50] = 0xfc4901c8
&eth4_mac->int_ctrl_mem[51] = 0xfc4901cc
&eth4_mac->int_ctrl_mem[52] = 0xfc4901d0
&eth4_mac->int_ctrl_mem[53] = 0xfc4901d4
&eth4_mac->int_ctrl_mem[54] = 0xfc4901d8
&eth4_mac->int_ctrl_mem[55] = 0xfc4901dc
&eth4_mac->int_ctrl_mem[56] = 0xfc4901e0
&eth4_mac->int_ctrl_mem[57] = 0xfc4901e4
&eth4_mac->int_ctrl_mem[58] = 0xfc4901e8
&eth4_mac->int_ctrl_mem[59] = 0xfc4901ec
&eth4_mac->int_ctrl_mem[60] = 0xfc4901f0
&eth4_mac->int_ctrl_mem[61] = 0xfc4901f4
&eth4_mac->int_ctrl_mem[62] = 0xfc4901f8
&eth4_mac->int_ctrl_mem[63] = 0xfc4901fc
&eth4_mac->mtip.pcs_100g_addr = 0xfc490200
&eth4_mac->mtip.pcs_100g_data = 0xfc490204
&eth4_mac->mtip.mac_100g_addr = 0xfc490210
&eth4_mac->mtip.mac_100g_data = 0xfc490214
&eth4_mac->mtip.pcs_50g_addr = 0xfc490220
&eth4_mac->mtip.pcs_50g_data = 0xfc490224
&eth4_mac->mtip.mac_50g_addr = 0xfc490230
&eth4_mac->mtip.mac_50g_data = 0xfc490234
&eth4_mac->mtip.an_lt_0_addr = 0xfc490240
&eth4_mac->mtip.an_lt_0_data = 0xfc490244
&eth4_mac->mtip.an_lt_1_addr = 0xfc490248
&eth4_mac->mtip.an_lt_1_data = 0xfc49024c
&eth4_mac->mtip.an_lt_2_addr = 0xfc490250
&eth4_mac->mtip.an_lt_2_data = 0xfc490254
&eth4_mac->mtip.an_lt_3_addr = 0xfc490258
&eth4_mac->mtip.an_lt_3_data = 0xfc49025c
&eth4_mac->stat_pcs.align_lock = 0xfc490300
&eth4_mac->stat_pcs.block_lock_bus = 0xfc490304
&eth4_mac->stat_pcs.block_lock_bit = 0xfc490308
&eth4_mac->stat_pcs.link_status = 0xfc49030c
&eth4_mac->stat_pcs.xl_link_status0 = 0xfc490320
&eth4_mac->stat_pcs.xl_link_status1 = 0xfc490324
&eth4_mac->stat_pcs.xl_link_status2 = 0xfc490328
&eth4_mac->stat_pcs.xl_link_status3 = 0xfc49032c
&eth4_mac->stat_pcs.amps_lock0 = 0xfc490340
&eth4_mac->stat_pcs.amps_lock1 = 0xfc490344
&eth4_mac->stat_pcs.amps_lock2 = 0xfc490348
&eth4_mac->stat_pcs.amps_lock3 = 0xfc49034c
&eth4_mac->stat_pcs.rsfec_aligned0 = 0xfc490360
&eth4_mac->stat_pcs.rsfec_aligned1 = 0xfc490364
&eth4_mac->stat_pcs.rsfec_aligned2 = 0xfc490368
&eth4_mac->stat_pcs.rsfec_aligned3 = 0xfc49036c
&eth4_mac->stat_pcs.fec_locked_0 = 0xfc490380
&eth4_mac->stat_pcs.fec_locked_1 = 0xfc490384
&eth4_mac->stat_pcs.fec_locked_2 = 0xfc490388
&eth4_mac->stat_pcs.fec_locked_3 = 0xfc49038c
&eth4_mac->stat_pcs.fec_locked_4 = 0xfc490390
&eth4_mac->stat_pcs.fec_locked_5 = 0xfc490394
&eth4_mac->stat_pcs.fec_locked_6 = 0xfc490398
&eth4_mac->stat_pcs.fec_locked_7 = 0xfc49039c
&eth4_mac->stat_pcs.fec_cerr_0 = 0xfc4903b0
&eth4_mac->stat_pcs.fec_cerr_1 = 0xfc4903b4
&eth4_mac->stat_pcs.fec_cerr_2 = 0xfc4903b8
&eth4_mac->stat_pcs.fec_cerr_3 = 0xfc4903bc
&eth4_mac->stat_pcs.fec_cerr_4 = 0xfc4903c0
&eth4_mac->stat_pcs.fec_cerr_5 = 0xfc4903c4
&eth4_mac->stat_pcs.fec_cerr_6 = 0xfc4903c8
&eth4_mac->stat_pcs.fec_cerr_7 = 0xfc4903cc
&eth4_mac->stat_pcs.fec_ncerr_0 = 0xfc4903e0
&eth4_mac->stat_pcs.fec_ncerr_1 = 0xfc4903e4
&eth4_mac->stat_pcs.fec_ncerr_2 = 0xfc4903e8
&eth4_mac->stat_pcs.fec_ncerr_3 = 0xfc4903ec
&eth4_mac->stat_pcs.fec_ncerr_4 = 0xfc4903f0
&eth4_mac->stat_pcs.fec_ncerr_5 = 0xfc4903f4
&eth4_mac->stat_pcs.fec_ncerr_6 = 0xfc4903f8
&eth4_mac->stat_pcs.fec_ncerr_7 = 0xfc4903fc
&eth4_mac->gen_v4.afifo_ctrl = 0xfc490500
&eth4_mac->gen_v4.tx_afifo_cfg_1 = 0xfc490504
&eth4_mac->gen_v4.tx_afifo_cfg_2 = 0xfc490508
&eth4_mac->gen_v4.tx_afifo_cfg_3 = 0xfc49050c
&eth4_mac->gen_v4.tx_afifo_cfg_4 = 0xfc490510
&eth4_mac->gen_v4.tx_afifo_cfg_5 = 0xfc490514
&eth4_mac->gen_v4.rx_afifo_cfg_1 = 0xfc490518
&eth4_mac->gen_v4.rx_afifo_cfg_2 = 0xfc49051c
&eth4_mac->gen_v4.rx_afifo_cfg_3 = 0xfc490520
&eth4_mac->gen_v4.rx_afifo_cfg_4 = 0xfc490524
&eth4_mac->gen_v4.rx_afifo_cfg_5 = 0xfc490528
&eth4_mac->gen_v4.mac = 0xfc490530
&eth4_mac->gen_v4.pcs_eee_pin_cfg = 0xfc490540
&eth4_mac->gen_v4.pcs_eee_pin_status = 0xfc490544
&eth4_mac->gen_v4.pcs_50g_pin_cfg = 0xfc490550
&eth4_mac->gen_v4.pcs_50g_pin_status = 0xfc490554
&eth4_mac->gen_v4.mac_100g_pin_cfg = 0xfc490560
&eth4_mac->gen_v4.mac_100g_pin_status = 0xfc490564
&eth4_mac->gen_v4.mac_50g_pin_cfg = 0xfc490570
&eth4_mac->gen_v4.mac_50g_pin_status = 0xfc490574
&eth4_mac->gen_v4.mac_100g_vlan01 = 0xfc490580
&eth4_mac->gen_v4.mac_100g_vlan23 = 0xfc490584
&eth4_mac->gen_v4.mac_100g_vlan45 = 0xfc490588
&eth4_mac->gen_v4.mac_100g_vlan67 = 0xfc49058c
&eth4_mac->gen_v4.tx_preamble_cfg_high = 0xfc4905a0
&eth4_mac->gen_v4.tx_preamble_cfg_low = 0xfc4905a4
&eth4_mac->gen_v4.rx_preamble_status_high = 0xfc4905b0
&eth4_mac->gen_v4.rx_preamble_status_low = 0xfc4905b4
&eth4_mac->gen_v4.stat_cfg_mac_100g = 0xfc4905c0
&eth4_mac->gen_v4.stat_cfg_mac_50g = 0xfc4905c4
&eth4_mac->gen_v4.stat_cfg_eee = 0xfc4905c8
&eth4_mac->gen_v4.int_cfg_lmac = 0xfc4905d0
&eth4_mac->gen_v4.int_cfg_cmac = 0xfc4905d4
&eth4_mac->gen_v4.int_cfg = 0xfc4905d8
&eth4_mac->stat.tx_afifo_in_pkt = 0xfc490600
&eth4_mac->stat.tx_afifo_in_short_pkt = 0xfc490604
&eth4_mac->stat.tx_afifo_in_long_pkt = 0xfc490608
&eth4_mac->stat.tx_afifo_out_pkt = 0xfc49060c
&eth4_mac->stat.tx_afifo_out_short_pkt = 0xfc490610
&eth4_mac->stat.tx_afifo_out_long_pkt = 0xfc490614
&eth4_mac->stat.tx_afifo_out_drop_pkt = 0xfc490618
&eth4_mac->stat.rx_afifo_in_pkt = 0xfc490620
&eth4_mac->stat.rx_afifo_in_short_pkt = 0xfc490624
&eth4_mac->stat.rx_afifo_in_long_pkt = 0xfc490628
&eth4_mac->stat.rx_afifo_out_pkt = 0xfc49062c
&eth4_mac->stat.rx_afifo_out_short_pkt = 0xfc490630
&eth4_mac->stat.rx_afifo_out_long_pkt = 0xfc490634
&eth4_mac->stat.rx_afifo_out_drop_pkt = 0xfc490638
&eth4_mac->stat.mac_100g_tx_underflow = 0xfc490650
&eth4_mac->stat.mac_100g_rx_overflow = 0xfc490654
&eth4_mac->stat.mac_100g_rem_fault = 0xfc490658
&eth4_mac->stat.mac_100g_loc_fault = 0xfc49065c
&eth4_mac->stat.mac_100g_lpi_ind = 0xfc490660
&eth4_mac->stat.mac_100g_ff_tx_pfc_ack = 0xfc490664
&eth4_mac->stat.mac_50g_tx_underflow = 0xfc490680
&eth4_mac->stat.mac_50g_rx_overflow = 0xfc490684
&eth4_mac->stat.mac_50g_li_fault = 0xfc490688
&eth4_mac->stat.mac_50g_rem_fault = 0xfc49068c
&eth4_mac->stat.mac_50g_loc_fault = 0xfc490690
&eth4_mac->stat.mac_50g_reg_lowp = 0xfc490694
&eth4_mac->stat.eee_ec_active = 0xfc4906b0
&eth4_mac->stat.eee_rx_lpi_active = 0xfc4906b4
&eth4_mac->stat.tx_afifo_in_eop_err = 0xfc4906c0
&eth4_mac->stat.tx_afifo_in_sop_err = 0xfc4906c4
&eth4_mac->stat.tx_afifo_out_eop_err = 0xfc4906c8
&eth4_mac->stat.rx_afifo_in_eop_err = 0xfc4906d0
&eth4_mac->stat.rx_afifo_in_sop_err = 0xfc4906d4
&eth4_mac->stat.rx_afifo_out_eop_err = 0xfc4906d8
&eth4_mac->gen_v4_sr.pcs_all_pin_status = 0xfc490704
&eth4_mac->gen_v4_sr.pcs_100g_pin_status = 0xfc490714
&eth4_mac->gen_v4_sr.pcs_fec_pin_status = 0xfc490724
&eth4_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc4b0100
&eth4_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc4b0104
&eth4_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc4b0108
&eth4_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc4b010c
&eth4_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc4b0110
&eth4_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc4b0114
&eth4_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc4b0118
&eth4_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc4b011c
&eth4_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc4b0120
&eth4_udma0->m2s.axi_m2s.ostand_cfg = 0xfc4b0124
&eth4_udma0->m2s.m2s.state = 0xfc4b0200
&eth4_udma0->m2s.m2s.change_state = 0xfc4b0204
&eth4_udma0->m2s.m2s.err_log_mask = 0xfc4b020c
&eth4_udma0->m2s.m2s.log_0 = 0xfc4b0214
&eth4_udma0->m2s.m2s.log_1 = 0xfc4b0218
&eth4_udma0->m2s.m2s.log_2 = 0xfc4b021c
&eth4_udma0->m2s.m2s.log_3 = 0xfc4b0220
&eth4_udma0->m2s.m2s.clear_err_log = 0xfc4b0224
&eth4_udma0->m2s.m2s.data_fifo_status = 0xfc4b0228
&eth4_udma0->m2s.m2s.header_fifo_status = 0xfc4b022c
&eth4_udma0->m2s.m2s.unack_fifo_status = 0xfc4b0230
&eth4_udma0->m2s.m2s.indirect_ctrl = 0xfc4b0234
&eth4_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc4b0238
&eth4_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc4b023c
&eth4_udma0->m2s.m2s.sel_rate_limit_status = 0xfc4b0240
&eth4_udma0->m2s.m2s.sel_dwrr_status = 0xfc4b0244
&eth4_udma0->m2s.m2s.clear_ctrl = 0xfc4b0248
&eth4_udma0->m2s.m2s.check_en = 0xfc4b024c
&eth4_udma0->m2s.m2s.fifo_en = 0xfc4b0250
&eth4_udma0->m2s.m2s.cfg_len = 0xfc4b0254
&eth4_udma0->m2s.m2s.stream_cfg = 0xfc4b0258
&eth4_udma0->m2s.m2s.pref_queue_en = 0xfc4b025c
&eth4_udma0->m2s.m2s.stream_cfg2 = 0xfc4b0260
&eth4_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc4b0300
&eth4_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc4b0304
&eth4_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc4b0308
&eth4_udma0->m2s.m2s_rd.data_cfg = 0xfc4b0310
&eth4_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc4b0340
&eth4_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc4b0344
&eth4_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc4b0380
&eth4_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc4b0384
&eth4_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc4b0388
&eth4_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc4b03c0
&eth4_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc4b03c4
&eth4_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc4b03c8
&eth4_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc4b03cc
&eth4_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc4b03d0
&eth4_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc4b03d4
&eth4_udma0->m2s.m2s_comp.cfg_1c = 0xfc4b0400
&eth4_udma0->m2s.m2s_comp.cfg_coal = 0xfc4b0404
&eth4_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc4b0408
&eth4_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc4b040c
&eth4_udma0->m2s.m2s_stat.cfg_st = 0xfc4b0500
&eth4_udma0->m2s.m2s_stat.tx_pkt = 0xfc4b0504
&eth4_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc4b0508
&eth4_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc4b050c
&eth4_udma0->m2s.m2s_stat.prefed_desc = 0xfc4b0510
&eth4_udma0->m2s.m2s_stat.comp_pkt = 0xfc4b0514
&eth4_udma0->m2s.m2s_stat.comp_desc = 0xfc4b0518
&eth4_udma0->m2s.m2s_stat.ack_pkts = 0xfc4b051c
&eth4_udma0->m2s.m2s_feature.reg_1 = 0xfc4b0600
&eth4_udma0->m2s.m2s_feature.dma_version = 0xfc4b0604
&eth4_udma0->m2s.m2s_feature.reg_3 = 0xfc4b0608
&eth4_udma0->m2s.m2s_feature.reg_4 = 0xfc4b060c
&eth4_udma0->m2s.m2s_feature.reg_5 = 0xfc4b0610
&eth4_udma0->m2s.m2s_feature.reg_6 = 0xfc4b0614
&eth4_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc4b1000
&eth4_udma0->m2s.m2s_q[0].cfg = 0xfc4b1020
&eth4_udma0->m2s.m2s_q[0].status = 0xfc4b1024
&eth4_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc4b1028
&eth4_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc4b102c
&eth4_udma0->m2s.m2s_q[0].tdrl = 0xfc4b1030
&eth4_udma0->m2s.m2s_q[0].tdrhp = 0xfc4b1034
&eth4_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc4b1038
&eth4_udma0->m2s.m2s_q[0].tdrtp = 0xfc4b103c
&eth4_udma0->m2s.m2s_q[0].tdcp = 0xfc4b1040
&eth4_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc4b1044
&eth4_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc4b1048
&eth4_udma0->m2s.m2s_q[0].tcrhp = 0xfc4b104c
&eth4_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc4b1050
&eth4_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc4b1060
&eth4_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc4b1064
&eth4_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc4b1068
&eth4_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc4b106c
&eth4_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc4b1070
&eth4_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc4b1074
&eth4_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc4b1080
&eth4_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc4b1084
&eth4_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc4b1088
&eth4_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc4b108c
&eth4_udma0->m2s.m2s_q[0].comp_cfg = 0xfc4b10a0
&eth4_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc4b10b0
&eth4_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc4b10c0
&eth4_udma0->m2s.m2s_q[0].read_data_snp = 0xfc4b10d0
&eth4_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc4b2000
&eth4_udma0->m2s.m2s_q[1].cfg = 0xfc4b2020
&eth4_udma0->m2s.m2s_q[1].status = 0xfc4b2024
&eth4_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc4b2028
&eth4_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc4b202c
&eth4_udma0->m2s.m2s_q[1].tdrl = 0xfc4b2030
&eth4_udma0->m2s.m2s_q[1].tdrhp = 0xfc4b2034
&eth4_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc4b2038
&eth4_udma0->m2s.m2s_q[1].tdrtp = 0xfc4b203c
&eth4_udma0->m2s.m2s_q[1].tdcp = 0xfc4b2040
&eth4_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc4b2044
&eth4_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc4b2048
&eth4_udma0->m2s.m2s_q[1].tcrhp = 0xfc4b204c
&eth4_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc4b2050
&eth4_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc4b2060
&eth4_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc4b2064
&eth4_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc4b2068
&eth4_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc4b206c
&eth4_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc4b2070
&eth4_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc4b2074
&eth4_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc4b2080
&eth4_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc4b2084
&eth4_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc4b2088
&eth4_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc4b208c
&eth4_udma0->m2s.m2s_q[1].comp_cfg = 0xfc4b20a0
&eth4_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc4b20b0
&eth4_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc4b20c0
&eth4_udma0->m2s.m2s_q[1].read_data_snp = 0xfc4b20d0
&eth4_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc4b3000
&eth4_udma0->m2s.m2s_q[2].cfg = 0xfc4b3020
&eth4_udma0->m2s.m2s_q[2].status = 0xfc4b3024
&eth4_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc4b3028
&eth4_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc4b302c
&eth4_udma0->m2s.m2s_q[2].tdrl = 0xfc4b3030
&eth4_udma0->m2s.m2s_q[2].tdrhp = 0xfc4b3034
&eth4_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc4b3038
&eth4_udma0->m2s.m2s_q[2].tdrtp = 0xfc4b303c
&eth4_udma0->m2s.m2s_q[2].tdcp = 0xfc4b3040
&eth4_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc4b3044
&eth4_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc4b3048
&eth4_udma0->m2s.m2s_q[2].tcrhp = 0xfc4b304c
&eth4_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc4b3050
&eth4_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc4b3060
&eth4_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc4b3064
&eth4_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc4b3068
&eth4_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc4b306c
&eth4_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc4b3070
&eth4_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc4b3074
&eth4_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc4b3080
&eth4_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc4b3084
&eth4_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc4b3088
&eth4_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc4b308c
&eth4_udma0->m2s.m2s_q[2].comp_cfg = 0xfc4b30a0
&eth4_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc4b30b0
&eth4_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc4b30c0
&eth4_udma0->m2s.m2s_q[2].read_data_snp = 0xfc4b30d0
&eth4_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc4b4000
&eth4_udma0->m2s.m2s_q[3].cfg = 0xfc4b4020
&eth4_udma0->m2s.m2s_q[3].status = 0xfc4b4024
&eth4_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc4b4028
&eth4_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc4b402c
&eth4_udma0->m2s.m2s_q[3].tdrl = 0xfc4b4030
&eth4_udma0->m2s.m2s_q[3].tdrhp = 0xfc4b4034
&eth4_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc4b4038
&eth4_udma0->m2s.m2s_q[3].tdrtp = 0xfc4b403c
&eth4_udma0->m2s.m2s_q[3].tdcp = 0xfc4b4040
&eth4_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc4b4044
&eth4_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc4b4048
&eth4_udma0->m2s.m2s_q[3].tcrhp = 0xfc4b404c
&eth4_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc4b4050
&eth4_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc4b4060
&eth4_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc4b4064
&eth4_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc4b4068
&eth4_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc4b406c
&eth4_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc4b4070
&eth4_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc4b4074
&eth4_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc4b4080
&eth4_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc4b4084
&eth4_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc4b4088
&eth4_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc4b408c
&eth4_udma0->m2s.m2s_q[3].comp_cfg = 0xfc4b40a0
&eth4_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc4b40b0
&eth4_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc4b40c0
&eth4_udma0->m2s.m2s_q[3].read_data_snp = 0xfc4b40d0
&eth4_udma0->m2s.m2s_q[4].desc_pref_cfg = 0xfc4b5000
&eth4_udma0->m2s.m2s_q[4].cfg = 0xfc4b5020
&eth4_udma0->m2s.m2s_q[4].status = 0xfc4b5024
&eth4_udma0->m2s.m2s_q[4].tdrbp_low = 0xfc4b5028
&eth4_udma0->m2s.m2s_q[4].tdrbp_high = 0xfc4b502c
&eth4_udma0->m2s.m2s_q[4].tdrl = 0xfc4b5030
&eth4_udma0->m2s.m2s_q[4].tdrhp = 0xfc4b5034
&eth4_udma0->m2s.m2s_q[4].tdrtp_inc = 0xfc4b5038
&eth4_udma0->m2s.m2s_q[4].tdrtp = 0xfc4b503c
&eth4_udma0->m2s.m2s_q[4].tdcp = 0xfc4b5040
&eth4_udma0->m2s.m2s_q[4].tcrbp_low = 0xfc4b5044
&eth4_udma0->m2s.m2s_q[4].tcrbp_high = 0xfc4b5048
&eth4_udma0->m2s.m2s_q[4].tcrhp = 0xfc4b504c
&eth4_udma0->m2s.m2s_q[4].tcrhp_internal = 0xfc4b5050
&eth4_udma0->m2s.m2s_q[4].rlimit.cfg_1s = 0xfc4b5060
&eth4_udma0->m2s.m2s_q[4].rlimit.cfg_cycle = 0xfc4b5064
&eth4_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_1 = 0xfc4b5068
&eth4_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_2 = 0xfc4b506c
&eth4_udma0->m2s.m2s_q[4].rlimit.sw_ctrl = 0xfc4b5070
&eth4_udma0->m2s.m2s_q[4].rlimit.mask = 0xfc4b5074
&eth4_udma0->m2s.m2s_q[4].dwrr_cfg_1 = 0xfc4b5080
&eth4_udma0->m2s.m2s_q[4].dwrr_cfg_2 = 0xfc4b5084
&eth4_udma0->m2s.m2s_q[4].dwrr_cfg_3 = 0xfc4b5088
&eth4_udma0->m2s.m2s_q[4].dwrr_sw_ctrl = 0xfc4b508c
&eth4_udma0->m2s.m2s_q[4].comp_cfg = 0xfc4b50a0
&eth4_udma0->m2s.m2s_q[4].q_sw_ctrl = 0xfc4b50b0
&eth4_udma0->m2s.m2s_q[4].q_tx_pkt = 0xfc4b50c0
&eth4_udma0->m2s.m2s_q[4].read_data_snp = 0xfc4b50d0
&eth4_udma0->m2s.m2s_q[5].desc_pref_cfg = 0xfc4b6000
&eth4_udma0->m2s.m2s_q[5].cfg = 0xfc4b6020
&eth4_udma0->m2s.m2s_q[5].status = 0xfc4b6024
&eth4_udma0->m2s.m2s_q[5].tdrbp_low = 0xfc4b6028
&eth4_udma0->m2s.m2s_q[5].tdrbp_high = 0xfc4b602c
&eth4_udma0->m2s.m2s_q[5].tdrl = 0xfc4b6030
&eth4_udma0->m2s.m2s_q[5].tdrhp = 0xfc4b6034
&eth4_udma0->m2s.m2s_q[5].tdrtp_inc = 0xfc4b6038
&eth4_udma0->m2s.m2s_q[5].tdrtp = 0xfc4b603c
&eth4_udma0->m2s.m2s_q[5].tdcp = 0xfc4b6040
&eth4_udma0->m2s.m2s_q[5].tcrbp_low = 0xfc4b6044
&eth4_udma0->m2s.m2s_q[5].tcrbp_high = 0xfc4b6048
&eth4_udma0->m2s.m2s_q[5].tcrhp = 0xfc4b604c
&eth4_udma0->m2s.m2s_q[5].tcrhp_internal = 0xfc4b6050
&eth4_udma0->m2s.m2s_q[5].rlimit.cfg_1s = 0xfc4b6060
&eth4_udma0->m2s.m2s_q[5].rlimit.cfg_cycle = 0xfc4b6064
&eth4_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_1 = 0xfc4b6068
&eth4_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_2 = 0xfc4b606c
&eth4_udma0->m2s.m2s_q[5].rlimit.sw_ctrl = 0xfc4b6070
&eth4_udma0->m2s.m2s_q[5].rlimit.mask = 0xfc4b6074
&eth4_udma0->m2s.m2s_q[5].dwrr_cfg_1 = 0xfc4b6080
&eth4_udma0->m2s.m2s_q[5].dwrr_cfg_2 = 0xfc4b6084
&eth4_udma0->m2s.m2s_q[5].dwrr_cfg_3 = 0xfc4b6088
&eth4_udma0->m2s.m2s_q[5].dwrr_sw_ctrl = 0xfc4b608c
&eth4_udma0->m2s.m2s_q[5].comp_cfg = 0xfc4b60a0
&eth4_udma0->m2s.m2s_q[5].q_sw_ctrl = 0xfc4b60b0
&eth4_udma0->m2s.m2s_q[5].q_tx_pkt = 0xfc4b60c0
&eth4_udma0->m2s.m2s_q[5].read_data_snp = 0xfc4b60d0
&eth4_udma0->m2s.m2s_q[6].desc_pref_cfg = 0xfc4b7000
&eth4_udma0->m2s.m2s_q[6].cfg = 0xfc4b7020
&eth4_udma0->m2s.m2s_q[6].status = 0xfc4b7024
&eth4_udma0->m2s.m2s_q[6].tdrbp_low = 0xfc4b7028
&eth4_udma0->m2s.m2s_q[6].tdrbp_high = 0xfc4b702c
&eth4_udma0->m2s.m2s_q[6].tdrl = 0xfc4b7030
&eth4_udma0->m2s.m2s_q[6].tdrhp = 0xfc4b7034
&eth4_udma0->m2s.m2s_q[6].tdrtp_inc = 0xfc4b7038
&eth4_udma0->m2s.m2s_q[6].tdrtp = 0xfc4b703c
&eth4_udma0->m2s.m2s_q[6].tdcp = 0xfc4b7040
&eth4_udma0->m2s.m2s_q[6].tcrbp_low = 0xfc4b7044
&eth4_udma0->m2s.m2s_q[6].tcrbp_high = 0xfc4b7048
&eth4_udma0->m2s.m2s_q[6].tcrhp = 0xfc4b704c
&eth4_udma0->m2s.m2s_q[6].tcrhp_internal = 0xfc4b7050
&eth4_udma0->m2s.m2s_q[6].rlimit.cfg_1s = 0xfc4b7060
&eth4_udma0->m2s.m2s_q[6].rlimit.cfg_cycle = 0xfc4b7064
&eth4_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_1 = 0xfc4b7068
&eth4_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_2 = 0xfc4b706c
&eth4_udma0->m2s.m2s_q[6].rlimit.sw_ctrl = 0xfc4b7070
&eth4_udma0->m2s.m2s_q[6].rlimit.mask = 0xfc4b7074
&eth4_udma0->m2s.m2s_q[6].dwrr_cfg_1 = 0xfc4b7080
&eth4_udma0->m2s.m2s_q[6].dwrr_cfg_2 = 0xfc4b7084
&eth4_udma0->m2s.m2s_q[6].dwrr_cfg_3 = 0xfc4b7088
&eth4_udma0->m2s.m2s_q[6].dwrr_sw_ctrl = 0xfc4b708c
&eth4_udma0->m2s.m2s_q[6].comp_cfg = 0xfc4b70a0
&eth4_udma0->m2s.m2s_q[6].q_sw_ctrl = 0xfc4b70b0
&eth4_udma0->m2s.m2s_q[6].q_tx_pkt = 0xfc4b70c0
&eth4_udma0->m2s.m2s_q[6].read_data_snp = 0xfc4b70d0
&eth4_udma0->m2s.m2s_q[7].desc_pref_cfg = 0xfc4b8000
&eth4_udma0->m2s.m2s_q[7].cfg = 0xfc4b8020
&eth4_udma0->m2s.m2s_q[7].status = 0xfc4b8024
&eth4_udma0->m2s.m2s_q[7].tdrbp_low = 0xfc4b8028
&eth4_udma0->m2s.m2s_q[7].tdrbp_high = 0xfc4b802c
&eth4_udma0->m2s.m2s_q[7].tdrl = 0xfc4b8030
&eth4_udma0->m2s.m2s_q[7].tdrhp = 0xfc4b8034
&eth4_udma0->m2s.m2s_q[7].tdrtp_inc = 0xfc4b8038
&eth4_udma0->m2s.m2s_q[7].tdrtp = 0xfc4b803c
&eth4_udma0->m2s.m2s_q[7].tdcp = 0xfc4b8040
&eth4_udma0->m2s.m2s_q[7].tcrbp_low = 0xfc4b8044
&eth4_udma0->m2s.m2s_q[7].tcrbp_high = 0xfc4b8048
&eth4_udma0->m2s.m2s_q[7].tcrhp = 0xfc4b804c
&eth4_udma0->m2s.m2s_q[7].tcrhp_internal = 0xfc4b8050
&eth4_udma0->m2s.m2s_q[7].rlimit.cfg_1s = 0xfc4b8060
&eth4_udma0->m2s.m2s_q[7].rlimit.cfg_cycle = 0xfc4b8064
&eth4_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_1 = 0xfc4b8068
&eth4_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_2 = 0xfc4b806c
&eth4_udma0->m2s.m2s_q[7].rlimit.sw_ctrl = 0xfc4b8070
&eth4_udma0->m2s.m2s_q[7].rlimit.mask = 0xfc4b8074
&eth4_udma0->m2s.m2s_q[7].dwrr_cfg_1 = 0xfc4b8080
&eth4_udma0->m2s.m2s_q[7].dwrr_cfg_2 = 0xfc4b8084
&eth4_udma0->m2s.m2s_q[7].dwrr_cfg_3 = 0xfc4b8088
&eth4_udma0->m2s.m2s_q[7].dwrr_sw_ctrl = 0xfc4b808c
&eth4_udma0->m2s.m2s_q[7].comp_cfg = 0xfc4b80a0
&eth4_udma0->m2s.m2s_q[7].q_sw_ctrl = 0xfc4b80b0
&eth4_udma0->m2s.m2s_q[7].q_tx_pkt = 0xfc4b80c0
&eth4_udma0->m2s.m2s_q[7].read_data_snp = 0xfc4b80d0
&eth4_udma0->m2s.m2s_q[8].desc_pref_cfg = 0xfc4b9000
&eth4_udma0->m2s.m2s_q[8].cfg = 0xfc4b9020
&eth4_udma0->m2s.m2s_q[8].status = 0xfc4b9024
&eth4_udma0->m2s.m2s_q[8].tdrbp_low = 0xfc4b9028
&eth4_udma0->m2s.m2s_q[8].tdrbp_high = 0xfc4b902c
&eth4_udma0->m2s.m2s_q[8].tdrl = 0xfc4b9030
&eth4_udma0->m2s.m2s_q[8].tdrhp = 0xfc4b9034
&eth4_udma0->m2s.m2s_q[8].tdrtp_inc = 0xfc4b9038
&eth4_udma0->m2s.m2s_q[8].tdrtp = 0xfc4b903c
&eth4_udma0->m2s.m2s_q[8].tdcp = 0xfc4b9040
&eth4_udma0->m2s.m2s_q[8].tcrbp_low = 0xfc4b9044
&eth4_udma0->m2s.m2s_q[8].tcrbp_high = 0xfc4b9048
&eth4_udma0->m2s.m2s_q[8].tcrhp = 0xfc4b904c
&eth4_udma0->m2s.m2s_q[8].tcrhp_internal = 0xfc4b9050
&eth4_udma0->m2s.m2s_q[8].rlimit.cfg_1s = 0xfc4b9060
&eth4_udma0->m2s.m2s_q[8].rlimit.cfg_cycle = 0xfc4b9064
&eth4_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_1 = 0xfc4b9068
&eth4_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_2 = 0xfc4b906c
&eth4_udma0->m2s.m2s_q[8].rlimit.sw_ctrl = 0xfc4b9070
&eth4_udma0->m2s.m2s_q[8].rlimit.mask = 0xfc4b9074
&eth4_udma0->m2s.m2s_q[8].dwrr_cfg_1 = 0xfc4b9080
&eth4_udma0->m2s.m2s_q[8].dwrr_cfg_2 = 0xfc4b9084
&eth4_udma0->m2s.m2s_q[8].dwrr_cfg_3 = 0xfc4b9088
&eth4_udma0->m2s.m2s_q[8].dwrr_sw_ctrl = 0xfc4b908c
&eth4_udma0->m2s.m2s_q[8].comp_cfg = 0xfc4b90a0
&eth4_udma0->m2s.m2s_q[8].q_sw_ctrl = 0xfc4b90b0
&eth4_udma0->m2s.m2s_q[8].q_tx_pkt = 0xfc4b90c0
&eth4_udma0->m2s.m2s_q[8].read_data_snp = 0xfc4b90d0
&eth4_udma0->m2s.m2s_q[9].desc_pref_cfg = 0xfc4ba000
&eth4_udma0->m2s.m2s_q[9].cfg = 0xfc4ba020
&eth4_udma0->m2s.m2s_q[9].status = 0xfc4ba024
&eth4_udma0->m2s.m2s_q[9].tdrbp_low = 0xfc4ba028
&eth4_udma0->m2s.m2s_q[9].tdrbp_high = 0xfc4ba02c
&eth4_udma0->m2s.m2s_q[9].tdrl = 0xfc4ba030
&eth4_udma0->m2s.m2s_q[9].tdrhp = 0xfc4ba034
&eth4_udma0->m2s.m2s_q[9].tdrtp_inc = 0xfc4ba038
&eth4_udma0->m2s.m2s_q[9].tdrtp = 0xfc4ba03c
&eth4_udma0->m2s.m2s_q[9].tdcp = 0xfc4ba040
&eth4_udma0->m2s.m2s_q[9].tcrbp_low = 0xfc4ba044
&eth4_udma0->m2s.m2s_q[9].tcrbp_high = 0xfc4ba048
&eth4_udma0->m2s.m2s_q[9].tcrhp = 0xfc4ba04c
&eth4_udma0->m2s.m2s_q[9].tcrhp_internal = 0xfc4ba050
&eth4_udma0->m2s.m2s_q[9].rlimit.cfg_1s = 0xfc4ba060
&eth4_udma0->m2s.m2s_q[9].rlimit.cfg_cycle = 0xfc4ba064
&eth4_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_1 = 0xfc4ba068
&eth4_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_2 = 0xfc4ba06c
&eth4_udma0->m2s.m2s_q[9].rlimit.sw_ctrl = 0xfc4ba070
&eth4_udma0->m2s.m2s_q[9].rlimit.mask = 0xfc4ba074
&eth4_udma0->m2s.m2s_q[9].dwrr_cfg_1 = 0xfc4ba080
&eth4_udma0->m2s.m2s_q[9].dwrr_cfg_2 = 0xfc4ba084
&eth4_udma0->m2s.m2s_q[9].dwrr_cfg_3 = 0xfc4ba088
&eth4_udma0->m2s.m2s_q[9].dwrr_sw_ctrl = 0xfc4ba08c
&eth4_udma0->m2s.m2s_q[9].comp_cfg = 0xfc4ba0a0
&eth4_udma0->m2s.m2s_q[9].q_sw_ctrl = 0xfc4ba0b0
&eth4_udma0->m2s.m2s_q[9].q_tx_pkt = 0xfc4ba0c0
&eth4_udma0->m2s.m2s_q[9].read_data_snp = 0xfc4ba0d0
&eth4_udma0->m2s.m2s_q[10].desc_pref_cfg = 0xfc4bb000
&eth4_udma0->m2s.m2s_q[10].cfg = 0xfc4bb020
&eth4_udma0->m2s.m2s_q[10].status = 0xfc4bb024
&eth4_udma0->m2s.m2s_q[10].tdrbp_low = 0xfc4bb028
&eth4_udma0->m2s.m2s_q[10].tdrbp_high = 0xfc4bb02c
&eth4_udma0->m2s.m2s_q[10].tdrl = 0xfc4bb030
&eth4_udma0->m2s.m2s_q[10].tdrhp = 0xfc4bb034
&eth4_udma0->m2s.m2s_q[10].tdrtp_inc = 0xfc4bb038
&eth4_udma0->m2s.m2s_q[10].tdrtp = 0xfc4bb03c
&eth4_udma0->m2s.m2s_q[10].tdcp = 0xfc4bb040
&eth4_udma0->m2s.m2s_q[10].tcrbp_low = 0xfc4bb044
&eth4_udma0->m2s.m2s_q[10].tcrbp_high = 0xfc4bb048
&eth4_udma0->m2s.m2s_q[10].tcrhp = 0xfc4bb04c
&eth4_udma0->m2s.m2s_q[10].tcrhp_internal = 0xfc4bb050
&eth4_udma0->m2s.m2s_q[10].rlimit.cfg_1s = 0xfc4bb060
&eth4_udma0->m2s.m2s_q[10].rlimit.cfg_cycle = 0xfc4bb064
&eth4_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_1 = 0xfc4bb068
&eth4_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_2 = 0xfc4bb06c
&eth4_udma0->m2s.m2s_q[10].rlimit.sw_ctrl = 0xfc4bb070
&eth4_udma0->m2s.m2s_q[10].rlimit.mask = 0xfc4bb074
&eth4_udma0->m2s.m2s_q[10].dwrr_cfg_1 = 0xfc4bb080
&eth4_udma0->m2s.m2s_q[10].dwrr_cfg_2 = 0xfc4bb084
&eth4_udma0->m2s.m2s_q[10].dwrr_cfg_3 = 0xfc4bb088
&eth4_udma0->m2s.m2s_q[10].dwrr_sw_ctrl = 0xfc4bb08c
&eth4_udma0->m2s.m2s_q[10].comp_cfg = 0xfc4bb0a0
&eth4_udma0->m2s.m2s_q[10].q_sw_ctrl = 0xfc4bb0b0
&eth4_udma0->m2s.m2s_q[10].q_tx_pkt = 0xfc4bb0c0
&eth4_udma0->m2s.m2s_q[10].read_data_snp = 0xfc4bb0d0
&eth4_udma0->m2s.m2s_q[11].desc_pref_cfg = 0xfc4bc000
&eth4_udma0->m2s.m2s_q[11].cfg = 0xfc4bc020
&eth4_udma0->m2s.m2s_q[11].status = 0xfc4bc024
&eth4_udma0->m2s.m2s_q[11].tdrbp_low = 0xfc4bc028
&eth4_udma0->m2s.m2s_q[11].tdrbp_high = 0xfc4bc02c
&eth4_udma0->m2s.m2s_q[11].tdrl = 0xfc4bc030
&eth4_udma0->m2s.m2s_q[11].tdrhp = 0xfc4bc034
&eth4_udma0->m2s.m2s_q[11].tdrtp_inc = 0xfc4bc038
&eth4_udma0->m2s.m2s_q[11].tdrtp = 0xfc4bc03c
&eth4_udma0->m2s.m2s_q[11].tdcp = 0xfc4bc040
&eth4_udma0->m2s.m2s_q[11].tcrbp_low = 0xfc4bc044
&eth4_udma0->m2s.m2s_q[11].tcrbp_high = 0xfc4bc048
&eth4_udma0->m2s.m2s_q[11].tcrhp = 0xfc4bc04c
&eth4_udma0->m2s.m2s_q[11].tcrhp_internal = 0xfc4bc050
&eth4_udma0->m2s.m2s_q[11].rlimit.cfg_1s = 0xfc4bc060
&eth4_udma0->m2s.m2s_q[11].rlimit.cfg_cycle = 0xfc4bc064
&eth4_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_1 = 0xfc4bc068
&eth4_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_2 = 0xfc4bc06c
&eth4_udma0->m2s.m2s_q[11].rlimit.sw_ctrl = 0xfc4bc070
&eth4_udma0->m2s.m2s_q[11].rlimit.mask = 0xfc4bc074
&eth4_udma0->m2s.m2s_q[11].dwrr_cfg_1 = 0xfc4bc080
&eth4_udma0->m2s.m2s_q[11].dwrr_cfg_2 = 0xfc4bc084
&eth4_udma0->m2s.m2s_q[11].dwrr_cfg_3 = 0xfc4bc088
&eth4_udma0->m2s.m2s_q[11].dwrr_sw_ctrl = 0xfc4bc08c
&eth4_udma0->m2s.m2s_q[11].comp_cfg = 0xfc4bc0a0
&eth4_udma0->m2s.m2s_q[11].q_sw_ctrl = 0xfc4bc0b0
&eth4_udma0->m2s.m2s_q[11].q_tx_pkt = 0xfc4bc0c0
&eth4_udma0->m2s.m2s_q[11].read_data_snp = 0xfc4bc0d0
&eth4_udma0->m2s.m2s_q[12].desc_pref_cfg = 0xfc4bd000
&eth4_udma0->m2s.m2s_q[12].cfg = 0xfc4bd020
&eth4_udma0->m2s.m2s_q[12].status = 0xfc4bd024
&eth4_udma0->m2s.m2s_q[12].tdrbp_low = 0xfc4bd028
&eth4_udma0->m2s.m2s_q[12].tdrbp_high = 0xfc4bd02c
&eth4_udma0->m2s.m2s_q[12].tdrl = 0xfc4bd030
&eth4_udma0->m2s.m2s_q[12].tdrhp = 0xfc4bd034
&eth4_udma0->m2s.m2s_q[12].tdrtp_inc = 0xfc4bd038
&eth4_udma0->m2s.m2s_q[12].tdrtp = 0xfc4bd03c
&eth4_udma0->m2s.m2s_q[12].tdcp = 0xfc4bd040
&eth4_udma0->m2s.m2s_q[12].tcrbp_low = 0xfc4bd044
&eth4_udma0->m2s.m2s_q[12].tcrbp_high = 0xfc4bd048
&eth4_udma0->m2s.m2s_q[12].tcrhp = 0xfc4bd04c
&eth4_udma0->m2s.m2s_q[12].tcrhp_internal = 0xfc4bd050
&eth4_udma0->m2s.m2s_q[12].rlimit.cfg_1s = 0xfc4bd060
&eth4_udma0->m2s.m2s_q[12].rlimit.cfg_cycle = 0xfc4bd064
&eth4_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_1 = 0xfc4bd068
&eth4_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_2 = 0xfc4bd06c
&eth4_udma0->m2s.m2s_q[12].rlimit.sw_ctrl = 0xfc4bd070
&eth4_udma0->m2s.m2s_q[12].rlimit.mask = 0xfc4bd074
&eth4_udma0->m2s.m2s_q[12].dwrr_cfg_1 = 0xfc4bd080
&eth4_udma0->m2s.m2s_q[12].dwrr_cfg_2 = 0xfc4bd084
&eth4_udma0->m2s.m2s_q[12].dwrr_cfg_3 = 0xfc4bd088
&eth4_udma0->m2s.m2s_q[12].dwrr_sw_ctrl = 0xfc4bd08c
&eth4_udma0->m2s.m2s_q[12].comp_cfg = 0xfc4bd0a0
&eth4_udma0->m2s.m2s_q[12].q_sw_ctrl = 0xfc4bd0b0
&eth4_udma0->m2s.m2s_q[12].q_tx_pkt = 0xfc4bd0c0
&eth4_udma0->m2s.m2s_q[12].read_data_snp = 0xfc4bd0d0
&eth4_udma0->m2s.m2s_q[13].desc_pref_cfg = 0xfc4be000
&eth4_udma0->m2s.m2s_q[13].cfg = 0xfc4be020
&eth4_udma0->m2s.m2s_q[13].status = 0xfc4be024
&eth4_udma0->m2s.m2s_q[13].tdrbp_low = 0xfc4be028
&eth4_udma0->m2s.m2s_q[13].tdrbp_high = 0xfc4be02c
&eth4_udma0->m2s.m2s_q[13].tdrl = 0xfc4be030
&eth4_udma0->m2s.m2s_q[13].tdrhp = 0xfc4be034
&eth4_udma0->m2s.m2s_q[13].tdrtp_inc = 0xfc4be038
&eth4_udma0->m2s.m2s_q[13].tdrtp = 0xfc4be03c
&eth4_udma0->m2s.m2s_q[13].tdcp = 0xfc4be040
&eth4_udma0->m2s.m2s_q[13].tcrbp_low = 0xfc4be044
&eth4_udma0->m2s.m2s_q[13].tcrbp_high = 0xfc4be048
&eth4_udma0->m2s.m2s_q[13].tcrhp = 0xfc4be04c
&eth4_udma0->m2s.m2s_q[13].tcrhp_internal = 0xfc4be050
&eth4_udma0->m2s.m2s_q[13].rlimit.cfg_1s = 0xfc4be060
&eth4_udma0->m2s.m2s_q[13].rlimit.cfg_cycle = 0xfc4be064
&eth4_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_1 = 0xfc4be068
&eth4_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_2 = 0xfc4be06c
&eth4_udma0->m2s.m2s_q[13].rlimit.sw_ctrl = 0xfc4be070
&eth4_udma0->m2s.m2s_q[13].rlimit.mask = 0xfc4be074
&eth4_udma0->m2s.m2s_q[13].dwrr_cfg_1 = 0xfc4be080
&eth4_udma0->m2s.m2s_q[13].dwrr_cfg_2 = 0xfc4be084
&eth4_udma0->m2s.m2s_q[13].dwrr_cfg_3 = 0xfc4be088
&eth4_udma0->m2s.m2s_q[13].dwrr_sw_ctrl = 0xfc4be08c
&eth4_udma0->m2s.m2s_q[13].comp_cfg = 0xfc4be0a0
&eth4_udma0->m2s.m2s_q[13].q_sw_ctrl = 0xfc4be0b0
&eth4_udma0->m2s.m2s_q[13].q_tx_pkt = 0xfc4be0c0
&eth4_udma0->m2s.m2s_q[13].read_data_snp = 0xfc4be0d0
&eth4_udma0->m2s.m2s_q[14].desc_pref_cfg = 0xfc4bf000
&eth4_udma0->m2s.m2s_q[14].cfg = 0xfc4bf020
&eth4_udma0->m2s.m2s_q[14].status = 0xfc4bf024
&eth4_udma0->m2s.m2s_q[14].tdrbp_low = 0xfc4bf028
&eth4_udma0->m2s.m2s_q[14].tdrbp_high = 0xfc4bf02c
&eth4_udma0->m2s.m2s_q[14].tdrl = 0xfc4bf030
&eth4_udma0->m2s.m2s_q[14].tdrhp = 0xfc4bf034
&eth4_udma0->m2s.m2s_q[14].tdrtp_inc = 0xfc4bf038
&eth4_udma0->m2s.m2s_q[14].tdrtp = 0xfc4bf03c
&eth4_udma0->m2s.m2s_q[14].tdcp = 0xfc4bf040
&eth4_udma0->m2s.m2s_q[14].tcrbp_low = 0xfc4bf044
&eth4_udma0->m2s.m2s_q[14].tcrbp_high = 0xfc4bf048
&eth4_udma0->m2s.m2s_q[14].tcrhp = 0xfc4bf04c
&eth4_udma0->m2s.m2s_q[14].tcrhp_internal = 0xfc4bf050
&eth4_udma0->m2s.m2s_q[14].rlimit.cfg_1s = 0xfc4bf060
&eth4_udma0->m2s.m2s_q[14].rlimit.cfg_cycle = 0xfc4bf064
&eth4_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_1 = 0xfc4bf068
&eth4_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_2 = 0xfc4bf06c
&eth4_udma0->m2s.m2s_q[14].rlimit.sw_ctrl = 0xfc4bf070
&eth4_udma0->m2s.m2s_q[14].rlimit.mask = 0xfc4bf074
&eth4_udma0->m2s.m2s_q[14].dwrr_cfg_1 = 0xfc4bf080
&eth4_udma0->m2s.m2s_q[14].dwrr_cfg_2 = 0xfc4bf084
&eth4_udma0->m2s.m2s_q[14].dwrr_cfg_3 = 0xfc4bf088
&eth4_udma0->m2s.m2s_q[14].dwrr_sw_ctrl = 0xfc4bf08c
&eth4_udma0->m2s.m2s_q[14].comp_cfg = 0xfc4bf0a0
&eth4_udma0->m2s.m2s_q[14].q_sw_ctrl = 0xfc4bf0b0
&eth4_udma0->m2s.m2s_q[14].q_tx_pkt = 0xfc4bf0c0
&eth4_udma0->m2s.m2s_q[14].read_data_snp = 0xfc4bf0d0
&eth4_udma0->m2s.m2s_q[15].desc_pref_cfg = 0xfc4c0000
&eth4_udma0->m2s.m2s_q[15].cfg = 0xfc4c0020
&eth4_udma0->m2s.m2s_q[15].status = 0xfc4c0024
&eth4_udma0->m2s.m2s_q[15].tdrbp_low = 0xfc4c0028
&eth4_udma0->m2s.m2s_q[15].tdrbp_high = 0xfc4c002c
&eth4_udma0->m2s.m2s_q[15].tdrl = 0xfc4c0030
&eth4_udma0->m2s.m2s_q[15].tdrhp = 0xfc4c0034
&eth4_udma0->m2s.m2s_q[15].tdrtp_inc = 0xfc4c0038
&eth4_udma0->m2s.m2s_q[15].tdrtp = 0xfc4c003c
&eth4_udma0->m2s.m2s_q[15].tdcp = 0xfc4c0040
&eth4_udma0->m2s.m2s_q[15].tcrbp_low = 0xfc4c0044
&eth4_udma0->m2s.m2s_q[15].tcrbp_high = 0xfc4c0048
&eth4_udma0->m2s.m2s_q[15].tcrhp = 0xfc4c004c
&eth4_udma0->m2s.m2s_q[15].tcrhp_internal = 0xfc4c0050
&eth4_udma0->m2s.m2s_q[15].rlimit.cfg_1s = 0xfc4c0060
&eth4_udma0->m2s.m2s_q[15].rlimit.cfg_cycle = 0xfc4c0064
&eth4_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_1 = 0xfc4c0068
&eth4_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_2 = 0xfc4c006c
&eth4_udma0->m2s.m2s_q[15].rlimit.sw_ctrl = 0xfc4c0070
&eth4_udma0->m2s.m2s_q[15].rlimit.mask = 0xfc4c0074
&eth4_udma0->m2s.m2s_q[15].dwrr_cfg_1 = 0xfc4c0080
&eth4_udma0->m2s.m2s_q[15].dwrr_cfg_2 = 0xfc4c0084
&eth4_udma0->m2s.m2s_q[15].dwrr_cfg_3 = 0xfc4c0088
&eth4_udma0->m2s.m2s_q[15].dwrr_sw_ctrl = 0xfc4c008c
&eth4_udma0->m2s.m2s_q[15].comp_cfg = 0xfc4c00a0
&eth4_udma0->m2s.m2s_q[15].q_sw_ctrl = 0xfc4c00b0
&eth4_udma0->m2s.m2s_q[15].q_tx_pkt = 0xfc4c00c0
&eth4_udma0->m2s.m2s_q[15].read_data_snp = 0xfc4c00d0
&eth4_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc4d0100
&eth4_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc4d0104
&eth4_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc4d0108
&eth4_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc4d010c
&eth4_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc4d0110
&eth4_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc4d0114
&eth4_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc4d0118
&eth4_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc4d011c
&eth4_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc4d0120
&eth4_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc4d0124
&eth4_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc4d0128
&eth4_udma0->s2m.s2m.state = 0xfc4d0200
&eth4_udma0->s2m.s2m.change_state = 0xfc4d0204
&eth4_udma0->s2m.s2m.err_log_mask = 0xfc4d020c
&eth4_udma0->s2m.s2m.log_0 = 0xfc4d0214
&eth4_udma0->s2m.s2m.log_1 = 0xfc4d0218
&eth4_udma0->s2m.s2m.log_2 = 0xfc4d021c
&eth4_udma0->s2m.s2m.log_3 = 0xfc4d0220
&eth4_udma0->s2m.s2m.clear_err_log = 0xfc4d0224
&eth4_udma0->s2m.s2m.s_data_fifo_status = 0xfc4d0228
&eth4_udma0->s2m.s2m.s_header_fifo_status = 0xfc4d022c
&eth4_udma0->s2m.s2m.axi_data_fifo_status = 0xfc4d0230
&eth4_udma0->s2m.s2m.unack_fifo_status = 0xfc4d0234
&eth4_udma0->s2m.s2m.indirect_ctrl = 0xfc4d0238
&eth4_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc4d023c
&eth4_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc4d0240
&eth4_udma0->s2m.s2m.clear_ctrl = 0xfc4d0244
&eth4_udma0->s2m.s2m.check_en = 0xfc4d0248
&eth4_udma0->s2m.s2m.fifo_en = 0xfc4d024c
&eth4_udma0->s2m.s2m.stream_cfg = 0xfc4d0250
&eth4_udma0->s2m.s2m.pref_queue_en = 0xfc4d0254
&eth4_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc4d0300
&eth4_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc4d0304
&eth4_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc4d0308
&eth4_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc4d030c
&eth4_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc4d0340
&eth4_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc4d0344
&eth4_udma0->s2m.s2m_comp.cfg_1c = 0xfc4d0380
&eth4_udma0->s2m.s2m_comp.cfg_2c = 0xfc4d0384
&eth4_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc4d038c
&eth4_udma0->s2m.s2m_stat.drop_pkt = 0xfc4d0504
&eth4_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc4d0508
&eth4_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc4d050c
&eth4_udma0->s2m.s2m_stat.prefed_desc = 0xfc4d0510
&eth4_udma0->s2m.s2m_stat.comp_pkt = 0xfc4d0514
&eth4_udma0->s2m.s2m_stat.comp_desc = 0xfc4d0518
&eth4_udma0->s2m.s2m_stat.ack_pkts = 0xfc4d051c
&eth4_udma0->s2m.s2m_feature.reg_1 = 0xfc4d0600
&eth4_udma0->s2m.s2m_feature.reg_2 = 0xfc4d0604
&eth4_udma0->s2m.s2m_feature.reg_3 = 0xfc4d0608
&eth4_udma0->s2m.s2m_feature.reg_4 = 0xfc4d060c
&eth4_udma0->s2m.s2m_feature.reg_5 = 0xfc4d0610
&eth4_udma0->s2m.s2m_feature.reg_6 = 0xfc4d0614
&eth4_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc4d1000
&eth4_udma0->s2m.s2m_q[0].cfg = 0xfc4d1020
&eth4_udma0->s2m.s2m_q[0].status = 0xfc4d1024
&eth4_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc4d1028
&eth4_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc4d102c
&eth4_udma0->s2m.s2m_q[0].rdrl = 0xfc4d1030
&eth4_udma0->s2m.s2m_q[0].rdrhp = 0xfc4d1034
&eth4_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc4d1038
&eth4_udma0->s2m.s2m_q[0].rdrtp = 0xfc4d103c
&eth4_udma0->s2m.s2m_q[0].rdcp = 0xfc4d1040
&eth4_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc4d1044
&eth4_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc4d1048
&eth4_udma0->s2m.s2m_q[0].rcrhp = 0xfc4d104c
&eth4_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc4d1050
&eth4_udma0->s2m.s2m_q[0].comp_cfg = 0xfc4d1054
&eth4_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc4d1058
&eth4_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc4d105c
&eth4_udma0->s2m.s2m_q[0].qos_cfg = 0xfc4d1060
&eth4_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc4d1064
&eth4_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc4d1068
&eth4_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc4d2000
&eth4_udma0->s2m.s2m_q[1].cfg = 0xfc4d2020
&eth4_udma0->s2m.s2m_q[1].status = 0xfc4d2024
&eth4_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc4d2028
&eth4_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc4d202c
&eth4_udma0->s2m.s2m_q[1].rdrl = 0xfc4d2030
&eth4_udma0->s2m.s2m_q[1].rdrhp = 0xfc4d2034
&eth4_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc4d2038
&eth4_udma0->s2m.s2m_q[1].rdrtp = 0xfc4d203c
&eth4_udma0->s2m.s2m_q[1].rdcp = 0xfc4d2040
&eth4_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc4d2044
&eth4_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc4d2048
&eth4_udma0->s2m.s2m_q[1].rcrhp = 0xfc4d204c
&eth4_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc4d2050
&eth4_udma0->s2m.s2m_q[1].comp_cfg = 0xfc4d2054
&eth4_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc4d2058
&eth4_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc4d205c
&eth4_udma0->s2m.s2m_q[1].qos_cfg = 0xfc4d2060
&eth4_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc4d2064
&eth4_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc4d2068
&eth4_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc4d3000
&eth4_udma0->s2m.s2m_q[2].cfg = 0xfc4d3020
&eth4_udma0->s2m.s2m_q[2].status = 0xfc4d3024
&eth4_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc4d3028
&eth4_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc4d302c
&eth4_udma0->s2m.s2m_q[2].rdrl = 0xfc4d3030
&eth4_udma0->s2m.s2m_q[2].rdrhp = 0xfc4d3034
&eth4_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc4d3038
&eth4_udma0->s2m.s2m_q[2].rdrtp = 0xfc4d303c
&eth4_udma0->s2m.s2m_q[2].rdcp = 0xfc4d3040
&eth4_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc4d3044
&eth4_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc4d3048
&eth4_udma0->s2m.s2m_q[2].rcrhp = 0xfc4d304c
&eth4_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc4d3050
&eth4_udma0->s2m.s2m_q[2].comp_cfg = 0xfc4d3054
&eth4_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc4d3058
&eth4_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc4d305c
&eth4_udma0->s2m.s2m_q[2].qos_cfg = 0xfc4d3060
&eth4_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc4d3064
&eth4_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc4d3068
&eth4_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc4d4000
&eth4_udma0->s2m.s2m_q[3].cfg = 0xfc4d4020
&eth4_udma0->s2m.s2m_q[3].status = 0xfc4d4024
&eth4_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc4d4028
&eth4_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc4d402c
&eth4_udma0->s2m.s2m_q[3].rdrl = 0xfc4d4030
&eth4_udma0->s2m.s2m_q[3].rdrhp = 0xfc4d4034
&eth4_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc4d4038
&eth4_udma0->s2m.s2m_q[3].rdrtp = 0xfc4d403c
&eth4_udma0->s2m.s2m_q[3].rdcp = 0xfc4d4040
&eth4_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc4d4044
&eth4_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc4d4048
&eth4_udma0->s2m.s2m_q[3].rcrhp = 0xfc4d404c
&eth4_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc4d4050
&eth4_udma0->s2m.s2m_q[3].comp_cfg = 0xfc4d4054
&eth4_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc4d4058
&eth4_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc4d405c
&eth4_udma0->s2m.s2m_q[3].qos_cfg = 0xfc4d4060
&eth4_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc4d4064
&eth4_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc4d4068
&eth4_udma0->s2m.s2m_q[4].desc_pref_cfg = 0xfc4d5000
&eth4_udma0->s2m.s2m_q[4].cfg = 0xfc4d5020
&eth4_udma0->s2m.s2m_q[4].status = 0xfc4d5024
&eth4_udma0->s2m.s2m_q[4].rdrbp_low = 0xfc4d5028
&eth4_udma0->s2m.s2m_q[4].rdrbp_high = 0xfc4d502c
&eth4_udma0->s2m.s2m_q[4].rdrl = 0xfc4d5030
&eth4_udma0->s2m.s2m_q[4].rdrhp = 0xfc4d5034
&eth4_udma0->s2m.s2m_q[4].rdrtp_inc = 0xfc4d5038
&eth4_udma0->s2m.s2m_q[4].rdrtp = 0xfc4d503c
&eth4_udma0->s2m.s2m_q[4].rdcp = 0xfc4d5040
&eth4_udma0->s2m.s2m_q[4].rcrbp_low = 0xfc4d5044
&eth4_udma0->s2m.s2m_q[4].rcrbp_high = 0xfc4d5048
&eth4_udma0->s2m.s2m_q[4].rcrhp = 0xfc4d504c
&eth4_udma0->s2m.s2m_q[4].rcrhp_internal = 0xfc4d5050
&eth4_udma0->s2m.s2m_q[4].comp_cfg = 0xfc4d5054
&eth4_udma0->s2m.s2m_q[4].comp_cfg_2 = 0xfc4d5058
&eth4_udma0->s2m.s2m_q[4].pkt_cfg = 0xfc4d505c
&eth4_udma0->s2m.s2m_q[4].qos_cfg = 0xfc4d5060
&eth4_udma0->s2m.s2m_q[4].q_sw_ctrl = 0xfc4d5064
&eth4_udma0->s2m.s2m_q[4].q_rx_pkt = 0xfc4d5068
&eth4_udma0->s2m.s2m_q[5].desc_pref_cfg = 0xfc4d6000
&eth4_udma0->s2m.s2m_q[5].cfg = 0xfc4d6020
&eth4_udma0->s2m.s2m_q[5].status = 0xfc4d6024
&eth4_udma0->s2m.s2m_q[5].rdrbp_low = 0xfc4d6028
&eth4_udma0->s2m.s2m_q[5].rdrbp_high = 0xfc4d602c
&eth4_udma0->s2m.s2m_q[5].rdrl = 0xfc4d6030
&eth4_udma0->s2m.s2m_q[5].rdrhp = 0xfc4d6034
&eth4_udma0->s2m.s2m_q[5].rdrtp_inc = 0xfc4d6038
&eth4_udma0->s2m.s2m_q[5].rdrtp = 0xfc4d603c
&eth4_udma0->s2m.s2m_q[5].rdcp = 0xfc4d6040
&eth4_udma0->s2m.s2m_q[5].rcrbp_low = 0xfc4d6044
&eth4_udma0->s2m.s2m_q[5].rcrbp_high = 0xfc4d6048
&eth4_udma0->s2m.s2m_q[5].rcrhp = 0xfc4d604c
&eth4_udma0->s2m.s2m_q[5].rcrhp_internal = 0xfc4d6050
&eth4_udma0->s2m.s2m_q[5].comp_cfg = 0xfc4d6054
&eth4_udma0->s2m.s2m_q[5].comp_cfg_2 = 0xfc4d6058
&eth4_udma0->s2m.s2m_q[5].pkt_cfg = 0xfc4d605c
&eth4_udma0->s2m.s2m_q[5].qos_cfg = 0xfc4d6060
&eth4_udma0->s2m.s2m_q[5].q_sw_ctrl = 0xfc4d6064
&eth4_udma0->s2m.s2m_q[5].q_rx_pkt = 0xfc4d6068
&eth4_udma0->s2m.s2m_q[6].desc_pref_cfg = 0xfc4d7000
&eth4_udma0->s2m.s2m_q[6].cfg = 0xfc4d7020
&eth4_udma0->s2m.s2m_q[6].status = 0xfc4d7024
&eth4_udma0->s2m.s2m_q[6].rdrbp_low = 0xfc4d7028
&eth4_udma0->s2m.s2m_q[6].rdrbp_high = 0xfc4d702c
&eth4_udma0->s2m.s2m_q[6].rdrl = 0xfc4d7030
&eth4_udma0->s2m.s2m_q[6].rdrhp = 0xfc4d7034
&eth4_udma0->s2m.s2m_q[6].rdrtp_inc = 0xfc4d7038
&eth4_udma0->s2m.s2m_q[6].rdrtp = 0xfc4d703c
&eth4_udma0->s2m.s2m_q[6].rdcp = 0xfc4d7040
&eth4_udma0->s2m.s2m_q[6].rcrbp_low = 0xfc4d7044
&eth4_udma0->s2m.s2m_q[6].rcrbp_high = 0xfc4d7048
&eth4_udma0->s2m.s2m_q[6].rcrhp = 0xfc4d704c
&eth4_udma0->s2m.s2m_q[6].rcrhp_internal = 0xfc4d7050
&eth4_udma0->s2m.s2m_q[6].comp_cfg = 0xfc4d7054
&eth4_udma0->s2m.s2m_q[6].comp_cfg_2 = 0xfc4d7058
&eth4_udma0->s2m.s2m_q[6].pkt_cfg = 0xfc4d705c
&eth4_udma0->s2m.s2m_q[6].qos_cfg = 0xfc4d7060
&eth4_udma0->s2m.s2m_q[6].q_sw_ctrl = 0xfc4d7064
&eth4_udma0->s2m.s2m_q[6].q_rx_pkt = 0xfc4d7068
&eth4_udma0->s2m.s2m_q[7].desc_pref_cfg = 0xfc4d8000
&eth4_udma0->s2m.s2m_q[7].cfg = 0xfc4d8020
&eth4_udma0->s2m.s2m_q[7].status = 0xfc4d8024
&eth4_udma0->s2m.s2m_q[7].rdrbp_low = 0xfc4d8028
&eth4_udma0->s2m.s2m_q[7].rdrbp_high = 0xfc4d802c
&eth4_udma0->s2m.s2m_q[7].rdrl = 0xfc4d8030
&eth4_udma0->s2m.s2m_q[7].rdrhp = 0xfc4d8034
&eth4_udma0->s2m.s2m_q[7].rdrtp_inc = 0xfc4d8038
&eth4_udma0->s2m.s2m_q[7].rdrtp = 0xfc4d803c
&eth4_udma0->s2m.s2m_q[7].rdcp = 0xfc4d8040
&eth4_udma0->s2m.s2m_q[7].rcrbp_low = 0xfc4d8044
&eth4_udma0->s2m.s2m_q[7].rcrbp_high = 0xfc4d8048
&eth4_udma0->s2m.s2m_q[7].rcrhp = 0xfc4d804c
&eth4_udma0->s2m.s2m_q[7].rcrhp_internal = 0xfc4d8050
&eth4_udma0->s2m.s2m_q[7].comp_cfg = 0xfc4d8054
&eth4_udma0->s2m.s2m_q[7].comp_cfg_2 = 0xfc4d8058
&eth4_udma0->s2m.s2m_q[7].pkt_cfg = 0xfc4d805c
&eth4_udma0->s2m.s2m_q[7].qos_cfg = 0xfc4d8060
&eth4_udma0->s2m.s2m_q[7].q_sw_ctrl = 0xfc4d8064
&eth4_udma0->s2m.s2m_q[7].q_rx_pkt = 0xfc4d8068
&eth4_udma0->s2m.s2m_q[8].desc_pref_cfg = 0xfc4d9000
&eth4_udma0->s2m.s2m_q[8].cfg = 0xfc4d9020
&eth4_udma0->s2m.s2m_q[8].status = 0xfc4d9024
&eth4_udma0->s2m.s2m_q[8].rdrbp_low = 0xfc4d9028
&eth4_udma0->s2m.s2m_q[8].rdrbp_high = 0xfc4d902c
&eth4_udma0->s2m.s2m_q[8].rdrl = 0xfc4d9030
&eth4_udma0->s2m.s2m_q[8].rdrhp = 0xfc4d9034
&eth4_udma0->s2m.s2m_q[8].rdrtp_inc = 0xfc4d9038
&eth4_udma0->s2m.s2m_q[8].rdrtp = 0xfc4d903c
&eth4_udma0->s2m.s2m_q[8].rdcp = 0xfc4d9040
&eth4_udma0->s2m.s2m_q[8].rcrbp_low = 0xfc4d9044
&eth4_udma0->s2m.s2m_q[8].rcrbp_high = 0xfc4d9048
&eth4_udma0->s2m.s2m_q[8].rcrhp = 0xfc4d904c
&eth4_udma0->s2m.s2m_q[8].rcrhp_internal = 0xfc4d9050
&eth4_udma0->s2m.s2m_q[8].comp_cfg = 0xfc4d9054
&eth4_udma0->s2m.s2m_q[8].comp_cfg_2 = 0xfc4d9058
&eth4_udma0->s2m.s2m_q[8].pkt_cfg = 0xfc4d905c
&eth4_udma0->s2m.s2m_q[8].qos_cfg = 0xfc4d9060
&eth4_udma0->s2m.s2m_q[8].q_sw_ctrl = 0xfc4d9064
&eth4_udma0->s2m.s2m_q[8].q_rx_pkt = 0xfc4d9068
&eth4_udma0->s2m.s2m_q[9].desc_pref_cfg = 0xfc4da000
&eth4_udma0->s2m.s2m_q[9].cfg = 0xfc4da020
&eth4_udma0->s2m.s2m_q[9].status = 0xfc4da024
&eth4_udma0->s2m.s2m_q[9].rdrbp_low = 0xfc4da028
&eth4_udma0->s2m.s2m_q[9].rdrbp_high = 0xfc4da02c
&eth4_udma0->s2m.s2m_q[9].rdrl = 0xfc4da030
&eth4_udma0->s2m.s2m_q[9].rdrhp = 0xfc4da034
&eth4_udma0->s2m.s2m_q[9].rdrtp_inc = 0xfc4da038
&eth4_udma0->s2m.s2m_q[9].rdrtp = 0xfc4da03c
&eth4_udma0->s2m.s2m_q[9].rdcp = 0xfc4da040
&eth4_udma0->s2m.s2m_q[9].rcrbp_low = 0xfc4da044
&eth4_udma0->s2m.s2m_q[9].rcrbp_high = 0xfc4da048
&eth4_udma0->s2m.s2m_q[9].rcrhp = 0xfc4da04c
&eth4_udma0->s2m.s2m_q[9].rcrhp_internal = 0xfc4da050
&eth4_udma0->s2m.s2m_q[9].comp_cfg = 0xfc4da054
&eth4_udma0->s2m.s2m_q[9].comp_cfg_2 = 0xfc4da058
&eth4_udma0->s2m.s2m_q[9].pkt_cfg = 0xfc4da05c
&eth4_udma0->s2m.s2m_q[9].qos_cfg = 0xfc4da060
&eth4_udma0->s2m.s2m_q[9].q_sw_ctrl = 0xfc4da064
&eth4_udma0->s2m.s2m_q[9].q_rx_pkt = 0xfc4da068
&eth4_udma0->s2m.s2m_q[10].desc_pref_cfg = 0xfc4db000
&eth4_udma0->s2m.s2m_q[10].cfg = 0xfc4db020
&eth4_udma0->s2m.s2m_q[10].status = 0xfc4db024
&eth4_udma0->s2m.s2m_q[10].rdrbp_low = 0xfc4db028
&eth4_udma0->s2m.s2m_q[10].rdrbp_high = 0xfc4db02c
&eth4_udma0->s2m.s2m_q[10].rdrl = 0xfc4db030
&eth4_udma0->s2m.s2m_q[10].rdrhp = 0xfc4db034
&eth4_udma0->s2m.s2m_q[10].rdrtp_inc = 0xfc4db038
&eth4_udma0->s2m.s2m_q[10].rdrtp = 0xfc4db03c
&eth4_udma0->s2m.s2m_q[10].rdcp = 0xfc4db040
&eth4_udma0->s2m.s2m_q[10].rcrbp_low = 0xfc4db044
&eth4_udma0->s2m.s2m_q[10].rcrbp_high = 0xfc4db048
&eth4_udma0->s2m.s2m_q[10].rcrhp = 0xfc4db04c
&eth4_udma0->s2m.s2m_q[10].rcrhp_internal = 0xfc4db050
&eth4_udma0->s2m.s2m_q[10].comp_cfg = 0xfc4db054
&eth4_udma0->s2m.s2m_q[10].comp_cfg_2 = 0xfc4db058
&eth4_udma0->s2m.s2m_q[10].pkt_cfg = 0xfc4db05c
&eth4_udma0->s2m.s2m_q[10].qos_cfg = 0xfc4db060
&eth4_udma0->s2m.s2m_q[10].q_sw_ctrl = 0xfc4db064
&eth4_udma0->s2m.s2m_q[10].q_rx_pkt = 0xfc4db068
&eth4_udma0->s2m.s2m_q[11].desc_pref_cfg = 0xfc4dc000
&eth4_udma0->s2m.s2m_q[11].cfg = 0xfc4dc020
&eth4_udma0->s2m.s2m_q[11].status = 0xfc4dc024
&eth4_udma0->s2m.s2m_q[11].rdrbp_low = 0xfc4dc028
&eth4_udma0->s2m.s2m_q[11].rdrbp_high = 0xfc4dc02c
&eth4_udma0->s2m.s2m_q[11].rdrl = 0xfc4dc030
&eth4_udma0->s2m.s2m_q[11].rdrhp = 0xfc4dc034
&eth4_udma0->s2m.s2m_q[11].rdrtp_inc = 0xfc4dc038
&eth4_udma0->s2m.s2m_q[11].rdrtp = 0xfc4dc03c
&eth4_udma0->s2m.s2m_q[11].rdcp = 0xfc4dc040
&eth4_udma0->s2m.s2m_q[11].rcrbp_low = 0xfc4dc044
&eth4_udma0->s2m.s2m_q[11].rcrbp_high = 0xfc4dc048
&eth4_udma0->s2m.s2m_q[11].rcrhp = 0xfc4dc04c
&eth4_udma0->s2m.s2m_q[11].rcrhp_internal = 0xfc4dc050
&eth4_udma0->s2m.s2m_q[11].comp_cfg = 0xfc4dc054
&eth4_udma0->s2m.s2m_q[11].comp_cfg_2 = 0xfc4dc058
&eth4_udma0->s2m.s2m_q[11].pkt_cfg = 0xfc4dc05c
&eth4_udma0->s2m.s2m_q[11].qos_cfg = 0xfc4dc060
&eth4_udma0->s2m.s2m_q[11].q_sw_ctrl = 0xfc4dc064
&eth4_udma0->s2m.s2m_q[11].q_rx_pkt = 0xfc4dc068
&eth4_udma0->s2m.s2m_q[12].desc_pref_cfg = 0xfc4dd000
&eth4_udma0->s2m.s2m_q[12].cfg = 0xfc4dd020
&eth4_udma0->s2m.s2m_q[12].status = 0xfc4dd024
&eth4_udma0->s2m.s2m_q[12].rdrbp_low = 0xfc4dd028
&eth4_udma0->s2m.s2m_q[12].rdrbp_high = 0xfc4dd02c
&eth4_udma0->s2m.s2m_q[12].rdrl = 0xfc4dd030
&eth4_udma0->s2m.s2m_q[12].rdrhp = 0xfc4dd034
&eth4_udma0->s2m.s2m_q[12].rdrtp_inc = 0xfc4dd038
&eth4_udma0->s2m.s2m_q[12].rdrtp = 0xfc4dd03c
&eth4_udma0->s2m.s2m_q[12].rdcp = 0xfc4dd040
&eth4_udma0->s2m.s2m_q[12].rcrbp_low = 0xfc4dd044
&eth4_udma0->s2m.s2m_q[12].rcrbp_high = 0xfc4dd048
&eth4_udma0->s2m.s2m_q[12].rcrhp = 0xfc4dd04c
&eth4_udma0->s2m.s2m_q[12].rcrhp_internal = 0xfc4dd050
&eth4_udma0->s2m.s2m_q[12].comp_cfg = 0xfc4dd054
&eth4_udma0->s2m.s2m_q[12].comp_cfg_2 = 0xfc4dd058
&eth4_udma0->s2m.s2m_q[12].pkt_cfg = 0xfc4dd05c
&eth4_udma0->s2m.s2m_q[12].qos_cfg = 0xfc4dd060
&eth4_udma0->s2m.s2m_q[12].q_sw_ctrl = 0xfc4dd064
&eth4_udma0->s2m.s2m_q[12].q_rx_pkt = 0xfc4dd068
&eth4_udma0->s2m.s2m_q[13].desc_pref_cfg = 0xfc4de000
&eth4_udma0->s2m.s2m_q[13].cfg = 0xfc4de020
&eth4_udma0->s2m.s2m_q[13].status = 0xfc4de024
&eth4_udma0->s2m.s2m_q[13].rdrbp_low = 0xfc4de028
&eth4_udma0->s2m.s2m_q[13].rdrbp_high = 0xfc4de02c
&eth4_udma0->s2m.s2m_q[13].rdrl = 0xfc4de030
&eth4_udma0->s2m.s2m_q[13].rdrhp = 0xfc4de034
&eth4_udma0->s2m.s2m_q[13].rdrtp_inc = 0xfc4de038
&eth4_udma0->s2m.s2m_q[13].rdrtp = 0xfc4de03c
&eth4_udma0->s2m.s2m_q[13].rdcp = 0xfc4de040
&eth4_udma0->s2m.s2m_q[13].rcrbp_low = 0xfc4de044
&eth4_udma0->s2m.s2m_q[13].rcrbp_high = 0xfc4de048
&eth4_udma0->s2m.s2m_q[13].rcrhp = 0xfc4de04c
&eth4_udma0->s2m.s2m_q[13].rcrhp_internal = 0xfc4de050
&eth4_udma0->s2m.s2m_q[13].comp_cfg = 0xfc4de054
&eth4_udma0->s2m.s2m_q[13].comp_cfg_2 = 0xfc4de058
&eth4_udma0->s2m.s2m_q[13].pkt_cfg = 0xfc4de05c
&eth4_udma0->s2m.s2m_q[13].qos_cfg = 0xfc4de060
&eth4_udma0->s2m.s2m_q[13].q_sw_ctrl = 0xfc4de064
&eth4_udma0->s2m.s2m_q[13].q_rx_pkt = 0xfc4de068
&eth4_udma0->s2m.s2m_q[14].desc_pref_cfg = 0xfc4df000
&eth4_udma0->s2m.s2m_q[14].cfg = 0xfc4df020
&eth4_udma0->s2m.s2m_q[14].status = 0xfc4df024
&eth4_udma0->s2m.s2m_q[14].rdrbp_low = 0xfc4df028
&eth4_udma0->s2m.s2m_q[14].rdrbp_high = 0xfc4df02c
&eth4_udma0->s2m.s2m_q[14].rdrl = 0xfc4df030
&eth4_udma0->s2m.s2m_q[14].rdrhp = 0xfc4df034
&eth4_udma0->s2m.s2m_q[14].rdrtp_inc = 0xfc4df038
&eth4_udma0->s2m.s2m_q[14].rdrtp = 0xfc4df03c
&eth4_udma0->s2m.s2m_q[14].rdcp = 0xfc4df040
&eth4_udma0->s2m.s2m_q[14].rcrbp_low = 0xfc4df044
&eth4_udma0->s2m.s2m_q[14].rcrbp_high = 0xfc4df048
&eth4_udma0->s2m.s2m_q[14].rcrhp = 0xfc4df04c
&eth4_udma0->s2m.s2m_q[14].rcrhp_internal = 0xfc4df050
&eth4_udma0->s2m.s2m_q[14].comp_cfg = 0xfc4df054
&eth4_udma0->s2m.s2m_q[14].comp_cfg_2 = 0xfc4df058
&eth4_udma0->s2m.s2m_q[14].pkt_cfg = 0xfc4df05c
&eth4_udma0->s2m.s2m_q[14].qos_cfg = 0xfc4df060
&eth4_udma0->s2m.s2m_q[14].q_sw_ctrl = 0xfc4df064
&eth4_udma0->s2m.s2m_q[14].q_rx_pkt = 0xfc4df068
&eth4_udma0->s2m.s2m_q[15].desc_pref_cfg = 0xfc4e0000
&eth4_udma0->s2m.s2m_q[15].cfg = 0xfc4e0020
&eth4_udma0->s2m.s2m_q[15].status = 0xfc4e0024
&eth4_udma0->s2m.s2m_q[15].rdrbp_low = 0xfc4e0028
&eth4_udma0->s2m.s2m_q[15].rdrbp_high = 0xfc4e002c
&eth4_udma0->s2m.s2m_q[15].rdrl = 0xfc4e0030
&eth4_udma0->s2m.s2m_q[15].rdrhp = 0xfc4e0034
&eth4_udma0->s2m.s2m_q[15].rdrtp_inc = 0xfc4e0038
&eth4_udma0->s2m.s2m_q[15].rdrtp = 0xfc4e003c
&eth4_udma0->s2m.s2m_q[15].rdcp = 0xfc4e0040
&eth4_udma0->s2m.s2m_q[15].rcrbp_low = 0xfc4e0044
&eth4_udma0->s2m.s2m_q[15].rcrbp_high = 0xfc4e0048
&eth4_udma0->s2m.s2m_q[15].rcrhp = 0xfc4e004c
&eth4_udma0->s2m.s2m_q[15].rcrhp_internal = 0xfc4e0050
&eth4_udma0->s2m.s2m_q[15].comp_cfg = 0xfc4e0054
&eth4_udma0->s2m.s2m_q[15].comp_cfg_2 = 0xfc4e0058
&eth4_udma0->s2m.s2m_q[15].pkt_cfg = 0xfc4e005c
&eth4_udma0->s2m.s2m_q[15].qos_cfg = 0xfc4e0060
&eth4_udma0->s2m.s2m_q[15].q_sw_ctrl = 0xfc4e0064
&eth4_udma0->s2m.s2m_q[15].q_rx_pkt = 0xfc4e0068
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc4ea000
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc4ea008
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc4ea010
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc4ea018
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc4ea020
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc4ea028
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc4ea030
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc4ea038
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc4ea040
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc4ea048
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc4ea050
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc4ea058
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc4ea060
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc4ea068
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc4ea070
&eth4_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc4ea078
&eth4_udma0->gen.dma_misc.int_cfg = 0xfc4ea100
&eth4_udma0->gen.dma_misc.revision = 0xfc4ea104
&eth4_udma0->gen.dma_misc.general_cfg_1 = 0xfc4ea108
&eth4_udma0->gen.dma_misc.general_cfg_2 = 0xfc4ea10c
&eth4_udma0->gen.dma_misc.general_cfg_3 = 0xfc4ea110
&eth4_udma0->gen.dma_misc.general_cfg_4 = 0xfc4ea114
&eth4_udma0->gen.dma_misc.general_cfg_5 = 0xfc4ea118
&eth4_udma0->gen.dma_misc.abort_ctl = 0xfc4ea11c
&eth4_udma0->gen.dma_misc.bw_bug_fixes = 0xfc4ea120
&eth4_udma0->gen.mailbox[0].interrupt = 0xfc4ea200
&eth4_udma0->gen.mailbox[0].msg_out = 0xfc4ea204
&eth4_udma0->gen.mailbox[0].msg_in = 0xfc4ea208
&eth4_udma0->gen.mailbox[1].interrupt = 0xfc4ea240
&eth4_udma0->gen.mailbox[1].msg_out = 0xfc4ea244
&eth4_udma0->gen.mailbox[1].msg_in = 0xfc4ea248
&eth4_udma0->gen.mailbox[2].interrupt = 0xfc4ea280
&eth4_udma0->gen.mailbox[2].msg_out = 0xfc4ea284
&eth4_udma0->gen.mailbox[2].msg_in = 0xfc4ea288
&eth4_udma0->gen.mailbox[3].interrupt = 0xfc4ea2c0
&eth4_udma0->gen.mailbox[3].msg_out = 0xfc4ea2c4
&eth4_udma0->gen.mailbox[3].msg_in = 0xfc4ea2c8
&eth4_udma0->gen.axi.cfg_1 = 0xfc4ea300
&eth4_udma0->gen.axi.cfg_2 = 0xfc4ea304
&eth4_udma0->gen.axi.endian_cfg = 0xfc4ea308
&eth4_udma0->gen.sram_ctrl[0].timing = 0xfc4ea400
&eth4_udma0->gen.sram_ctrl[1].timing = 0xfc4ea404
&eth4_udma0->gen.sram_ctrl[2].timing = 0xfc4ea408
&eth4_udma0->gen.sram_ctrl[3].timing = 0xfc4ea40c
&eth4_udma0->gen.sram_ctrl[4].timing = 0xfc4ea410
&eth4_udma0->gen.sram_ctrl[5].timing = 0xfc4ea414
&eth4_udma0->gen.sram_ctrl[6].timing = 0xfc4ea418
&eth4_udma0->gen.sram_ctrl[7].timing = 0xfc4ea41c
&eth4_udma0->gen.sram_ctrl[8].timing = 0xfc4ea420
&eth4_udma0->gen.sram_ctrl[9].timing = 0xfc4ea424
&eth4_udma0->gen.sram_ctrl[10].timing = 0xfc4ea428
&eth4_udma0->gen.sram_ctrl[11].timing = 0xfc4ea42c
&eth4_udma0->gen.sram_ctrl[12].timing = 0xfc4ea430
&eth4_udma0->gen.sram_ctrl[13].timing = 0xfc4ea434
&eth4_udma0->gen.sram_ctrl[14].timing = 0xfc4ea438
&eth4_udma0->gen.sram_ctrl[15].timing = 0xfc4ea43c
&eth4_udma0->gen.sram_ctrl[16].timing = 0xfc4ea440
&eth4_udma0->gen.sram_ctrl[17].timing = 0xfc4ea444
&eth4_udma0->gen.sram_ctrl[18].timing = 0xfc4ea448
&eth4_udma0->gen.sram_ctrl[19].timing = 0xfc4ea44c
&eth4_udma0->gen.sram_ctrl[20].timing = 0xfc4ea450
&eth4_udma0->gen.sram_ctrl[21].timing = 0xfc4ea454
&eth4_udma0->gen.sram_ctrl[22].timing = 0xfc4ea458
&eth4_udma0->gen.sram_ctrl[23].timing = 0xfc4ea45c
&eth4_udma0->gen.sram_ctrl[24].timing = 0xfc4ea460
&eth4_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc4ea500
&eth4_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc4ea504
&eth4_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc4ea508
&eth4_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc4ea50c
&eth4_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc4ea510
&eth4_udma0->gen.tgtaddr[0].cfg_vm_ctrl = 0xfc4ea600
&eth4_udma0->gen.tgtaddr[0].cfg_tx_vm = 0xfc4ea608
&eth4_udma0->gen.tgtaddr[0].cfg_rx_vm = 0xfc4ea60c
&eth4_udma0->gen.tgtaddr[1].cfg_vm_ctrl = 0xfc4ea610
&eth4_udma0->gen.tgtaddr[1].cfg_tx_vm = 0xfc4ea618
&eth4_udma0->gen.tgtaddr[1].cfg_rx_vm = 0xfc4ea61c
&eth4_udma0->gen.tgtaddr[2].cfg_vm_ctrl = 0xfc4ea620
&eth4_udma0->gen.tgtaddr[2].cfg_tx_vm = 0xfc4ea628
&eth4_udma0->gen.tgtaddr[2].cfg_rx_vm = 0xfc4ea62c
&eth4_udma0->gen.tgtaddr[3].cfg_vm_ctrl = 0xfc4ea630
&eth4_udma0->gen.tgtaddr[3].cfg_tx_vm = 0xfc4ea638
&eth4_udma0->gen.tgtaddr[3].cfg_rx_vm = 0xfc4ea63c
&eth4_udma0->gen.tgtaddr[4].cfg_vm_ctrl = 0xfc4ea640
&eth4_udma0->gen.tgtaddr[4].cfg_tx_vm = 0xfc4ea648
&eth4_udma0->gen.tgtaddr[4].cfg_rx_vm = 0xfc4ea64c
&eth4_udma0->gen.tgtaddr[5].cfg_vm_ctrl = 0xfc4ea650
&eth4_udma0->gen.tgtaddr[5].cfg_tx_vm = 0xfc4ea658
&eth4_udma0->gen.tgtaddr[5].cfg_rx_vm = 0xfc4ea65c
&eth4_udma0->gen.tgtaddr[6].cfg_vm_ctrl = 0xfc4ea660
&eth4_udma0->gen.tgtaddr[6].cfg_tx_vm = 0xfc4ea668
&eth4_udma0->gen.tgtaddr[6].cfg_rx_vm = 0xfc4ea66c
&eth4_udma0->gen.tgtaddr[7].cfg_vm_ctrl = 0xfc4ea670
&eth4_udma0->gen.tgtaddr[7].cfg_tx_vm = 0xfc4ea678
&eth4_udma0->gen.tgtaddr[7].cfg_rx_vm = 0xfc4ea67c
&eth4_udma0->gen.tgtaddr[8].cfg_vm_ctrl = 0xfc4ea680
&eth4_udma0->gen.tgtaddr[8].cfg_tx_vm = 0xfc4ea688
&eth4_udma0->gen.tgtaddr[8].cfg_rx_vm = 0xfc4ea68c
&eth4_udma0->gen.tgtaddr[9].cfg_vm_ctrl = 0xfc4ea690
&eth4_udma0->gen.tgtaddr[9].cfg_tx_vm = 0xfc4ea698
&eth4_udma0->gen.tgtaddr[9].cfg_rx_vm = 0xfc4ea69c
&eth4_udma0->gen.tgtaddr[10].cfg_vm_ctrl = 0xfc4ea6a0
&eth4_udma0->gen.tgtaddr[10].cfg_tx_vm = 0xfc4ea6a8
&eth4_udma0->gen.tgtaddr[10].cfg_rx_vm = 0xfc4ea6ac
&eth4_udma0->gen.tgtaddr[11].cfg_vm_ctrl = 0xfc4ea6b0
&eth4_udma0->gen.tgtaddr[11].cfg_tx_vm = 0xfc4ea6b8
&eth4_udma0->gen.tgtaddr[11].cfg_rx_vm = 0xfc4ea6bc
&eth4_udma0->gen.tgtaddr[12].cfg_vm_ctrl = 0xfc4ea6c0
&eth4_udma0->gen.tgtaddr[12].cfg_tx_vm = 0xfc4ea6c8
&eth4_udma0->gen.tgtaddr[12].cfg_rx_vm = 0xfc4ea6cc
&eth4_udma0->gen.tgtaddr[13].cfg_vm_ctrl = 0xfc4ea6d0
&eth4_udma0->gen.tgtaddr[13].cfg_tx_vm = 0xfc4ea6d8
&eth4_udma0->gen.tgtaddr[13].cfg_rx_vm = 0xfc4ea6dc
&eth4_udma0->gen.tgtaddr[14].cfg_vm_ctrl = 0xfc4ea6e0
&eth4_udma0->gen.tgtaddr[14].cfg_tx_vm = 0xfc4ea6e8
&eth4_udma0->gen.tgtaddr[14].cfg_rx_vm = 0xfc4ea6ec
&eth4_udma0->gen.tgtaddr[15].cfg_vm_ctrl = 0xfc4ea6f0
&eth4_udma0->gen.tgtaddr[15].cfg_tx_vm = 0xfc4ea6f8
&eth4_udma0->gen.tgtaddr[15].cfg_rx_vm = 0xfc4ea6fc
&eth4_udma0->gen.axi_outstanding_cnt[0].tx_desc_read = 0xfc4ea700
&eth4_udma0->gen.axi_outstanding_cnt[0].tx_data_read = 0xfc4ea704
&eth4_udma0->gen.axi_outstanding_cnt[0].tx_cmpl_write = 0xfc4ea708
&eth4_udma0->gen.axi_outstanding_cnt[0].rx_desc_read = 0xfc4ea70c
&eth4_udma0->gen.axi_outstanding_cnt[0].rx_data_write = 0xfc4ea710
&eth4_udma0->gen.axi_outstanding_cnt[0].rx_cmpl_write = 0xfc4ea714
&eth4_udma0->gen.axi_outstanding_cnt[0].rst_counters = 0xfc4ea718
&eth4_udma0->gen.axi_outstanding_cnt[1].tx_desc_read = 0xfc4ea71c
&eth4_udma0->gen.axi_outstanding_cnt[1].tx_data_read = 0xfc4ea720
&eth4_udma0->gen.axi_outstanding_cnt[1].tx_cmpl_write = 0xfc4ea724
&eth4_udma0->gen.axi_outstanding_cnt[1].rx_desc_read = 0xfc4ea728
&eth4_udma0->gen.axi_outstanding_cnt[1].rx_data_write = 0xfc4ea72c
&eth4_udma0->gen.axi_outstanding_cnt[1].rx_cmpl_write = 0xfc4ea730
&eth4_udma0->gen.axi_outstanding_cnt[1].rst_counters = 0xfc4ea734
&eth4_udma0->gen.axi_outstanding_cnt[2].tx_desc_read = 0xfc4ea738
&eth4_udma0->gen.axi_outstanding_cnt[2].tx_data_read = 0xfc4ea73c
&eth4_udma0->gen.axi_outstanding_cnt[2].tx_cmpl_write = 0xfc4ea740
&eth4_udma0->gen.axi_outstanding_cnt[2].rx_desc_read = 0xfc4ea744
&eth4_udma0->gen.axi_outstanding_cnt[2].rx_data_write = 0xfc4ea748
&eth4_udma0->gen.axi_outstanding_cnt[2].rx_cmpl_write = 0xfc4ea74c
&eth4_udma0->gen.axi_outstanding_cnt[2].rst_counters = 0xfc4ea750
&eth4_udma0->gen.axi_outstanding_cnt[3].tx_desc_read = 0xfc4ea754
&eth4_udma0->gen.axi_outstanding_cnt[3].tx_data_read = 0xfc4ea758
&eth4_udma0->gen.axi_outstanding_cnt[3].tx_cmpl_write = 0xfc4ea75c
&eth4_udma0->gen.axi_outstanding_cnt[3].rx_desc_read = 0xfc4ea760
&eth4_udma0->gen.axi_outstanding_cnt[3].rx_data_write = 0xfc4ea764
&eth4_udma0->gen.axi_outstanding_cnt[3].rx_cmpl_write = 0xfc4ea768
&eth4_udma0->gen.axi_outstanding_cnt[3].rst_counters = 0xfc4ea76c
&eth4_udma0->gen.axi_outstanding_cnt[4].tx_desc_read = 0xfc4ea770
&eth4_udma0->gen.axi_outstanding_cnt[4].tx_data_read = 0xfc4ea774
&eth4_udma0->gen.axi_outstanding_cnt[4].tx_cmpl_write = 0xfc4ea778
&eth4_udma0->gen.axi_outstanding_cnt[4].rx_desc_read = 0xfc4ea77c
&eth4_udma0->gen.axi_outstanding_cnt[4].rx_data_write = 0xfc4ea780
&eth4_udma0->gen.axi_outstanding_cnt[4].rx_cmpl_write = 0xfc4ea784
&eth4_udma0->gen.axi_outstanding_cnt[4].rst_counters = 0xfc4ea788
&eth4_udma0->gen.axi_outstanding_cnt[5].tx_desc_read = 0xfc4ea78c
&eth4_udma0->gen.axi_outstanding_cnt[5].tx_data_read = 0xfc4ea790
&eth4_udma0->gen.axi_outstanding_cnt[5].tx_cmpl_write = 0xfc4ea794
&eth4_udma0->gen.axi_outstanding_cnt[5].rx_desc_read = 0xfc4ea798
&eth4_udma0->gen.axi_outstanding_cnt[5].rx_data_write = 0xfc4ea79c
&eth4_udma0->gen.axi_outstanding_cnt[5].rx_cmpl_write = 0xfc4ea7a0
&eth4_udma0->gen.axi_outstanding_cnt[5].rst_counters = 0xfc4ea7a4
&eth4_udma0->gen.axi_outstanding_cnt[6].tx_desc_read = 0xfc4ea7a8
&eth4_udma0->gen.axi_outstanding_cnt[6].tx_data_read = 0xfc4ea7ac
&eth4_udma0->gen.axi_outstanding_cnt[6].tx_cmpl_write = 0xfc4ea7b0
&eth4_udma0->gen.axi_outstanding_cnt[6].rx_desc_read = 0xfc4ea7b4
&eth4_udma0->gen.axi_outstanding_cnt[6].rx_data_write = 0xfc4ea7b8
&eth4_udma0->gen.axi_outstanding_cnt[6].rx_cmpl_write = 0xfc4ea7bc
&eth4_udma0->gen.axi_outstanding_cnt[6].rst_counters = 0xfc4ea7c0
&eth4_udma0->gen.axi_outstanding_cnt[7].tx_desc_read = 0xfc4ea7c4
&eth4_udma0->gen.axi_outstanding_cnt[7].tx_data_read = 0xfc4ea7c8
&eth4_udma0->gen.axi_outstanding_cnt[7].tx_cmpl_write = 0xfc4ea7cc
&eth4_udma0->gen.axi_outstanding_cnt[7].rx_desc_read = 0xfc4ea7d0
&eth4_udma0->gen.axi_outstanding_cnt[7].rx_data_write = 0xfc4ea7d4
&eth4_udma0->gen.axi_outstanding_cnt[7].rx_cmpl_write = 0xfc4ea7d8
&eth4_udma0->gen.axi_outstanding_cnt[7].rst_counters = 0xfc4ea7dc
&eth4_udma0->gen.axi_outstanding_cnt[8].tx_desc_read = 0xfc4ea7e0
&eth4_udma0->gen.axi_outstanding_cnt[8].tx_data_read = 0xfc4ea7e4
&eth4_udma0->gen.axi_outstanding_cnt[8].tx_cmpl_write = 0xfc4ea7e8
&eth4_udma0->gen.axi_outstanding_cnt[8].rx_desc_read = 0xfc4ea7ec
&eth4_udma0->gen.axi_outstanding_cnt[8].rx_data_write = 0xfc4ea7f0
&eth4_udma0->gen.axi_outstanding_cnt[8].rx_cmpl_write = 0xfc4ea7f4
&eth4_udma0->gen.axi_outstanding_cnt[8].rst_counters = 0xfc4ea7f8
&eth4_udma0->gen.axi_outstanding_cnt[9].tx_desc_read = 0xfc4ea7fc
&eth4_udma0->gen.axi_outstanding_cnt[9].tx_data_read = 0xfc4ea800
&eth4_udma0->gen.axi_outstanding_cnt[9].tx_cmpl_write = 0xfc4ea804
&eth4_udma0->gen.axi_outstanding_cnt[9].rx_desc_read = 0xfc4ea808
&eth4_udma0->gen.axi_outstanding_cnt[9].rx_data_write = 0xfc4ea80c
&eth4_udma0->gen.axi_outstanding_cnt[9].rx_cmpl_write = 0xfc4ea810
&eth4_udma0->gen.axi_outstanding_cnt[9].rst_counters = 0xfc4ea814
&eth4_udma0->gen.axi_outstanding_cnt[10].tx_desc_read = 0xfc4ea818
&eth4_udma0->gen.axi_outstanding_cnt[10].tx_data_read = 0xfc4ea81c
&eth4_udma0->gen.axi_outstanding_cnt[10].tx_cmpl_write = 0xfc4ea820
&eth4_udma0->gen.axi_outstanding_cnt[10].rx_desc_read = 0xfc4ea824
&eth4_udma0->gen.axi_outstanding_cnt[10].rx_data_write = 0xfc4ea828
&eth4_udma0->gen.axi_outstanding_cnt[10].rx_cmpl_write = 0xfc4ea82c
&eth4_udma0->gen.axi_outstanding_cnt[10].rst_counters = 0xfc4ea830
&eth4_udma0->gen.axi_outstanding_cnt[11].tx_desc_read = 0xfc4ea834
&eth4_udma0->gen.axi_outstanding_cnt[11].tx_data_read = 0xfc4ea838
&eth4_udma0->gen.axi_outstanding_cnt[11].tx_cmpl_write = 0xfc4ea83c
&eth4_udma0->gen.axi_outstanding_cnt[11].rx_desc_read = 0xfc4ea840
&eth4_udma0->gen.axi_outstanding_cnt[11].rx_data_write = 0xfc4ea844
&eth4_udma0->gen.axi_outstanding_cnt[11].rx_cmpl_write = 0xfc4ea848
&eth4_udma0->gen.axi_outstanding_cnt[11].rst_counters = 0xfc4ea84c
&eth4_udma0->gen.axi_outstanding_cnt[12].tx_desc_read = 0xfc4ea850
&eth4_udma0->gen.axi_outstanding_cnt[12].tx_data_read = 0xfc4ea854
&eth4_udma0->gen.axi_outstanding_cnt[12].tx_cmpl_write = 0xfc4ea858
&eth4_udma0->gen.axi_outstanding_cnt[12].rx_desc_read = 0xfc4ea85c
&eth4_udma0->gen.axi_outstanding_cnt[12].rx_data_write = 0xfc4ea860
&eth4_udma0->gen.axi_outstanding_cnt[12].rx_cmpl_write = 0xfc4ea864
&eth4_udma0->gen.axi_outstanding_cnt[12].rst_counters = 0xfc4ea868
&eth4_udma0->gen.axi_outstanding_cnt[13].tx_desc_read = 0xfc4ea86c
&eth4_udma0->gen.axi_outstanding_cnt[13].tx_data_read = 0xfc4ea870
&eth4_udma0->gen.axi_outstanding_cnt[13].tx_cmpl_write = 0xfc4ea874
&eth4_udma0->gen.axi_outstanding_cnt[13].rx_desc_read = 0xfc4ea878
&eth4_udma0->gen.axi_outstanding_cnt[13].rx_data_write = 0xfc4ea87c
&eth4_udma0->gen.axi_outstanding_cnt[13].rx_cmpl_write = 0xfc4ea880
&eth4_udma0->gen.axi_outstanding_cnt[13].rst_counters = 0xfc4ea884
&eth4_udma0->gen.axi_outstanding_cnt[14].tx_desc_read = 0xfc4ea888
&eth4_udma0->gen.axi_outstanding_cnt[14].tx_data_read = 0xfc4ea88c
&eth4_udma0->gen.axi_outstanding_cnt[14].tx_cmpl_write = 0xfc4ea890
&eth4_udma0->gen.axi_outstanding_cnt[14].rx_desc_read = 0xfc4ea894
&eth4_udma0->gen.axi_outstanding_cnt[14].rx_data_write = 0xfc4ea898
&eth4_udma0->gen.axi_outstanding_cnt[14].rx_cmpl_write = 0xfc4ea89c
&eth4_udma0->gen.axi_outstanding_cnt[14].rst_counters = 0xfc4ea8a0
&eth4_udma0->gen.axi_outstanding_cnt[15].tx_desc_read = 0xfc4ea8a4
&eth4_udma0->gen.axi_outstanding_cnt[15].tx_data_read = 0xfc4ea8a8
&eth4_udma0->gen.axi_outstanding_cnt[15].tx_cmpl_write = 0xfc4ea8ac
&eth4_udma0->gen.axi_outstanding_cnt[15].rx_desc_read = 0xfc4ea8b0
&eth4_udma0->gen.axi_outstanding_cnt[15].rx_data_write = 0xfc4ea8b4
&eth4_udma0->gen.axi_outstanding_cnt[15].rx_cmpl_write = 0xfc4ea8b8
&eth4_udma0->gen.axi_outstanding_cnt[15].rst_counters = 0xfc4ea8bc
&eth4_udma0->gen.axi_error_detection_table[0].addr0 = 0xfc4ea900
&eth4_udma0->gen.axi_error_detection_table[0].addr1 = 0xfc4ea904
&eth4_udma0->gen.axi_error_detection_table[0].addr2 = 0xfc4ea908
&eth4_udma0->gen.axi_error_detection_table[0].addr3 = 0xfc4ea90c
&eth4_udma0->gen.axi_error_detection_table[0].addr4 = 0xfc4ea910
&eth4_udma0->gen.axi_error_detection_table[0].addr5 = 0xfc4ea914
&eth4_udma0->gen.axi_error_detection_table[0].addr6 = 0xfc4ea918
&eth4_udma0->gen.axi_error_detection_table[0].addr7 = 0xfc4ea91c
&eth4_udma0->gen.axi_error_detection_table[0].addr8 = 0xfc4ea920
&eth4_udma0->gen.axi_error_detection_table[0].addr9 = 0xfc4ea924
&eth4_udma0->gen.axi_error_detection_table[0].addr10 = 0xfc4ea928
&eth4_udma0->gen.axi_error_detection_table[0].addr11 = 0xfc4ea92c
&eth4_udma0->gen.axi_error_detection_table[0].addr12 = 0xfc4ea930
&eth4_udma0->gen.axi_error_detection_table[0].addr13 = 0xfc4ea934
&eth4_udma0->gen.axi_error_detection_table[0].addr14 = 0xfc4ea938
&eth4_udma0->gen.axi_error_detection_table[0].addr15 = 0xfc4ea93c
&eth4_udma0->gen.axi_error_detection_table[1].addr0 = 0xfc4ea940
&eth4_udma0->gen.axi_error_detection_table[1].addr1 = 0xfc4ea944
&eth4_udma0->gen.axi_error_detection_table[1].addr2 = 0xfc4ea948
&eth4_udma0->gen.axi_error_detection_table[1].addr3 = 0xfc4ea94c
&eth4_udma0->gen.axi_error_detection_table[1].addr4 = 0xfc4ea950
&eth4_udma0->gen.axi_error_detection_table[1].addr5 = 0xfc4ea954
&eth4_udma0->gen.axi_error_detection_table[1].addr6 = 0xfc4ea958
&eth4_udma0->gen.axi_error_detection_table[1].addr7 = 0xfc4ea95c
&eth4_udma0->gen.axi_error_detection_table[1].addr8 = 0xfc4ea960
&eth4_udma0->gen.axi_error_detection_table[1].addr9 = 0xfc4ea964
&eth4_udma0->gen.axi_error_detection_table[1].addr10 = 0xfc4ea968
&eth4_udma0->gen.axi_error_detection_table[1].addr11 = 0xfc4ea96c
&eth4_udma0->gen.axi_error_detection_table[1].addr12 = 0xfc4ea970
&eth4_udma0->gen.axi_error_detection_table[1].addr13 = 0xfc4ea974
&eth4_udma0->gen.axi_error_detection_table[1].addr14 = 0xfc4ea978
&eth4_udma0->gen.axi_error_detection_table[1].addr15 = 0xfc4ea97c
&eth4_udma0->gen.axi_error_detection_table[2].addr0 = 0xfc4ea980
&eth4_udma0->gen.axi_error_detection_table[2].addr1 = 0xfc4ea984
&eth4_udma0->gen.axi_error_detection_table[2].addr2 = 0xfc4ea988
&eth4_udma0->gen.axi_error_detection_table[2].addr3 = 0xfc4ea98c
&eth4_udma0->gen.axi_error_detection_table[2].addr4 = 0xfc4ea990
&eth4_udma0->gen.axi_error_detection_table[2].addr5 = 0xfc4ea994
&eth4_udma0->gen.axi_error_detection_table[2].addr6 = 0xfc4ea998
&eth4_udma0->gen.axi_error_detection_table[2].addr7 = 0xfc4ea99c
&eth4_udma0->gen.axi_error_detection_table[2].addr8 = 0xfc4ea9a0
&eth4_udma0->gen.axi_error_detection_table[2].addr9 = 0xfc4ea9a4
&eth4_udma0->gen.axi_error_detection_table[2].addr10 = 0xfc4ea9a8
&eth4_udma0->gen.axi_error_detection_table[2].addr11 = 0xfc4ea9ac
&eth4_udma0->gen.axi_error_detection_table[2].addr12 = 0xfc4ea9b0
&eth4_udma0->gen.axi_error_detection_table[2].addr13 = 0xfc4ea9b4
&eth4_udma0->gen.axi_error_detection_table[2].addr14 = 0xfc4ea9b8
&eth4_udma0->gen.axi_error_detection_table[2].addr15 = 0xfc4ea9bc
&eth4_udma0->gen.axi_error_detection_table[3].addr0 = 0xfc4ea9c0
&eth4_udma0->gen.axi_error_detection_table[3].addr1 = 0xfc4ea9c4
&eth4_udma0->gen.axi_error_detection_table[3].addr2 = 0xfc4ea9c8
&eth4_udma0->gen.axi_error_detection_table[3].addr3 = 0xfc4ea9cc
&eth4_udma0->gen.axi_error_detection_table[3].addr4 = 0xfc4ea9d0
&eth4_udma0->gen.axi_error_detection_table[3].addr5 = 0xfc4ea9d4
&eth4_udma0->gen.axi_error_detection_table[3].addr6 = 0xfc4ea9d8
&eth4_udma0->gen.axi_error_detection_table[3].addr7 = 0xfc4ea9dc
&eth4_udma0->gen.axi_error_detection_table[3].addr8 = 0xfc4ea9e0
&eth4_udma0->gen.axi_error_detection_table[3].addr9 = 0xfc4ea9e4
&eth4_udma0->gen.axi_error_detection_table[3].addr10 = 0xfc4ea9e8
&eth4_udma0->gen.axi_error_detection_table[3].addr11 = 0xfc4ea9ec
&eth4_udma0->gen.axi_error_detection_table[3].addr12 = 0xfc4ea9f0
&eth4_udma0->gen.axi_error_detection_table[3].addr13 = 0xfc4ea9f4
&eth4_udma0->gen.axi_error_detection_table[3].addr14 = 0xfc4ea9f8
&eth4_udma0->gen.axi_error_detection_table[3].addr15 = 0xfc4ea9fc
&eth4_udma0->gen.axi_error_detection_table[4].addr0 = 0xfc4eaa00
&eth4_udma0->gen.axi_error_detection_table[4].addr1 = 0xfc4eaa04
&eth4_udma0->gen.axi_error_detection_table[4].addr2 = 0xfc4eaa08
&eth4_udma0->gen.axi_error_detection_table[4].addr3 = 0xfc4eaa0c
&eth4_udma0->gen.axi_error_detection_table[4].addr4 = 0xfc4eaa10
&eth4_udma0->gen.axi_error_detection_table[4].addr5 = 0xfc4eaa14
&eth4_udma0->gen.axi_error_detection_table[4].addr6 = 0xfc4eaa18
&eth4_udma0->gen.axi_error_detection_table[4].addr7 = 0xfc4eaa1c
&eth4_udma0->gen.axi_error_detection_table[4].addr8 = 0xfc4eaa20
&eth4_udma0->gen.axi_error_detection_table[4].addr9 = 0xfc4eaa24
&eth4_udma0->gen.axi_error_detection_table[4].addr10 = 0xfc4eaa28
&eth4_udma0->gen.axi_error_detection_table[4].addr11 = 0xfc4eaa2c
&eth4_udma0->gen.axi_error_detection_table[4].addr12 = 0xfc4eaa30
&eth4_udma0->gen.axi_error_detection_table[4].addr13 = 0xfc4eaa34
&eth4_udma0->gen.axi_error_detection_table[4].addr14 = 0xfc4eaa38
&eth4_udma0->gen.axi_error_detection_table[4].addr15 = 0xfc4eaa3c
&eth4_udma0->gen.axi_error_detection_table[5].addr0 = 0xfc4eaa40
&eth4_udma0->gen.axi_error_detection_table[5].addr1 = 0xfc4eaa44
&eth4_udma0->gen.axi_error_detection_table[5].addr2 = 0xfc4eaa48
&eth4_udma0->gen.axi_error_detection_table[5].addr3 = 0xfc4eaa4c
&eth4_udma0->gen.axi_error_detection_table[5].addr4 = 0xfc4eaa50
&eth4_udma0->gen.axi_error_detection_table[5].addr5 = 0xfc4eaa54
&eth4_udma0->gen.axi_error_detection_table[5].addr6 = 0xfc4eaa58
&eth4_udma0->gen.axi_error_detection_table[5].addr7 = 0xfc4eaa5c
&eth4_udma0->gen.axi_error_detection_table[5].addr8 = 0xfc4eaa60
&eth4_udma0->gen.axi_error_detection_table[5].addr9 = 0xfc4eaa64
&eth4_udma0->gen.axi_error_detection_table[5].addr10 = 0xfc4eaa68
&eth4_udma0->gen.axi_error_detection_table[5].addr11 = 0xfc4eaa6c
&eth4_udma0->gen.axi_error_detection_table[5].addr12 = 0xfc4eaa70
&eth4_udma0->gen.axi_error_detection_table[5].addr13 = 0xfc4eaa74
&eth4_udma0->gen.axi_error_detection_table[5].addr14 = 0xfc4eaa78
&eth4_udma0->gen.axi_error_detection_table[5].addr15 = 0xfc4eaa7c
&eth4_udma0->gen.axi_error_detection_table[6].addr0 = 0xfc4eaa80
&eth4_udma0->gen.axi_error_detection_table[6].addr1 = 0xfc4eaa84
&eth4_udma0->gen.axi_error_detection_table[6].addr2 = 0xfc4eaa88
&eth4_udma0->gen.axi_error_detection_table[6].addr3 = 0xfc4eaa8c
&eth4_udma0->gen.axi_error_detection_table[6].addr4 = 0xfc4eaa90
&eth4_udma0->gen.axi_error_detection_table[6].addr5 = 0xfc4eaa94
&eth4_udma0->gen.axi_error_detection_table[6].addr6 = 0xfc4eaa98
&eth4_udma0->gen.axi_error_detection_table[6].addr7 = 0xfc4eaa9c
&eth4_udma0->gen.axi_error_detection_table[6].addr8 = 0xfc4eaaa0
&eth4_udma0->gen.axi_error_detection_table[6].addr9 = 0xfc4eaaa4
&eth4_udma0->gen.axi_error_detection_table[6].addr10 = 0xfc4eaaa8
&eth4_udma0->gen.axi_error_detection_table[6].addr11 = 0xfc4eaaac
&eth4_udma0->gen.axi_error_detection_table[6].addr12 = 0xfc4eaab0
&eth4_udma0->gen.axi_error_detection_table[6].addr13 = 0xfc4eaab4
&eth4_udma0->gen.axi_error_detection_table[6].addr14 = 0xfc4eaab8
&eth4_udma0->gen.axi_error_detection_table[6].addr15 = 0xfc4eaabc
&eth4_udma0->gen.axi_error_control[0].table_addr = 0xfc4eab00
&eth4_udma0->gen.axi_error_control[0].table_data = 0xfc4eab04
&eth4_udma0->gen.axi_error_control[1].table_addr = 0xfc4eab08
&eth4_udma0->gen.axi_error_control[1].table_data = 0xfc4eab0c
&eth4_udma0->gen.axi_error_control[2].table_addr = 0xfc4eab10
&eth4_udma0->gen.axi_error_control[2].table_data = 0xfc4eab14
&eth4_udma0->gen.axi_error_control[3].table_addr = 0xfc4eab18
&eth4_udma0->gen.axi_error_control[3].table_data = 0xfc4eab1c
&eth4_udma0->gen.axi_error_control[4].table_addr = 0xfc4eab20
&eth4_udma0->gen.axi_error_control[4].table_data = 0xfc4eab24
&eth4_udma0->gen.axi_error_control[5].table_addr = 0xfc4eab28
&eth4_udma0->gen.axi_error_control[5].table_data = 0xfc4eab2c
&eth4_udma0->gen.axi_error_control[6].table_addr = 0xfc4eab30
&eth4_udma0->gen.axi_error_control[6].table_data = 0xfc4eab34
&eth4_udma0->gen.axi_queue[0].state_request = 0xfc4eac00
&eth4_udma0->gen.axi_queue[0].error_status = 0xfc4eac04
&eth4_udma0->gen.axi_queue[0].cfg = 0xfc4eac08
&eth4_udma0->gen.axi_queue[1].state_request = 0xfc4eac0c
&eth4_udma0->gen.axi_queue[1].error_status = 0xfc4eac10
&eth4_udma0->gen.axi_queue[1].cfg = 0xfc4eac14
&eth4_udma0->gen.axi_queue[2].state_request = 0xfc4eac18
&eth4_udma0->gen.axi_queue[2].error_status = 0xfc4eac1c
&eth4_udma0->gen.axi_queue[2].cfg = 0xfc4eac20
&eth4_udma0->gen.axi_queue[3].state_request = 0xfc4eac24
&eth4_udma0->gen.axi_queue[3].error_status = 0xfc4eac28
&eth4_udma0->gen.axi_queue[3].cfg = 0xfc4eac2c
&eth4_udma0->gen.axi_queue[4].state_request = 0xfc4eac30
&eth4_udma0->gen.axi_queue[4].error_status = 0xfc4eac34
&eth4_udma0->gen.axi_queue[4].cfg = 0xfc4eac38
&eth4_udma0->gen.axi_queue[5].state_request = 0xfc4eac3c
&eth4_udma0->gen.axi_queue[5].error_status = 0xfc4eac40
&eth4_udma0->gen.axi_queue[5].cfg = 0xfc4eac44
&eth4_udma0->gen.axi_queue[6].state_request = 0xfc4eac48
&eth4_udma0->gen.axi_queue[6].error_status = 0xfc4eac4c
&eth4_udma0->gen.axi_queue[6].cfg = 0xfc4eac50
&eth4_udma0->gen.axi_queue[7].state_request = 0xfc4eac54
&eth4_udma0->gen.axi_queue[7].error_status = 0xfc4eac58
&eth4_udma0->gen.axi_queue[7].cfg = 0xfc4eac5c
&eth4_udma0->gen.axi_queue[8].state_request = 0xfc4eac60
&eth4_udma0->gen.axi_queue[8].error_status = 0xfc4eac64
&eth4_udma0->gen.axi_queue[8].cfg = 0xfc4eac68
&eth4_udma0->gen.axi_queue[9].state_request = 0xfc4eac6c
&eth4_udma0->gen.axi_queue[9].error_status = 0xfc4eac70
&eth4_udma0->gen.axi_queue[9].cfg = 0xfc4eac74
&eth4_udma0->gen.axi_queue[10].state_request = 0xfc4eac78
&eth4_udma0->gen.axi_queue[10].error_status = 0xfc4eac7c
&eth4_udma0->gen.axi_queue[10].cfg = 0xfc4eac80
&eth4_udma0->gen.axi_queue[11].state_request = 0xfc4eac84
&eth4_udma0->gen.axi_queue[11].error_status = 0xfc4eac88
&eth4_udma0->gen.axi_queue[11].cfg = 0xfc4eac8c
&eth4_udma0->gen.axi_queue[12].state_request = 0xfc4eac90
&eth4_udma0->gen.axi_queue[12].error_status = 0xfc4eac94
&eth4_udma0->gen.axi_queue[12].cfg = 0xfc4eac98
&eth4_udma0->gen.axi_queue[13].state_request = 0xfc4eac9c
&eth4_udma0->gen.axi_queue[13].error_status = 0xfc4eaca0
&eth4_udma0->gen.axi_queue[13].cfg = 0xfc4eaca4
&eth4_udma0->gen.axi_queue[14].state_request = 0xfc4eaca8
&eth4_udma0->gen.axi_queue[14].error_status = 0xfc4eacac
&eth4_udma0->gen.axi_queue[14].cfg = 0xfc4eacb0
&eth4_udma0->gen.axi_queue[15].state_request = 0xfc4eacb4
&eth4_udma0->gen.axi_queue[15].error_status = 0xfc4eacb8
&eth4_udma0->gen.axi_queue[15].cfg = 0xfc4eacbc
&eth4_udma0->gen.iofic_base_m2s_desc_rd = 0xfc4ead00
&eth4_udma0->gen.iofic_base_m2s_data_rd = 0xfc4eae00
&eth4_udma0->gen.iofic_base_m2s_cmpl_wr = 0xfc4eaf00
&eth4_udma0->gen.iofic_base_s2m_desc_rd = 0xfc4eb000
&eth4_udma0->gen.iofic_base_s2m_data_wr = 0xfc4eb100
&eth4_udma0->gen.iofic_base_s2m_cmpl_wr = 0xfc4eb200
&eth4_udma0->gen.iofic_base_msix = 0xfc4eb300
&eth4_udma0->gen.pmu.rx_hdr = 0xfc4eb400
&eth4_udma0->gen.pmu.rx_data = 0xfc4eb404
&eth4_udma0->gen.pmu.tx_data = 0xfc4eb408
&eth4_udma0->gen.pmu.rx_drop = 0xfc4eb40c
&eth4_udma0->gen.init_memory.rx_init_trigger = 0xfc4eb420
&eth4_udma0->gen.init_memory.rx_init_in_progress = 0xfc4eb424
&eth4_udma0->gen.init_memory.tx_init_trigger = 0xfc4eb428
&eth4_udma0->gen.init_memory.tx_init_in_progress = 0xfc4eb42c
&eth4_udma0->gen.spare_reg.zeroes0 = 0xfc4eb460
&eth4_udma0->gen.spare_reg.zeroes1 = 0xfc4eb464
&eth4_udma0->gen.spare_reg.ones0 = 0xfc4eb468
&eth4_udma0->gen.spare_reg.ones1 = 0xfc4eb46c
&eth4_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc4ec400
&eth4_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc4ec404
&eth4_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc4ec408
&eth4_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc4ec40c
&eth4_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc4ec440
&eth4_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc4ec444
&eth4_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc4ec448
&eth4_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc4ec44c
&eth4_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc4ec480
&eth4_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc4ec484
&eth4_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc4ec488
&eth4_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc4ec48c
&eth4_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc4ec4c0
&eth4_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc4ec4c4
&eth4_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc4ec4c8
&eth4_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc4ec4cc
&eth4_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc4ec500
&eth4_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc4ec504
&eth4_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc4ec508
&eth4_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc4ec50c
&eth4_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc4ec540
&eth4_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc4ec544
&eth4_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc4ec548
&eth4_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc4ec54c
&eth4_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc4ec580
&eth4_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc4ec584
&eth4_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc4ec588
&eth4_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc4ec58c
&eth4_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc4ec5c0
&eth4_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc4ec5c4
&eth4_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc4ec5c8
&eth4_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc4ec5cc
&eth4_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc4ec600
&eth4_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc4ec604
&eth4_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc4ec608
&eth4_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc4ec60c
&eth4_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc4ec640
&eth4_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc4ec644
&eth4_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc4ec648
&eth4_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc4ec64c
&eth4_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc4ec680
&eth4_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc4ec684
&eth4_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc4ec688
&eth4_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc4ec68c
&eth4_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc4ec6c0
&eth4_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc4ec6c4
&eth4_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc4ec6c8
&eth4_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc4ec6cc
&eth4_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc4ec700
&eth4_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc4ec704
&eth4_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc4ec708
&eth4_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc4ec70c
&eth4_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc4ec740
&eth4_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc4ec744
&eth4_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc4ec748
&eth4_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc4ec74c
&eth4_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc4ec780
&eth4_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc4ec784
&eth4_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc4ec788
&eth4_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc4ec78c
&eth4_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc4ec7c0
&eth4_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc4ec7c4
&eth4_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc4ec7c8
&eth4_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc4ec7cc
&eth5_adapter->pci_e_gen.device_id_vendor_id = 0xfc500000
&eth5_adapter->pci_e_gen.pci_command_and_status = 0xfc500004
&eth5_adapter->pci_e_gen.revision_and_class = 0xfc500008
&eth5_adapter->pci_e_gen.pci_register_c = 0xfc50000c
&eth5_adapter->pci_e_gen.pf_bar_0 = 0xfc500010
&eth5_adapter->pci_e_gen.pf_bar_0_high = 0xfc500014
&eth5_adapter->pci_e_gen.pf_bar_2 = 0xfc500018
&eth5_adapter->pci_e_gen.pf_bar_2_high = 0xfc50001c
&eth5_adapter->pci_e_gen.pf_bar_4 = 0xfc500020
&eth5_adapter->pci_e_gen.pf_bar_4_high = 0xfc500024
&eth5_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc500028
&eth5_adapter->pci_e_gen.subsystem_id = 0xfc50002c
&eth5_adapter->pci_e_gen.cap_pointer = 0xfc500034
&eth5_adapter->pci_e_gen.interrupt_line_pin = 0xfc50003c
&eth5_adapter->pci_e_cap.pci_e_cap = 0xfc500040
&eth5_adapter->pci_e_cap.pci_e_device_cap = 0xfc500044
&eth5_adapter->pci_e_cap.pci_e_control_and_status = 0xfc500048
&eth5_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc500090
&eth5_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc500094
&eth5_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc500098
&eth5_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc500110
&eth5_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc500114
&eth5_adapter->sub_master_cfg_ctrl[0].remap = 0xfc500118
&eth5_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc50011c
&eth5_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc500120
&eth5_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc500130
&eth5_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc500134
&eth5_adapter->sub_master_cfg_ctrl[1].remap = 0xfc500138
&eth5_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc50013c
&eth5_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc500140
&eth5_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc500150
&eth5_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc500154
&eth5_adapter->sub_master_cfg_ctrl[2].remap = 0xfc500158
&eth5_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc50015c
&eth5_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc500160
&eth5_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc500170
&eth5_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc500174
&eth5_adapter->sub_master_cfg_ctrl[3].remap = 0xfc500178
&eth5_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc50017c
&eth5_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc500180
&eth5_adapter->gen_ctrl_reg_0.data = 0xfc5001e0
&eth5_adapter->gen_ctrl_reg_1.data = 0xfc5001e4
&eth5_adapter->gen_ctrl_reg_2.data = 0xfc5001e8
&eth5_adapter->gen_ctrl_reg_3.data = 0xfc5001ec
&eth5_adapter->generic_status_registers.generic_status = 0xfc5001f0
&eth5_adapter->metal_fix_registers.metal_fix = 0xfc500200
&eth5_adapter->gen_ctrl_reg_4.data = 0xfc500204
&eth5_adapter->gen_ctrl_reg_5.data = 0xfc500208
&eth5_adapter->gen_ctrl_reg_6.data = 0xfc50020c
&eth5_adapter->gen_ctrl_reg_7.data = 0xfc500210
&eth5_adapter->gen_ctrl_reg_8.data = 0xfc500214
&eth5_adapter->gen_ctrl_reg_9.data = 0xfc500218
&eth5_adapter->gen_ctrl_reg_10.data = 0xfc50021c
&eth5_adapter->gen_ctrl_reg_11.data = 0xfc500220
&eth5_adapter->gen_ctrl_reg_12.data = 0xfc500224
&eth5_adapter->gen_ctrl_reg_13.data = 0xfc500228
&eth5_adapter->gen_ctrl_reg_14.data = 0xfc50022c
&eth5_adapter->gen_ctrl_reg_15.data = 0xfc500230
&eth5_adapter->gen_ctrl_reg_16.data = 0xfc500234
&eth5_adapter->gen_ctrl_reg_17.data = 0xfc500238
&eth5_adapter->gen_ctrl_reg_18.data = 0xfc50023c
&eth5_adapter->gen_ctrl_reg_19.data = 0xfc500240
&eth5_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc500300
&eth5_adapter->sriov_cap.sriov_caps = 0xfc500304
&eth5_adapter->sriov_cap.sriov_status_and_control = 0xfc500308
&eth5_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc50030c
&eth5_adapter->sriov_cap.sriov_register_10 = 0xfc500310
&eth5_adapter->sriov_cap.sriov_register_14 = 0xfc500314
&eth5_adapter->sriov_cap.sriov_vf_device_id = 0xfc500318
&eth5_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc50031c
&eth5_adapter->sriov_cap.sriov_system_page_size = 0xfc500320
&eth5_adapter->sriov_cap.vf_bar_0 = 0xfc500324
&eth5_adapter->sriov_cap.vf_bar_0_high = 0xfc500328
&eth5_adapter->sriov_cap.vf_bar_2 = 0xfc50032c
&eth5_adapter->sriov_cap.vf_bar_2_high = 0xfc500330
&eth5_adapter->sriov_cap.vf_bar_4 = 0xfc500334
&eth5_adapter->sriov_cap.vf_bar_4_high = 0xfc500338
&eth5_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc501000
&eth5_adapter->vf_regs[0].command_and_status_vf = 0xfc501004
&eth5_adapter->vf_regs[0].revision_and_class_vf = 0xfc501008
&eth5_adapter->vf_regs[0].pci_register_c_vf = 0xfc50100c
&eth5_adapter->vf_regs[0].cap_pointer_vf = 0xfc501034
&eth5_adapter->vf_regs[0].pci_e_cap_vf = 0xfc501040
&eth5_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc501044
&eth5_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc501048
&eth5_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc501090
&eth5_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc501094
&eth5_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc501098
&eth5_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc502000
&eth5_adapter->vf_regs[1].command_and_status_vf = 0xfc502004
&eth5_adapter->vf_regs[1].revision_and_class_vf = 0xfc502008
&eth5_adapter->vf_regs[1].pci_register_c_vf = 0xfc50200c
&eth5_adapter->vf_regs[1].cap_pointer_vf = 0xfc502034
&eth5_adapter->vf_regs[1].pci_e_cap_vf = 0xfc502040
&eth5_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc502044
&eth5_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc502048
&eth5_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc502090
&eth5_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc502094
&eth5_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc502098
&eth5_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc503000
&eth5_adapter->vf_regs[2].command_and_status_vf = 0xfc503004
&eth5_adapter->vf_regs[2].revision_and_class_vf = 0xfc503008
&eth5_adapter->vf_regs[2].pci_register_c_vf = 0xfc50300c
&eth5_adapter->vf_regs[2].cap_pointer_vf = 0xfc503034
&eth5_adapter->vf_regs[2].pci_e_cap_vf = 0xfc503040
&eth5_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc503044
&eth5_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc503048
&eth5_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc503090
&eth5_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc503094
&eth5_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc503098
&eth5_ec->gen.version = 0xfc510080
&eth5_ec->gen.en = 0xfc510084
&eth5_ec->gen.fifo_en = 0xfc510088
&eth5_ec->gen.l2 = 0xfc51008c
&eth5_ec->gen.cfg_i = 0xfc510090
&eth5_ec->gen.cfg_i_ext = 0xfc510094
&eth5_ec->gen.en_ext = 0xfc510098
&eth5_ec->gen.mem_init = 0xfc51009c
&eth5_ec->gen.sw_reset = 0xfc5100a0
&eth5_ec->gen.scratch_pad_1 = 0xfc5100a4
&eth5_ec->gen.scratch_pad_2 = 0xfc5100a8
&eth5_ec->gen.scratch_pad_3 = 0xfc5100ac
&eth5_ec->gen.scratch_pad_4 = 0xfc5100b0
&eth5_ec->gen.scratch_pad_5 = 0xfc5100b4
&eth5_ec->mac.gen = 0xfc5100c0
&eth5_ec->mac.min_pkt = 0xfc5100c4
&eth5_ec->mac.max_pkt = 0xfc5100c8
&eth5_ec->rxf.cfg_1 = 0xfc510100
&eth5_ec->rxf.cfg_2 = 0xfc510104
&eth5_ec->rxf.rd_fifo = 0xfc510108
&eth5_ec->rxf.wr_fifo = 0xfc51010c
&eth5_ec->rxf.lb_fifo = 0xfc510110
&eth5_ec->rxf.cfg_lb = 0xfc510114
&eth5_ec->rxf.out_drop = 0xfc510118
&eth5_ec->rxf.data = 0xfc51011c
&eth5_ec->rxf.info = 0xfc510120
&eth5_ec->epe[0].parse_cfg = 0xfc510180
&eth5_ec->epe[0].act_table_addr = 0xfc510184
&eth5_ec->epe[0].act_table_data_1 = 0xfc510188
&eth5_ec->epe[0].act_table_data_2 = 0xfc51018c
&eth5_ec->epe[0].act_table_data_3 = 0xfc510190
&eth5_ec->epe[0].act_table_data_4 = 0xfc510194
&eth5_ec->epe[0].act_table_data_5 = 0xfc510198
&eth5_ec->epe[0].act_table_data_6 = 0xfc51019c
&eth5_ec->epe[0].res_def = 0xfc5101a0
&eth5_ec->epe[0].res_in = 0xfc5101a4
&eth5_ec->epe[1].parse_cfg = 0xfc5101c0
&eth5_ec->epe[1].act_table_addr = 0xfc5101c4
&eth5_ec->epe[1].act_table_data_1 = 0xfc5101c8
&eth5_ec->epe[1].act_table_data_2 = 0xfc5101cc
&eth5_ec->epe[1].act_table_data_3 = 0xfc5101d0
&eth5_ec->epe[1].act_table_data_4 = 0xfc5101d4
&eth5_ec->epe[1].act_table_data_5 = 0xfc5101d8
&eth5_ec->epe[1].act_table_data_6 = 0xfc5101dc
&eth5_ec->epe[1].res_def = 0xfc5101e0
&eth5_ec->epe[1].res_in = 0xfc5101e4
&eth5_ec->epe_res.p1 = 0xfc510200
&eth5_ec->epe_res.p2 = 0xfc510204
&eth5_ec->epe_res.p3 = 0xfc510208
&eth5_ec->epe_res.p4 = 0xfc51020c
&eth5_ec->epe_res.p5 = 0xfc510210
&eth5_ec->epe_res.p6 = 0xfc510214
&eth5_ec->epe_res.p7 = 0xfc510218
&eth5_ec->epe_res.p8 = 0xfc51021c
&eth5_ec->epe_res.p9 = 0xfc510220
&eth5_ec->epe_res.p10 = 0xfc510224
&eth5_ec->epe_res.p11 = 0xfc510228
&eth5_ec->epe_res.p12 = 0xfc51022c
&eth5_ec->epe_res.p13 = 0xfc510230
&eth5_ec->epe_res.p14 = 0xfc510234
&eth5_ec->epe_res.p15 = 0xfc510238
&eth5_ec->epe_res.p16 = 0xfc51023c
&eth5_ec->epe_res.p17 = 0xfc510240
&eth5_ec->epe_res.p18 = 0xfc510244
&eth5_ec->epe_res.p19 = 0xfc510248
&eth5_ec->epe_res.p20 = 0xfc51024c
&eth5_ec->epe_res.p21 = 0xfc510250
&eth5_ec->epe_res.p22 = 0xfc510254
&eth5_ec->epe_h[0].hdr_len = 0xfc510280
&eth5_ec->epe_h[1].hdr_len = 0xfc510284
&eth5_ec->epe_h[2].hdr_len = 0xfc510288
&eth5_ec->epe_h[3].hdr_len = 0xfc51028c
&eth5_ec->epe_h[4].hdr_len = 0xfc510290
&eth5_ec->epe_h[5].hdr_len = 0xfc510294
&eth5_ec->epe_h[6].hdr_len = 0xfc510298
&eth5_ec->epe_h[7].hdr_len = 0xfc51029c
&eth5_ec->epe_h[8].hdr_len = 0xfc5102a0
&eth5_ec->epe_h[9].hdr_len = 0xfc5102a4
&eth5_ec->epe_h[10].hdr_len = 0xfc5102a8
&eth5_ec->epe_h[11].hdr_len = 0xfc5102ac
&eth5_ec->epe_h[12].hdr_len = 0xfc5102b0
&eth5_ec->epe_h[13].hdr_len = 0xfc5102b4
&eth5_ec->epe_h[14].hdr_len = 0xfc5102b8
&eth5_ec->epe_h[15].hdr_len = 0xfc5102bc
&eth5_ec->epe_h[16].hdr_len = 0xfc5102c0
&eth5_ec->epe_h[17].hdr_len = 0xfc5102c4
&eth5_ec->epe_h[18].hdr_len = 0xfc5102c8
&eth5_ec->epe_h[19].hdr_len = 0xfc5102cc
&eth5_ec->epe_h[20].hdr_len = 0xfc5102d0
&eth5_ec->epe_h[21].hdr_len = 0xfc5102d4
&eth5_ec->epe_h[22].hdr_len = 0xfc5102d8
&eth5_ec->epe_h[23].hdr_len = 0xfc5102dc
&eth5_ec->epe_h[24].hdr_len = 0xfc5102e0
&eth5_ec->epe_h[25].hdr_len = 0xfc5102e4
&eth5_ec->epe_h[26].hdr_len = 0xfc5102e8
&eth5_ec->epe_h[27].hdr_len = 0xfc5102ec
&eth5_ec->epe_h[28].hdr_len = 0xfc5102f0
&eth5_ec->epe_h[29].hdr_len = 0xfc5102f4
&eth5_ec->epe_h[30].hdr_len = 0xfc5102f8
&eth5_ec->epe_h[31].hdr_len = 0xfc5102fc
&eth5_ec->epe_p[0].comp_data = 0xfc510300
&eth5_ec->epe_p[0].comp_mask = 0xfc510304
&eth5_ec->epe_p[0].comp_ctrl = 0xfc510308
&eth5_ec->epe_p[1].comp_data = 0xfc51031c
&eth5_ec->epe_p[1].comp_mask = 0xfc510320
&eth5_ec->epe_p[1].comp_ctrl = 0xfc510324
&eth5_ec->epe_p[2].comp_data = 0xfc510338
&eth5_ec->epe_p[2].comp_mask = 0xfc51033c
&eth5_ec->epe_p[2].comp_ctrl = 0xfc510340
&eth5_ec->epe_p[3].comp_data = 0xfc510354
&eth5_ec->epe_p[3].comp_mask = 0xfc510358
&eth5_ec->epe_p[3].comp_ctrl = 0xfc51035c
&eth5_ec->epe_p[4].comp_data = 0xfc510370
&eth5_ec->epe_p[4].comp_mask = 0xfc510374
&eth5_ec->epe_p[4].comp_ctrl = 0xfc510378
&eth5_ec->epe_p[5].comp_data = 0xfc51038c
&eth5_ec->epe_p[5].comp_mask = 0xfc510390
&eth5_ec->epe_p[5].comp_ctrl = 0xfc510394
&eth5_ec->epe_p[6].comp_data = 0xfc5103a8
&eth5_ec->epe_p[6].comp_mask = 0xfc5103ac
&eth5_ec->epe_p[6].comp_ctrl = 0xfc5103b0
&eth5_ec->epe_p[7].comp_data = 0xfc5103c4
&eth5_ec->epe_p[7].comp_mask = 0xfc5103c8
&eth5_ec->epe_p[7].comp_ctrl = 0xfc5103cc
&eth5_ec->epe_p[8].comp_data = 0xfc5103e0
&eth5_ec->epe_p[8].comp_mask = 0xfc5103e4
&eth5_ec->epe_p[8].comp_ctrl = 0xfc5103e8
&eth5_ec->epe_p[9].comp_data = 0xfc5103fc
&eth5_ec->epe_p[9].comp_mask = 0xfc510400
&eth5_ec->epe_p[9].comp_ctrl = 0xfc510404
&eth5_ec->epe_p[10].comp_data = 0xfc510418
&eth5_ec->epe_p[10].comp_mask = 0xfc51041c
&eth5_ec->epe_p[10].comp_ctrl = 0xfc510420
&eth5_ec->epe_p[11].comp_data = 0xfc510434
&eth5_ec->epe_p[11].comp_mask = 0xfc510438
&eth5_ec->epe_p[11].comp_ctrl = 0xfc51043c
&eth5_ec->epe_p[12].comp_data = 0xfc510450
&eth5_ec->epe_p[12].comp_mask = 0xfc510454
&eth5_ec->epe_p[12].comp_ctrl = 0xfc510458
&eth5_ec->epe_p[13].comp_data = 0xfc51046c
&eth5_ec->epe_p[13].comp_mask = 0xfc510470
&eth5_ec->epe_p[13].comp_ctrl = 0xfc510474
&eth5_ec->epe_p[14].comp_data = 0xfc510488
&eth5_ec->epe_p[14].comp_mask = 0xfc51048c
&eth5_ec->epe_p[14].comp_ctrl = 0xfc510490
&eth5_ec->epe_p[15].comp_data = 0xfc5104a4
&eth5_ec->epe_p[15].comp_mask = 0xfc5104a8
&eth5_ec->epe_p[15].comp_ctrl = 0xfc5104ac
&eth5_ec->epe_p[16].comp_data = 0xfc5104c0
&eth5_ec->epe_p[16].comp_mask = 0xfc5104c4
&eth5_ec->epe_p[16].comp_ctrl = 0xfc5104c8
&eth5_ec->epe_p[17].comp_data = 0xfc5104dc
&eth5_ec->epe_p[17].comp_mask = 0xfc5104e0
&eth5_ec->epe_p[17].comp_ctrl = 0xfc5104e4
&eth5_ec->epe_p[18].comp_data = 0xfc5104f8
&eth5_ec->epe_p[18].comp_mask = 0xfc5104fc
&eth5_ec->epe_p[18].comp_ctrl = 0xfc510500
&eth5_ec->epe_p[19].comp_data = 0xfc510514
&eth5_ec->epe_p[19].comp_mask = 0xfc510518
&eth5_ec->epe_p[19].comp_ctrl = 0xfc51051c
&eth5_ec->epe_p[20].comp_data = 0xfc510530
&eth5_ec->epe_p[20].comp_mask = 0xfc510534
&eth5_ec->epe_p[20].comp_ctrl = 0xfc510538
&eth5_ec->epe_p[21].comp_data = 0xfc51054c
&eth5_ec->epe_p[21].comp_mask = 0xfc510550
&eth5_ec->epe_p[21].comp_ctrl = 0xfc510554
&eth5_ec->epe_p[22].comp_data = 0xfc510568
&eth5_ec->epe_p[22].comp_mask = 0xfc51056c
&eth5_ec->epe_p[22].comp_ctrl = 0xfc510570
&eth5_ec->epe_p[23].comp_data = 0xfc510584
&eth5_ec->epe_p[23].comp_mask = 0xfc510588
&eth5_ec->epe_p[23].comp_ctrl = 0xfc51058c
&eth5_ec->epe_p[24].comp_data = 0xfc5105a0
&eth5_ec->epe_p[24].comp_mask = 0xfc5105a4
&eth5_ec->epe_p[24].comp_ctrl = 0xfc5105a8
&eth5_ec->epe_p[25].comp_data = 0xfc5105bc
&eth5_ec->epe_p[25].comp_mask = 0xfc5105c0
&eth5_ec->epe_p[25].comp_ctrl = 0xfc5105c4
&eth5_ec->epe_p[26].comp_data = 0xfc5105d8
&eth5_ec->epe_p[26].comp_mask = 0xfc5105dc
&eth5_ec->epe_p[26].comp_ctrl = 0xfc5105e0
&eth5_ec->epe_p[27].comp_data = 0xfc5105f4
&eth5_ec->epe_p[27].comp_mask = 0xfc5105f8
&eth5_ec->epe_p[27].comp_ctrl = 0xfc5105fc
&eth5_ec->epe_p[28].comp_data = 0xfc510610
&eth5_ec->epe_p[28].comp_mask = 0xfc510614
&eth5_ec->epe_p[28].comp_ctrl = 0xfc510618
&eth5_ec->epe_p[29].comp_data = 0xfc51062c
&eth5_ec->epe_p[29].comp_mask = 0xfc510630
&eth5_ec->epe_p[29].comp_ctrl = 0xfc510634
&eth5_ec->epe_p[30].comp_data = 0xfc510648
&eth5_ec->epe_p[30].comp_mask = 0xfc51064c
&eth5_ec->epe_p[30].comp_ctrl = 0xfc510650
&eth5_ec->epe_p[31].comp_data = 0xfc510664
&eth5_ec->epe_p[31].comp_mask = 0xfc510668
&eth5_ec->epe_p[31].comp_ctrl = 0xfc51066c
&eth5_ec->epe_a[0].prot_act = 0xfc510680
&eth5_ec->epe_a[1].prot_act = 0xfc510684
&eth5_ec->epe_a[2].prot_act = 0xfc510688
&eth5_ec->epe_a[3].prot_act = 0xfc51068c
&eth5_ec->epe_a[4].prot_act = 0xfc510690
&eth5_ec->epe_a[5].prot_act = 0xfc510694
&eth5_ec->epe_a[6].prot_act = 0xfc510698
&eth5_ec->epe_a[7].prot_act = 0xfc51069c
&eth5_ec->epe_a[8].prot_act = 0xfc5106a0
&eth5_ec->epe_a[9].prot_act = 0xfc5106a4
&eth5_ec->epe_a[10].prot_act = 0xfc5106a8
&eth5_ec->epe_a[11].prot_act = 0xfc5106ac
&eth5_ec->epe_a[12].prot_act = 0xfc5106b0
&eth5_ec->epe_a[13].prot_act = 0xfc5106b4
&eth5_ec->epe_a[14].prot_act = 0xfc5106b8
&eth5_ec->epe_a[15].prot_act = 0xfc5106bc
&eth5_ec->epe_a[16].prot_act = 0xfc5106c0
&eth5_ec->epe_a[17].prot_act = 0xfc5106c4
&eth5_ec->epe_a[18].prot_act = 0xfc5106c8
&eth5_ec->epe_a[19].prot_act = 0xfc5106cc
&eth5_ec->epe_a[20].prot_act = 0xfc5106d0
&eth5_ec->epe_a[21].prot_act = 0xfc5106d4
&eth5_ec->epe_a[22].prot_act = 0xfc5106d8
&eth5_ec->epe_a[23].prot_act = 0xfc5106dc
&eth5_ec->epe_a[24].prot_act = 0xfc5106e0
&eth5_ec->epe_a[25].prot_act = 0xfc5106e4
&eth5_ec->epe_a[26].prot_act = 0xfc5106e8
&eth5_ec->epe_a[27].prot_act = 0xfc5106ec
&eth5_ec->epe_a[28].prot_act = 0xfc5106f0
&eth5_ec->epe_a[29].prot_act = 0xfc5106f4
&eth5_ec->epe_a[30].prot_act = 0xfc5106f8
&eth5_ec->epe_a[31].prot_act = 0xfc5106fc
&eth5_ec->rfw.thash_cfg_1 = 0xfc510700
&eth5_ec->rfw.thash_cfg_2 = 0xfc510704
&eth5_ec->rfw.mhash_cfg_1 = 0xfc510708
&eth5_ec->rfw.mhash_cfg_2 = 0xfc51070c
&eth5_ec->rfw.hdr_split = 0xfc510710
&eth5_ec->rfw.meta_err = 0xfc510714
&eth5_ec->rfw.meta = 0xfc510718
&eth5_ec->rfw.filter = 0xfc51071c
&eth5_ec->rfw.thash_table_addr = 0xfc510720
&eth5_ec->rfw.thash_table_data = 0xfc510724
&eth5_ec->rfw.mhash_table_addr = 0xfc510728
&eth5_ec->rfw.mhash_table_data = 0xfc51072c
&eth5_ec->rfw.vid_table_addr = 0xfc510730
&eth5_ec->rfw.vid_table_data = 0xfc510734
&eth5_ec->rfw.pbits_table_addr = 0xfc510738
&eth5_ec->rfw.pbits_table_data = 0xfc51073c
&eth5_ec->rfw.dscp_table_addr = 0xfc510740
&eth5_ec->rfw.dscp_table_data = 0xfc510744
&eth5_ec->rfw.tc_table_addr = 0xfc510748
&eth5_ec->rfw.tc_table_data = 0xfc51074c
&eth5_ec->rfw.ctrl_table_addr = 0xfc510750
&eth5_ec->rfw.ctrl_table_data = 0xfc510754
&eth5_ec->rfw.out_cfg = 0xfc510758
&eth5_ec->rfw.fsm_table_addr = 0xfc51075c
&eth5_ec->rfw.fsm_table_data = 0xfc510760
&eth5_ec->rfw.ctrl_sel = 0xfc510764
&eth5_ec->rfw.default_vlan = 0xfc510768
&eth5_ec->rfw.default_hash = 0xfc51076c
&eth5_ec->rfw.default_or = 0xfc510770
&eth5_ec->rfw.drop_latch = 0xfc510774
&eth5_ec->rfw.checksum = 0xfc510778
&eth5_ec->rfw.lro_cfg_1 = 0xfc51077c
&eth5_ec->rfw.lro_check_ipv4 = 0xfc510780
&eth5_ec->rfw.lro_ipv4 = 0xfc510784
&eth5_ec->rfw.lro_check_ipv6 = 0xfc510788
&eth5_ec->rfw.lro_ipv6 = 0xfc51078c
&eth5_ec->rfw.lro_check_tcp = 0xfc510790
&eth5_ec->rfw.lro_tcp = 0xfc510794
&eth5_ec->rfw.lro_check_udp = 0xfc510798
&eth5_ec->rfw.lro_check_l2 = 0xfc51079c
&eth5_ec->rfw.lro_check_gen = 0xfc5107a0
&eth5_ec->rfw.lro_store = 0xfc5107a4
&eth5_ec->rfw.vid_table_def = 0xfc5107a8
&eth5_ec->rfw.ctrl_table_def = 0xfc5107ac
&eth5_ec->rfw.cfg_a_0 = 0xfc5107b0
&eth5_ec->rfw.thash_cfg_3 = 0xfc5107b4
&eth5_ec->rfw.thash_mask_outer_ipv6 = 0xfc5107b8
&eth5_ec->rfw.thash_mask_outer = 0xfc5107bc
&eth5_ec->rfw.thash_mask_inner_ipv6 = 0xfc5107c0
&eth5_ec->rfw.thash_mask_inner = 0xfc5107c4
&eth5_ec->rfw.rx_checksum = 0xfc5107c8
&eth5_ec->rfw.l3_tlen_err = 0xfc5107cc
&eth5_ec->rfw.l3_tlen_err_table_1 = 0xfc5107d0
&eth5_ec->rfw.tunnel_l3_tlen_err_table_1 = 0xfc5107d4
&eth5_ec->rfw_udma[0].def_cfg = 0xfc5107f0
&eth5_ec->rfw_udma[1].def_cfg = 0xfc5107f4
&eth5_ec->rfw_udma[2].def_cfg = 0xfc5107f8
&eth5_ec->rfw_udma[3].def_cfg = 0xfc5107fc
&eth5_ec->rfw_hash[0].key = 0xfc510800
&eth5_ec->rfw_hash[1].key = 0xfc510804
&eth5_ec->rfw_hash[2].key = 0xfc510808
&eth5_ec->rfw_hash[3].key = 0xfc51080c
&eth5_ec->rfw_hash[4].key = 0xfc510810
&eth5_ec->rfw_hash[5].key = 0xfc510814
&eth5_ec->rfw_hash[6].key = 0xfc510818
&eth5_ec->rfw_hash[7].key = 0xfc51081c
&eth5_ec->rfw_hash[8].key = 0xfc510820
&eth5_ec->rfw_hash[9].key = 0xfc510824
&eth5_ec->rfw_priority[0].queue = 0xfc510828
&eth5_ec->rfw_priority[1].queue = 0xfc51082c
&eth5_ec->rfw_priority[2].queue = 0xfc510830
&eth5_ec->rfw_priority[3].queue = 0xfc510834
&eth5_ec->rfw_priority[4].queue = 0xfc510838
&eth5_ec->rfw_priority[5].queue = 0xfc51083c
&eth5_ec->rfw_priority[6].queue = 0xfc510840
&eth5_ec->rfw_priority[7].queue = 0xfc510844
&eth5_ec->rfw_default[0].opt_1 = 0xfc510848
&eth5_ec->rfw_default[1].opt_1 = 0xfc51084c
&eth5_ec->rfw_default[2].opt_1 = 0xfc510850
&eth5_ec->rfw_default[3].opt_1 = 0xfc510854
&eth5_ec->rfw_default[4].opt_1 = 0xfc510858
&eth5_ec->rfw_default[5].opt_1 = 0xfc51085c
&eth5_ec->rfw_default[6].opt_1 = 0xfc510860
&eth5_ec->rfw_default[7].opt_1 = 0xfc510864
&eth5_ec->fwd_mac[0].data_l = 0xfc510868
&eth5_ec->fwd_mac[0].data_h = 0xfc51086c
&eth5_ec->fwd_mac[0].mask_l = 0xfc510870
&eth5_ec->fwd_mac[0].mask_h = 0xfc510874
&eth5_ec->fwd_mac[0].ctrl = 0xfc510878
&eth5_ec->fwd_mac[1].data_l = 0xfc51087c
&eth5_ec->fwd_mac[1].data_h = 0xfc510880
&eth5_ec->fwd_mac[1].mask_l = 0xfc510884
&eth5_ec->fwd_mac[1].mask_h = 0xfc510888
&eth5_ec->fwd_mac[1].ctrl = 0xfc51088c
&eth5_ec->fwd_mac[2].data_l = 0xfc510890
&eth5_ec->fwd_mac[2].data_h = 0xfc510894
&eth5_ec->fwd_mac[2].mask_l = 0xfc510898
&eth5_ec->fwd_mac[2].mask_h = 0xfc51089c
&eth5_ec->fwd_mac[2].ctrl = 0xfc5108a0
&eth5_ec->fwd_mac[3].data_l = 0xfc5108a4
&eth5_ec->fwd_mac[3].data_h = 0xfc5108a8
&eth5_ec->fwd_mac[3].mask_l = 0xfc5108ac
&eth5_ec->fwd_mac[3].mask_h = 0xfc5108b0
&eth5_ec->fwd_mac[3].ctrl = 0xfc5108b4
&eth5_ec->fwd_mac[4].data_l = 0xfc5108b8
&eth5_ec->fwd_mac[4].data_h = 0xfc5108bc
&eth5_ec->fwd_mac[4].mask_l = 0xfc5108c0
&eth5_ec->fwd_mac[4].mask_h = 0xfc5108c4
&eth5_ec->fwd_mac[4].ctrl = 0xfc5108c8
&eth5_ec->fwd_mac[5].data_l = 0xfc5108cc
&eth5_ec->fwd_mac[5].data_h = 0xfc5108d0
&eth5_ec->fwd_mac[5].mask_l = 0xfc5108d4
&eth5_ec->fwd_mac[5].mask_h = 0xfc5108d8
&eth5_ec->fwd_mac[5].ctrl = 0xfc5108dc
&eth5_ec->fwd_mac[6].data_l = 0xfc5108e0
&eth5_ec->fwd_mac[6].data_h = 0xfc5108e4
&eth5_ec->fwd_mac[6].mask_l = 0xfc5108e8
&eth5_ec->fwd_mac[6].mask_h = 0xfc5108ec
&eth5_ec->fwd_mac[6].ctrl = 0xfc5108f0
&eth5_ec->fwd_mac[7].data_l = 0xfc5108f4
&eth5_ec->fwd_mac[7].data_h = 0xfc5108f8
&eth5_ec->fwd_mac[7].mask_l = 0xfc5108fc
&eth5_ec->fwd_mac[7].mask_h = 0xfc510900
&eth5_ec->fwd_mac[7].ctrl = 0xfc510904
&eth5_ec->fwd_mac[8].data_l = 0xfc510908
&eth5_ec->fwd_mac[8].data_h = 0xfc51090c
&eth5_ec->fwd_mac[8].mask_l = 0xfc510910
&eth5_ec->fwd_mac[8].mask_h = 0xfc510914
&eth5_ec->fwd_mac[8].ctrl = 0xfc510918
&eth5_ec->fwd_mac[9].data_l = 0xfc51091c
&eth5_ec->fwd_mac[9].data_h = 0xfc510920
&eth5_ec->fwd_mac[9].mask_l = 0xfc510924
&eth5_ec->fwd_mac[9].mask_h = 0xfc510928
&eth5_ec->fwd_mac[9].ctrl = 0xfc51092c
&eth5_ec->fwd_mac[10].data_l = 0xfc510930
&eth5_ec->fwd_mac[10].data_h = 0xfc510934
&eth5_ec->fwd_mac[10].mask_l = 0xfc510938
&eth5_ec->fwd_mac[10].mask_h = 0xfc51093c
&eth5_ec->fwd_mac[10].ctrl = 0xfc510940
&eth5_ec->fwd_mac[11].data_l = 0xfc510944
&eth5_ec->fwd_mac[11].data_h = 0xfc510948
&eth5_ec->fwd_mac[11].mask_l = 0xfc51094c
&eth5_ec->fwd_mac[11].mask_h = 0xfc510950
&eth5_ec->fwd_mac[11].ctrl = 0xfc510954
&eth5_ec->fwd_mac[12].data_l = 0xfc510958
&eth5_ec->fwd_mac[12].data_h = 0xfc51095c
&eth5_ec->fwd_mac[12].mask_l = 0xfc510960
&eth5_ec->fwd_mac[12].mask_h = 0xfc510964
&eth5_ec->fwd_mac[12].ctrl = 0xfc510968
&eth5_ec->fwd_mac[13].data_l = 0xfc51096c
&eth5_ec->fwd_mac[13].data_h = 0xfc510970
&eth5_ec->fwd_mac[13].mask_l = 0xfc510974
&eth5_ec->fwd_mac[13].mask_h = 0xfc510978
&eth5_ec->fwd_mac[13].ctrl = 0xfc51097c
&eth5_ec->fwd_mac[14].data_l = 0xfc510980
&eth5_ec->fwd_mac[14].data_h = 0xfc510984
&eth5_ec->fwd_mac[14].mask_l = 0xfc510988
&eth5_ec->fwd_mac[14].mask_h = 0xfc51098c
&eth5_ec->fwd_mac[14].ctrl = 0xfc510990
&eth5_ec->fwd_mac[15].data_l = 0xfc510994
&eth5_ec->fwd_mac[15].data_h = 0xfc510998
&eth5_ec->fwd_mac[15].mask_l = 0xfc51099c
&eth5_ec->fwd_mac[15].mask_h = 0xfc5109a0
&eth5_ec->fwd_mac[15].ctrl = 0xfc5109a4
&eth5_ec->fwd_mac[16].data_l = 0xfc5109a8
&eth5_ec->fwd_mac[16].data_h = 0xfc5109ac
&eth5_ec->fwd_mac[16].mask_l = 0xfc5109b0
&eth5_ec->fwd_mac[16].mask_h = 0xfc5109b4
&eth5_ec->fwd_mac[16].ctrl = 0xfc5109b8
&eth5_ec->fwd_mac[17].data_l = 0xfc5109bc
&eth5_ec->fwd_mac[17].data_h = 0xfc5109c0
&eth5_ec->fwd_mac[17].mask_l = 0xfc5109c4
&eth5_ec->fwd_mac[17].mask_h = 0xfc5109c8
&eth5_ec->fwd_mac[17].ctrl = 0xfc5109cc
&eth5_ec->fwd_mac[18].data_l = 0xfc5109d0
&eth5_ec->fwd_mac[18].data_h = 0xfc5109d4
&eth5_ec->fwd_mac[18].mask_l = 0xfc5109d8
&eth5_ec->fwd_mac[18].mask_h = 0xfc5109dc
&eth5_ec->fwd_mac[18].ctrl = 0xfc5109e0
&eth5_ec->fwd_mac[19].data_l = 0xfc5109e4
&eth5_ec->fwd_mac[19].data_h = 0xfc5109e8
&eth5_ec->fwd_mac[19].mask_l = 0xfc5109ec
&eth5_ec->fwd_mac[19].mask_h = 0xfc5109f0
&eth5_ec->fwd_mac[19].ctrl = 0xfc5109f4
&eth5_ec->fwd_mac[20].data_l = 0xfc5109f8
&eth5_ec->fwd_mac[20].data_h = 0xfc5109fc
&eth5_ec->fwd_mac[20].mask_l = 0xfc510a00
&eth5_ec->fwd_mac[20].mask_h = 0xfc510a04
&eth5_ec->fwd_mac[20].ctrl = 0xfc510a08
&eth5_ec->fwd_mac[21].data_l = 0xfc510a0c
&eth5_ec->fwd_mac[21].data_h = 0xfc510a10
&eth5_ec->fwd_mac[21].mask_l = 0xfc510a14
&eth5_ec->fwd_mac[21].mask_h = 0xfc510a18
&eth5_ec->fwd_mac[21].ctrl = 0xfc510a1c
&eth5_ec->fwd_mac[22].data_l = 0xfc510a20
&eth5_ec->fwd_mac[22].data_h = 0xfc510a24
&eth5_ec->fwd_mac[22].mask_l = 0xfc510a28
&eth5_ec->fwd_mac[22].mask_h = 0xfc510a2c
&eth5_ec->fwd_mac[22].ctrl = 0xfc510a30
&eth5_ec->fwd_mac[23].data_l = 0xfc510a34
&eth5_ec->fwd_mac[23].data_h = 0xfc510a38
&eth5_ec->fwd_mac[23].mask_l = 0xfc510a3c
&eth5_ec->fwd_mac[23].mask_h = 0xfc510a40
&eth5_ec->fwd_mac[23].ctrl = 0xfc510a44
&eth5_ec->fwd_mac[24].data_l = 0xfc510a48
&eth5_ec->fwd_mac[24].data_h = 0xfc510a4c
&eth5_ec->fwd_mac[24].mask_l = 0xfc510a50
&eth5_ec->fwd_mac[24].mask_h = 0xfc510a54
&eth5_ec->fwd_mac[24].ctrl = 0xfc510a58
&eth5_ec->fwd_mac[25].data_l = 0xfc510a5c
&eth5_ec->fwd_mac[25].data_h = 0xfc510a60
&eth5_ec->fwd_mac[25].mask_l = 0xfc510a64
&eth5_ec->fwd_mac[25].mask_h = 0xfc510a68
&eth5_ec->fwd_mac[25].ctrl = 0xfc510a6c
&eth5_ec->fwd_mac[26].data_l = 0xfc510a70
&eth5_ec->fwd_mac[26].data_h = 0xfc510a74
&eth5_ec->fwd_mac[26].mask_l = 0xfc510a78
&eth5_ec->fwd_mac[26].mask_h = 0xfc510a7c
&eth5_ec->fwd_mac[26].ctrl = 0xfc510a80
&eth5_ec->fwd_mac[27].data_l = 0xfc510a84
&eth5_ec->fwd_mac[27].data_h = 0xfc510a88
&eth5_ec->fwd_mac[27].mask_l = 0xfc510a8c
&eth5_ec->fwd_mac[27].mask_h = 0xfc510a90
&eth5_ec->fwd_mac[27].ctrl = 0xfc510a94
&eth5_ec->fwd_mac[28].data_l = 0xfc510a98
&eth5_ec->fwd_mac[28].data_h = 0xfc510a9c
&eth5_ec->fwd_mac[28].mask_l = 0xfc510aa0
&eth5_ec->fwd_mac[28].mask_h = 0xfc510aa4
&eth5_ec->fwd_mac[28].ctrl = 0xfc510aa8
&eth5_ec->fwd_mac[29].data_l = 0xfc510aac
&eth5_ec->fwd_mac[29].data_h = 0xfc510ab0
&eth5_ec->fwd_mac[29].mask_l = 0xfc510ab4
&eth5_ec->fwd_mac[29].mask_h = 0xfc510ab8
&eth5_ec->fwd_mac[29].ctrl = 0xfc510abc
&eth5_ec->fwd_mac[30].data_l = 0xfc510ac0
&eth5_ec->fwd_mac[30].data_h = 0xfc510ac4
&eth5_ec->fwd_mac[30].mask_l = 0xfc510ac8
&eth5_ec->fwd_mac[30].mask_h = 0xfc510acc
&eth5_ec->fwd_mac[30].ctrl = 0xfc510ad0
&eth5_ec->fwd_mac[31].data_l = 0xfc510ad4
&eth5_ec->fwd_mac[31].data_h = 0xfc510ad8
&eth5_ec->fwd_mac[31].mask_l = 0xfc510adc
&eth5_ec->fwd_mac[31].mask_h = 0xfc510ae0
&eth5_ec->fwd_mac[31].ctrl = 0xfc510ae4
&eth5_ec->msw.uc = 0xfc510ae8
&eth5_ec->msw.mc = 0xfc510aec
&eth5_ec->msw.bc = 0xfc510af0
&eth5_ec->tso.in_cfg = 0xfc510b00
&eth5_ec->tso.cache_table_addr = 0xfc510b04
&eth5_ec->tso.cache_table_data_1 = 0xfc510b08
&eth5_ec->tso.cache_table_data_2 = 0xfc510b0c
&eth5_ec->tso.cache_table_data_3 = 0xfc510b10
&eth5_ec->tso.cache_table_data_4 = 0xfc510b14
&eth5_ec->tso.ctrl_first = 0xfc510b18
&eth5_ec->tso.ctrl_middle = 0xfc510b1c
&eth5_ec->tso.ctrl_last = 0xfc510b20
&eth5_ec->tso.cfg_add_0 = 0xfc510b24
&eth5_ec->tso.cfg_tunnel = 0xfc510b28
&eth5_ec->tso.arb_config = 0xfc510b2c
&eth5_ec->tso.arb_cred_level = 0xfc510b30
&eth5_ec->tso.arb_cred_grant = 0xfc510b34
&eth5_ec->tso.arb_sop_cost = 0xfc510b38
&eth5_ec->tso.arb_eop_cost = 0xfc510b3c
&eth5_ec->tso.arb_data_cost = 0xfc510b40
&eth5_ec->tso_sel[0].mss = 0xfc510b60
&eth5_ec->tso_sel[1].mss = 0xfc510b64
&eth5_ec->tso_sel[2].mss = 0xfc510b68
&eth5_ec->tso_sel[3].mss = 0xfc510b6c
&eth5_ec->tso_sel[4].mss = 0xfc510b70
&eth5_ec->tso_sel[5].mss = 0xfc510b74
&eth5_ec->tso_sel[6].mss = 0xfc510b78
&eth5_ec->tso_sel[7].mss = 0xfc510b7c
&eth5_ec->tpe.parse = 0xfc510b80
&eth5_ec->tpm_udma[0].vlan_data = 0xfc510bc0
&eth5_ec->tpm_udma[0].mac_sa_1 = 0xfc510bc4
&eth5_ec->tpm_udma[0].mac_sa_2 = 0xfc510bc8
&eth5_ec->tpm_udma[1].vlan_data = 0xfc510bcc
&eth5_ec->tpm_udma[1].mac_sa_1 = 0xfc510bd0
&eth5_ec->tpm_udma[1].mac_sa_2 = 0xfc510bd4
&eth5_ec->tpm_udma[2].vlan_data = 0xfc510bd8
&eth5_ec->tpm_udma[2].mac_sa_1 = 0xfc510bdc
&eth5_ec->tpm_udma[2].mac_sa_2 = 0xfc510be0
&eth5_ec->tpm_udma[3].vlan_data = 0xfc510be4
&eth5_ec->tpm_udma[3].mac_sa_1 = 0xfc510be8
&eth5_ec->tpm_udma[3].mac_sa_2 = 0xfc510bec
&eth5_ec->tpm_sel[0].etype = 0xfc510bf0
&eth5_ec->tpm_sel[1].etype = 0xfc510bf4
&eth5_ec->tpm_sel[2].etype = 0xfc510bf8
&eth5_ec->tpm_sel[3].etype = 0xfc510bfc
&eth5_ec->tfw.tx_wr_fifo = 0xfc510c00
&eth5_ec->tfw.tx_vid_table_addr = 0xfc510c04
&eth5_ec->tfw.tx_vid_table_data = 0xfc510c08
&eth5_ec->tfw.tx_rd_fifo = 0xfc510c0c
&eth5_ec->tfw.tx_checksum = 0xfc510c10
&eth5_ec->tfw.tx_gen = 0xfc510c14
&eth5_ec->tfw.tx_spf = 0xfc510c18
&eth5_ec->tfw.data_fifo = 0xfc510c1c
&eth5_ec->tfw.ctrl_fifo = 0xfc510c20
&eth5_ec->tfw.hdr_fifo = 0xfc510c24
&eth5_ec->tfw.out = 0xfc510c28
&eth5_ec->tfw_udma[0].uc_udma = 0xfc510c60
&eth5_ec->tfw_udma[0].mc_udma = 0xfc510c64
&eth5_ec->tfw_udma[0].bc_udma = 0xfc510c68
&eth5_ec->tfw_udma[0].spf_cmd = 0xfc510c6c
&eth5_ec->tfw_udma[0].fwd_dec = 0xfc510c70
&eth5_ec->tfw_udma[1].uc_udma = 0xfc510c78
&eth5_ec->tfw_udma[1].mc_udma = 0xfc510c7c
&eth5_ec->tfw_udma[1].bc_udma = 0xfc510c80
&eth5_ec->tfw_udma[1].spf_cmd = 0xfc510c84
&eth5_ec->tfw_udma[1].fwd_dec = 0xfc510c88
&eth5_ec->tfw_udma[2].uc_udma = 0xfc510c90
&eth5_ec->tfw_udma[2].mc_udma = 0xfc510c94
&eth5_ec->tfw_udma[2].bc_udma = 0xfc510c98
&eth5_ec->tfw_udma[2].spf_cmd = 0xfc510c9c
&eth5_ec->tfw_udma[2].fwd_dec = 0xfc510ca0
&eth5_ec->tfw_udma[3].uc_udma = 0xfc510ca8
&eth5_ec->tfw_udma[3].mc_udma = 0xfc510cac
&eth5_ec->tfw_udma[3].bc_udma = 0xfc510cb0
&eth5_ec->tfw_udma[3].spf_cmd = 0xfc510cb4
&eth5_ec->tfw_udma[3].fwd_dec = 0xfc510cb8
&eth5_ec->tmi.tx_cfg = 0xfc510cc0
&eth5_ec->efc.ec_pause = 0xfc510cd0
&eth5_ec->efc.ec_xoff = 0xfc510cd4
&eth5_ec->efc.xon = 0xfc510cd8
&eth5_ec->efc.gpio = 0xfc510cdc
&eth5_ec->efc.rx_fifo_af = 0xfc510ce0
&eth5_ec->efc.rx_fifo_hyst = 0xfc510ce4
&eth5_ec->efc.stat = 0xfc510ce8
&eth5_ec->efc.xoff_timer_1g = 0xfc510cec
&eth5_ec->efc.ec_pfc = 0xfc510cf0
&eth5_ec->fc_udma[0].q_pause_0 = 0xfc510d00
&eth5_ec->fc_udma[0].q_pause_1 = 0xfc510d04
&eth5_ec->fc_udma[0].q_pause_2 = 0xfc510d08
&eth5_ec->fc_udma[0].q_pause_3 = 0xfc510d0c
&eth5_ec->fc_udma[0].q_pause_4 = 0xfc510d10
&eth5_ec->fc_udma[0].q_pause_5 = 0xfc510d14
&eth5_ec->fc_udma[0].q_pause_6 = 0xfc510d18
&eth5_ec->fc_udma[0].q_pause_7 = 0xfc510d1c
&eth5_ec->fc_udma[0].q_gpio_0 = 0xfc510d20
&eth5_ec->fc_udma[0].q_gpio_1 = 0xfc510d24
&eth5_ec->fc_udma[0].q_gpio_2 = 0xfc510d28
&eth5_ec->fc_udma[0].q_gpio_3 = 0xfc510d2c
&eth5_ec->fc_udma[0].q_gpio_4 = 0xfc510d30
&eth5_ec->fc_udma[0].q_gpio_5 = 0xfc510d34
&eth5_ec->fc_udma[0].q_gpio_6 = 0xfc510d38
&eth5_ec->fc_udma[0].q_gpio_7 = 0xfc510d3c
&eth5_ec->fc_udma[0].s_pause = 0xfc510d40
&eth5_ec->fc_udma[0].q_xoff_0 = 0xfc510d44
&eth5_ec->fc_udma[0].q_xoff_1 = 0xfc510d48
&eth5_ec->fc_udma[0].q_xoff_2 = 0xfc510d4c
&eth5_ec->fc_udma[0].q_xoff_3 = 0xfc510d50
&eth5_ec->fc_udma[0].q_xoff_4 = 0xfc510d54
&eth5_ec->fc_udma[0].q_xoff_5 = 0xfc510d58
&eth5_ec->fc_udma[0].q_xoff_6 = 0xfc510d5c
&eth5_ec->fc_udma[0].q_xoff_7 = 0xfc510d60
&eth5_ec->fc_udma[1].q_pause_0 = 0xfc510d80
&eth5_ec->fc_udma[1].q_pause_1 = 0xfc510d84
&eth5_ec->fc_udma[1].q_pause_2 = 0xfc510d88
&eth5_ec->fc_udma[1].q_pause_3 = 0xfc510d8c
&eth5_ec->fc_udma[1].q_pause_4 = 0xfc510d90
&eth5_ec->fc_udma[1].q_pause_5 = 0xfc510d94
&eth5_ec->fc_udma[1].q_pause_6 = 0xfc510d98
&eth5_ec->fc_udma[1].q_pause_7 = 0xfc510d9c
&eth5_ec->fc_udma[1].q_gpio_0 = 0xfc510da0
&eth5_ec->fc_udma[1].q_gpio_1 = 0xfc510da4
&eth5_ec->fc_udma[1].q_gpio_2 = 0xfc510da8
&eth5_ec->fc_udma[1].q_gpio_3 = 0xfc510dac
&eth5_ec->fc_udma[1].q_gpio_4 = 0xfc510db0
&eth5_ec->fc_udma[1].q_gpio_5 = 0xfc510db4
&eth5_ec->fc_udma[1].q_gpio_6 = 0xfc510db8
&eth5_ec->fc_udma[1].q_gpio_7 = 0xfc510dbc
&eth5_ec->fc_udma[1].s_pause = 0xfc510dc0
&eth5_ec->fc_udma[1].q_xoff_0 = 0xfc510dc4
&eth5_ec->fc_udma[1].q_xoff_1 = 0xfc510dc8
&eth5_ec->fc_udma[1].q_xoff_2 = 0xfc510dcc
&eth5_ec->fc_udma[1].q_xoff_3 = 0xfc510dd0
&eth5_ec->fc_udma[1].q_xoff_4 = 0xfc510dd4
&eth5_ec->fc_udma[1].q_xoff_5 = 0xfc510dd8
&eth5_ec->fc_udma[1].q_xoff_6 = 0xfc510ddc
&eth5_ec->fc_udma[1].q_xoff_7 = 0xfc510de0
&eth5_ec->fc_udma[2].q_pause_0 = 0xfc510e00
&eth5_ec->fc_udma[2].q_pause_1 = 0xfc510e04
&eth5_ec->fc_udma[2].q_pause_2 = 0xfc510e08
&eth5_ec->fc_udma[2].q_pause_3 = 0xfc510e0c
&eth5_ec->fc_udma[2].q_pause_4 = 0xfc510e10
&eth5_ec->fc_udma[2].q_pause_5 = 0xfc510e14
&eth5_ec->fc_udma[2].q_pause_6 = 0xfc510e18
&eth5_ec->fc_udma[2].q_pause_7 = 0xfc510e1c
&eth5_ec->fc_udma[2].q_gpio_0 = 0xfc510e20
&eth5_ec->fc_udma[2].q_gpio_1 = 0xfc510e24
&eth5_ec->fc_udma[2].q_gpio_2 = 0xfc510e28
&eth5_ec->fc_udma[2].q_gpio_3 = 0xfc510e2c
&eth5_ec->fc_udma[2].q_gpio_4 = 0xfc510e30
&eth5_ec->fc_udma[2].q_gpio_5 = 0xfc510e34
&eth5_ec->fc_udma[2].q_gpio_6 = 0xfc510e38
&eth5_ec->fc_udma[2].q_gpio_7 = 0xfc510e3c
&eth5_ec->fc_udma[2].s_pause = 0xfc510e40
&eth5_ec->fc_udma[2].q_xoff_0 = 0xfc510e44
&eth5_ec->fc_udma[2].q_xoff_1 = 0xfc510e48
&eth5_ec->fc_udma[2].q_xoff_2 = 0xfc510e4c
&eth5_ec->fc_udma[2].q_xoff_3 = 0xfc510e50
&eth5_ec->fc_udma[2].q_xoff_4 = 0xfc510e54
&eth5_ec->fc_udma[2].q_xoff_5 = 0xfc510e58
&eth5_ec->fc_udma[2].q_xoff_6 = 0xfc510e5c
&eth5_ec->fc_udma[2].q_xoff_7 = 0xfc510e60
&eth5_ec->fc_udma[3].q_pause_0 = 0xfc510e80
&eth5_ec->fc_udma[3].q_pause_1 = 0xfc510e84
&eth5_ec->fc_udma[3].q_pause_2 = 0xfc510e88
&eth5_ec->fc_udma[3].q_pause_3 = 0xfc510e8c
&eth5_ec->fc_udma[3].q_pause_4 = 0xfc510e90
&eth5_ec->fc_udma[3].q_pause_5 = 0xfc510e94
&eth5_ec->fc_udma[3].q_pause_6 = 0xfc510e98
&eth5_ec->fc_udma[3].q_pause_7 = 0xfc510e9c
&eth5_ec->fc_udma[3].q_gpio_0 = 0xfc510ea0
&eth5_ec->fc_udma[3].q_gpio_1 = 0xfc510ea4
&eth5_ec->fc_udma[3].q_gpio_2 = 0xfc510ea8
&eth5_ec->fc_udma[3].q_gpio_3 = 0xfc510eac
&eth5_ec->fc_udma[3].q_gpio_4 = 0xfc510eb0
&eth5_ec->fc_udma[3].q_gpio_5 = 0xfc510eb4
&eth5_ec->fc_udma[3].q_gpio_6 = 0xfc510eb8
&eth5_ec->fc_udma[3].q_gpio_7 = 0xfc510ebc
&eth5_ec->fc_udma[3].s_pause = 0xfc510ec0
&eth5_ec->fc_udma[3].q_xoff_0 = 0xfc510ec4
&eth5_ec->fc_udma[3].q_xoff_1 = 0xfc510ec8
&eth5_ec->fc_udma[3].q_xoff_2 = 0xfc510ecc
&eth5_ec->fc_udma[3].q_xoff_3 = 0xfc510ed0
&eth5_ec->fc_udma[3].q_xoff_4 = 0xfc510ed4
&eth5_ec->fc_udma[3].q_xoff_5 = 0xfc510ed8
&eth5_ec->fc_udma[3].q_xoff_6 = 0xfc510edc
&eth5_ec->fc_udma[3].q_xoff_7 = 0xfc510ee0
&eth5_ec->tpg_rpa_res.not_used = 0xfc510f00
&eth5_ec->eee.cfg_e = 0xfc511000
&eth5_ec->eee.pre_cnt = 0xfc511004
&eth5_ec->eee.post_cnt = 0xfc511008
&eth5_ec->eee.stop_cnt = 0xfc51100c
&eth5_ec->eee.stat_eee = 0xfc511010
&eth5_ec->stat.faf_in_rx_pkt = 0xfc511100
&eth5_ec->stat.faf_in_rx_short = 0xfc511104
&eth5_ec->stat.faf_in_rx_long = 0xfc511108
&eth5_ec->stat.faf_out_rx_pkt = 0xfc51110c
&eth5_ec->stat.faf_out_rx_short = 0xfc511110
&eth5_ec->stat.faf_out_rx_long = 0xfc511114
&eth5_ec->stat.faf_out_drop = 0xfc511118
&eth5_ec->stat.rxf_in_rx_pkt = 0xfc51111c
&eth5_ec->stat.rxf_in_fifo_err = 0xfc511120
&eth5_ec->stat.lbf_in_rx_pkt = 0xfc511124
&eth5_ec->stat.lbf_in_fifo_err = 0xfc511128
&eth5_ec->stat.rxf_out_rx_1_pkt = 0xfc51112c
&eth5_ec->stat.rxf_out_rx_2_pkt = 0xfc511130
&eth5_ec->stat.rxf_out_drop_1_pkt = 0xfc511134
&eth5_ec->stat.rxf_out_drop_2_pkt = 0xfc511138
&eth5_ec->stat.rpe_1_in_rx_pkt = 0xfc51113c
&eth5_ec->stat.rpe_1_out_rx_pkt = 0xfc511140
&eth5_ec->stat.rpe_2_in_rx_pkt = 0xfc511144
&eth5_ec->stat.rpe_2_out_rx_pkt = 0xfc511148
&eth5_ec->stat.rpe_3_in_rx_pkt = 0xfc51114c
&eth5_ec->stat.rpe_3_out_rx_pkt = 0xfc511150
&eth5_ec->stat.tpe_in_tx_pkt = 0xfc511154
&eth5_ec->stat.tpe_out_tx_pkt = 0xfc511158
&eth5_ec->stat.tpm_tx_pkt = 0xfc51115c
&eth5_ec->stat.tfw_in_tx_pkt = 0xfc511160
&eth5_ec->stat.tfw_out_tx_pkt = 0xfc511164
&eth5_ec->stat.rfw_in_rx_pkt = 0xfc511168
&eth5_ec->stat.rfw_in_vlan_drop = 0xfc51116c
&eth5_ec->stat.rfw_in_parse_drop = 0xfc511170
&eth5_ec->stat.rfw_in_mc = 0xfc511174
&eth5_ec->stat.rfw_in_bc = 0xfc511178
&eth5_ec->stat.rfw_in_vlan_exist = 0xfc51117c
&eth5_ec->stat.rfw_in_vlan_nexist = 0xfc511180
&eth5_ec->stat.rfw_in_mac_drop = 0xfc511184
&eth5_ec->stat.rfw_in_mac_ndet_drop = 0xfc511188
&eth5_ec->stat.rfw_in_ctrl_drop = 0xfc51118c
&eth5_ec->stat.rfw_in_prot_i_drop = 0xfc511190
&eth5_ec->stat.eee_in = 0xfc511194
&eth5_ec->stat_udma[0].rfw_out_rx_pkt = 0xfc511300
&eth5_ec->stat_udma[0].rfw_out_drop = 0xfc511304
&eth5_ec->stat_udma[0].msw_in_rx_pkt = 0xfc511308
&eth5_ec->stat_udma[0].msw_drop_q_full = 0xfc51130c
&eth5_ec->stat_udma[0].msw_drop_sop = 0xfc511310
&eth5_ec->stat_udma[0].msw_drop_eop = 0xfc511314
&eth5_ec->stat_udma[0].msw_wr_eop = 0xfc511318
&eth5_ec->stat_udma[0].msw_out_rx_pkt = 0xfc51131c
&eth5_ec->stat_udma[0].tso_no_tso_pkt = 0xfc511320
&eth5_ec->stat_udma[0].tso_tso_pkt = 0xfc511324
&eth5_ec->stat_udma[0].tso_seg_pkt = 0xfc511328
&eth5_ec->stat_udma[0].tso_pad_pkt = 0xfc51132c
&eth5_ec->stat_udma[0].tpm_tx_spoof = 0xfc511330
&eth5_ec->stat_udma[0].tmi_in_tx_pkt = 0xfc511334
&eth5_ec->stat_udma[0].tmi_out_to_mac = 0xfc511338
&eth5_ec->stat_udma[0].tmi_out_to_rx = 0xfc51133c
&eth5_ec->stat_udma[0].tx_q0_bytes = 0xfc511340
&eth5_ec->stat_udma[0].tx_q1_bytes = 0xfc511344
&eth5_ec->stat_udma[0].tx_q2_bytes = 0xfc511348
&eth5_ec->stat_udma[0].tx_q3_bytes = 0xfc51134c
&eth5_ec->stat_udma[0].tx_q0_pkts = 0xfc511350
&eth5_ec->stat_udma[0].tx_q1_pkts = 0xfc511354
&eth5_ec->stat_udma[0].tx_q2_pkts = 0xfc511358
&eth5_ec->stat_udma[0].tx_q3_pkts = 0xfc51135c
&eth5_ec->stat_udma[0].tx_q4_bytes = 0xfc511360
&eth5_ec->stat_udma[0].tx_q5_bytes = 0xfc511364
&eth5_ec->stat_udma[0].tx_q6_bytes = 0xfc511368
&eth5_ec->stat_udma[0].tx_q7_bytes = 0xfc51136c
&eth5_ec->stat_udma[0].tx_q8_bytes = 0xfc511370
&eth5_ec->stat_udma[0].tx_q9_bytes = 0xfc511374
&eth5_ec->stat_udma[0].tx_q10_bytes = 0xfc511378
&eth5_ec->stat_udma[0].tx_q11_bytes = 0xfc51137c
&eth5_ec->stat_udma[0].tx_q12_bytes = 0xfc511380
&eth5_ec->stat_udma[0].tx_q13_bytes = 0xfc511384
&eth5_ec->stat_udma[0].tx_q14_bytes = 0xfc511388
&eth5_ec->stat_udma[0].tx_q15_bytes = 0xfc51138c
&eth5_ec->stat_udma[0].tx_q4_pkts = 0xfc511390
&eth5_ec->stat_udma[0].tx_q5_pkts = 0xfc511394
&eth5_ec->stat_udma[0].tx_q6_pkts = 0xfc511398
&eth5_ec->stat_udma[0].tx_q7_pkts = 0xfc51139c
&eth5_ec->stat_udma[0].tx_q8_pkts = 0xfc5113a0
&eth5_ec->stat_udma[0].tx_q9_pkts = 0xfc5113a4
&eth5_ec->stat_udma[0].tx_q10_pkts = 0xfc5113a8
&eth5_ec->stat_udma[0].tx_q11_pkts = 0xfc5113ac
&eth5_ec->stat_udma[0].tx_q12_pkts = 0xfc5113b0
&eth5_ec->stat_udma[0].tx_q13_pkts = 0xfc5113b4
&eth5_ec->stat_udma[0].tx_q14_pkts = 0xfc5113b8
&eth5_ec->stat_udma[0].tx_q15_pkts = 0xfc5113bc
&eth5_ec->stat_udma[1].rfw_out_rx_pkt = 0xfc511400
&eth5_ec->stat_udma[1].rfw_out_drop = 0xfc511404
&eth5_ec->stat_udma[1].msw_in_rx_pkt = 0xfc511408
&eth5_ec->stat_udma[1].msw_drop_q_full = 0xfc51140c
&eth5_ec->stat_udma[1].msw_drop_sop = 0xfc511410
&eth5_ec->stat_udma[1].msw_drop_eop = 0xfc511414
&eth5_ec->stat_udma[1].msw_wr_eop = 0xfc511418
&eth5_ec->stat_udma[1].msw_out_rx_pkt = 0xfc51141c
&eth5_ec->stat_udma[1].tso_no_tso_pkt = 0xfc511420
&eth5_ec->stat_udma[1].tso_tso_pkt = 0xfc511424
&eth5_ec->stat_udma[1].tso_seg_pkt = 0xfc511428
&eth5_ec->stat_udma[1].tso_pad_pkt = 0xfc51142c
&eth5_ec->stat_udma[1].tpm_tx_spoof = 0xfc511430
&eth5_ec->stat_udma[1].tmi_in_tx_pkt = 0xfc511434
&eth5_ec->stat_udma[1].tmi_out_to_mac = 0xfc511438
&eth5_ec->stat_udma[1].tmi_out_to_rx = 0xfc51143c
&eth5_ec->stat_udma[1].tx_q0_bytes = 0xfc511440
&eth5_ec->stat_udma[1].tx_q1_bytes = 0xfc511444
&eth5_ec->stat_udma[1].tx_q2_bytes = 0xfc511448
&eth5_ec->stat_udma[1].tx_q3_bytes = 0xfc51144c
&eth5_ec->stat_udma[1].tx_q0_pkts = 0xfc511450
&eth5_ec->stat_udma[1].tx_q1_pkts = 0xfc511454
&eth5_ec->stat_udma[1].tx_q2_pkts = 0xfc511458
&eth5_ec->stat_udma[1].tx_q3_pkts = 0xfc51145c
&eth5_ec->stat_udma[1].tx_q4_bytes = 0xfc511460
&eth5_ec->stat_udma[1].tx_q5_bytes = 0xfc511464
&eth5_ec->stat_udma[1].tx_q6_bytes = 0xfc511468
&eth5_ec->stat_udma[1].tx_q7_bytes = 0xfc51146c
&eth5_ec->stat_udma[1].tx_q8_bytes = 0xfc511470
&eth5_ec->stat_udma[1].tx_q9_bytes = 0xfc511474
&eth5_ec->stat_udma[1].tx_q10_bytes = 0xfc511478
&eth5_ec->stat_udma[1].tx_q11_bytes = 0xfc51147c
&eth5_ec->stat_udma[1].tx_q12_bytes = 0xfc511480
&eth5_ec->stat_udma[1].tx_q13_bytes = 0xfc511484
&eth5_ec->stat_udma[1].tx_q14_bytes = 0xfc511488
&eth5_ec->stat_udma[1].tx_q15_bytes = 0xfc51148c
&eth5_ec->stat_udma[1].tx_q4_pkts = 0xfc511490
&eth5_ec->stat_udma[1].tx_q5_pkts = 0xfc511494
&eth5_ec->stat_udma[1].tx_q6_pkts = 0xfc511498
&eth5_ec->stat_udma[1].tx_q7_pkts = 0xfc51149c
&eth5_ec->stat_udma[1].tx_q8_pkts = 0xfc5114a0
&eth5_ec->stat_udma[1].tx_q9_pkts = 0xfc5114a4
&eth5_ec->stat_udma[1].tx_q10_pkts = 0xfc5114a8
&eth5_ec->stat_udma[1].tx_q11_pkts = 0xfc5114ac
&eth5_ec->stat_udma[1].tx_q12_pkts = 0xfc5114b0
&eth5_ec->stat_udma[1].tx_q13_pkts = 0xfc5114b4
&eth5_ec->stat_udma[1].tx_q14_pkts = 0xfc5114b8
&eth5_ec->stat_udma[1].tx_q15_pkts = 0xfc5114bc
&eth5_ec->stat_udma[2].rfw_out_rx_pkt = 0xfc511500
&eth5_ec->stat_udma[2].rfw_out_drop = 0xfc511504
&eth5_ec->stat_udma[2].msw_in_rx_pkt = 0xfc511508
&eth5_ec->stat_udma[2].msw_drop_q_full = 0xfc51150c
&eth5_ec->stat_udma[2].msw_drop_sop = 0xfc511510
&eth5_ec->stat_udma[2].msw_drop_eop = 0xfc511514
&eth5_ec->stat_udma[2].msw_wr_eop = 0xfc511518
&eth5_ec->stat_udma[2].msw_out_rx_pkt = 0xfc51151c
&eth5_ec->stat_udma[2].tso_no_tso_pkt = 0xfc511520
&eth5_ec->stat_udma[2].tso_tso_pkt = 0xfc511524
&eth5_ec->stat_udma[2].tso_seg_pkt = 0xfc511528
&eth5_ec->stat_udma[2].tso_pad_pkt = 0xfc51152c
&eth5_ec->stat_udma[2].tpm_tx_spoof = 0xfc511530
&eth5_ec->stat_udma[2].tmi_in_tx_pkt = 0xfc511534
&eth5_ec->stat_udma[2].tmi_out_to_mac = 0xfc511538
&eth5_ec->stat_udma[2].tmi_out_to_rx = 0xfc51153c
&eth5_ec->stat_udma[2].tx_q0_bytes = 0xfc511540
&eth5_ec->stat_udma[2].tx_q1_bytes = 0xfc511544
&eth5_ec->stat_udma[2].tx_q2_bytes = 0xfc511548
&eth5_ec->stat_udma[2].tx_q3_bytes = 0xfc51154c
&eth5_ec->stat_udma[2].tx_q0_pkts = 0xfc511550
&eth5_ec->stat_udma[2].tx_q1_pkts = 0xfc511554
&eth5_ec->stat_udma[2].tx_q2_pkts = 0xfc511558
&eth5_ec->stat_udma[2].tx_q3_pkts = 0xfc51155c
&eth5_ec->stat_udma[2].tx_q4_bytes = 0xfc511560
&eth5_ec->stat_udma[2].tx_q5_bytes = 0xfc511564
&eth5_ec->stat_udma[2].tx_q6_bytes = 0xfc511568
&eth5_ec->stat_udma[2].tx_q7_bytes = 0xfc51156c
&eth5_ec->stat_udma[2].tx_q8_bytes = 0xfc511570
&eth5_ec->stat_udma[2].tx_q9_bytes = 0xfc511574
&eth5_ec->stat_udma[2].tx_q10_bytes = 0xfc511578
&eth5_ec->stat_udma[2].tx_q11_bytes = 0xfc51157c
&eth5_ec->stat_udma[2].tx_q12_bytes = 0xfc511580
&eth5_ec->stat_udma[2].tx_q13_bytes = 0xfc511584
&eth5_ec->stat_udma[2].tx_q14_bytes = 0xfc511588
&eth5_ec->stat_udma[2].tx_q15_bytes = 0xfc51158c
&eth5_ec->stat_udma[2].tx_q4_pkts = 0xfc511590
&eth5_ec->stat_udma[2].tx_q5_pkts = 0xfc511594
&eth5_ec->stat_udma[2].tx_q6_pkts = 0xfc511598
&eth5_ec->stat_udma[2].tx_q7_pkts = 0xfc51159c
&eth5_ec->stat_udma[2].tx_q8_pkts = 0xfc5115a0
&eth5_ec->stat_udma[2].tx_q9_pkts = 0xfc5115a4
&eth5_ec->stat_udma[2].tx_q10_pkts = 0xfc5115a8
&eth5_ec->stat_udma[2].tx_q11_pkts = 0xfc5115ac
&eth5_ec->stat_udma[2].tx_q12_pkts = 0xfc5115b0
&eth5_ec->stat_udma[2].tx_q13_pkts = 0xfc5115b4
&eth5_ec->stat_udma[2].tx_q14_pkts = 0xfc5115b8
&eth5_ec->stat_udma[2].tx_q15_pkts = 0xfc5115bc
&eth5_ec->stat_udma[3].rfw_out_rx_pkt = 0xfc511600
&eth5_ec->stat_udma[3].rfw_out_drop = 0xfc511604
&eth5_ec->stat_udma[3].msw_in_rx_pkt = 0xfc511608
&eth5_ec->stat_udma[3].msw_drop_q_full = 0xfc51160c
&eth5_ec->stat_udma[3].msw_drop_sop = 0xfc511610
&eth5_ec->stat_udma[3].msw_drop_eop = 0xfc511614
&eth5_ec->stat_udma[3].msw_wr_eop = 0xfc511618
&eth5_ec->stat_udma[3].msw_out_rx_pkt = 0xfc51161c
&eth5_ec->stat_udma[3].tso_no_tso_pkt = 0xfc511620
&eth5_ec->stat_udma[3].tso_tso_pkt = 0xfc511624
&eth5_ec->stat_udma[3].tso_seg_pkt = 0xfc511628
&eth5_ec->stat_udma[3].tso_pad_pkt = 0xfc51162c
&eth5_ec->stat_udma[3].tpm_tx_spoof = 0xfc511630
&eth5_ec->stat_udma[3].tmi_in_tx_pkt = 0xfc511634
&eth5_ec->stat_udma[3].tmi_out_to_mac = 0xfc511638
&eth5_ec->stat_udma[3].tmi_out_to_rx = 0xfc51163c
&eth5_ec->stat_udma[3].tx_q0_bytes = 0xfc511640
&eth5_ec->stat_udma[3].tx_q1_bytes = 0xfc511644
&eth5_ec->stat_udma[3].tx_q2_bytes = 0xfc511648
&eth5_ec->stat_udma[3].tx_q3_bytes = 0xfc51164c
&eth5_ec->stat_udma[3].tx_q0_pkts = 0xfc511650
&eth5_ec->stat_udma[3].tx_q1_pkts = 0xfc511654
&eth5_ec->stat_udma[3].tx_q2_pkts = 0xfc511658
&eth5_ec->stat_udma[3].tx_q3_pkts = 0xfc51165c
&eth5_ec->stat_udma[3].tx_q4_bytes = 0xfc511660
&eth5_ec->stat_udma[3].tx_q5_bytes = 0xfc511664
&eth5_ec->stat_udma[3].tx_q6_bytes = 0xfc511668
&eth5_ec->stat_udma[3].tx_q7_bytes = 0xfc51166c
&eth5_ec->stat_udma[3].tx_q8_bytes = 0xfc511670
&eth5_ec->stat_udma[3].tx_q9_bytes = 0xfc511674
&eth5_ec->stat_udma[3].tx_q10_bytes = 0xfc511678
&eth5_ec->stat_udma[3].tx_q11_bytes = 0xfc51167c
&eth5_ec->stat_udma[3].tx_q12_bytes = 0xfc511680
&eth5_ec->stat_udma[3].tx_q13_bytes = 0xfc511684
&eth5_ec->stat_udma[3].tx_q14_bytes = 0xfc511688
&eth5_ec->stat_udma[3].tx_q15_bytes = 0xfc51168c
&eth5_ec->stat_udma[3].tx_q4_pkts = 0xfc511690
&eth5_ec->stat_udma[3].tx_q5_pkts = 0xfc511694
&eth5_ec->stat_udma[3].tx_q6_pkts = 0xfc511698
&eth5_ec->stat_udma[3].tx_q7_pkts = 0xfc51169c
&eth5_ec->stat_udma[3].tx_q8_pkts = 0xfc5116a0
&eth5_ec->stat_udma[3].tx_q9_pkts = 0xfc5116a4
&eth5_ec->stat_udma[3].tx_q10_pkts = 0xfc5116a8
&eth5_ec->stat_udma[3].tx_q11_pkts = 0xfc5116ac
&eth5_ec->stat_udma[3].tx_q12_pkts = 0xfc5116b0
&eth5_ec->stat_udma[3].tx_q13_pkts = 0xfc5116b4
&eth5_ec->stat_udma[3].tx_q14_pkts = 0xfc5116b8
&eth5_ec->stat_udma[3].tx_q15_pkts = 0xfc5116bc
&eth5_ec->msp.p_parse_cfg = 0xfc511700
&eth5_ec->msp.p_act_table_addr = 0xfc511704
&eth5_ec->msp.p_act_table_data_1 = 0xfc511708
&eth5_ec->msp.p_act_table_data_2 = 0xfc51170c
&eth5_ec->msp.p_act_table_data_3 = 0xfc511710
&eth5_ec->msp.p_act_table_data_4 = 0xfc511714
&eth5_ec->msp.p_act_table_data_5 = 0xfc511718
&eth5_ec->msp.p_act_table_data_6 = 0xfc51171c
&eth5_ec->msp.p_res_def = 0xfc511720
&eth5_ec->msp.p_res_in = 0xfc511724
&eth5_ec->msp_p[0].h_hdr_len = 0xfc511740
&eth5_ec->msp_p[1].h_hdr_len = 0xfc511744
&eth5_ec->msp_p[2].h_hdr_len = 0xfc511748
&eth5_ec->msp_p[3].h_hdr_len = 0xfc51174c
&eth5_ec->msp_p[4].h_hdr_len = 0xfc511750
&eth5_ec->msp_p[5].h_hdr_len = 0xfc511754
&eth5_ec->msp_p[6].h_hdr_len = 0xfc511758
&eth5_ec->msp_p[7].h_hdr_len = 0xfc51175c
&eth5_ec->msp_p[8].h_hdr_len = 0xfc511760
&eth5_ec->msp_p[9].h_hdr_len = 0xfc511764
&eth5_ec->msp_p[10].h_hdr_len = 0xfc511768
&eth5_ec->msp_p[11].h_hdr_len = 0xfc51176c
&eth5_ec->msp_p[12].h_hdr_len = 0xfc511770
&eth5_ec->msp_p[13].h_hdr_len = 0xfc511774
&eth5_ec->msp_p[14].h_hdr_len = 0xfc511778
&eth5_ec->msp_p[15].h_hdr_len = 0xfc51177c
&eth5_ec->msp_p[16].h_hdr_len = 0xfc511780
&eth5_ec->msp_p[17].h_hdr_len = 0xfc511784
&eth5_ec->msp_p[18].h_hdr_len = 0xfc511788
&eth5_ec->msp_p[19].h_hdr_len = 0xfc51178c
&eth5_ec->msp_p[20].h_hdr_len = 0xfc511790
&eth5_ec->msp_p[21].h_hdr_len = 0xfc511794
&eth5_ec->msp_p[22].h_hdr_len = 0xfc511798
&eth5_ec->msp_p[23].h_hdr_len = 0xfc51179c
&eth5_ec->msp_p[24].h_hdr_len = 0xfc5117a0
&eth5_ec->msp_p[25].h_hdr_len = 0xfc5117a4
&eth5_ec->msp_p[26].h_hdr_len = 0xfc5117a8
&eth5_ec->msp_p[27].h_hdr_len = 0xfc5117ac
&eth5_ec->msp_p[28].h_hdr_len = 0xfc5117b0
&eth5_ec->msp_p[29].h_hdr_len = 0xfc5117b4
&eth5_ec->msp_p[30].h_hdr_len = 0xfc5117b8
&eth5_ec->msp_p[31].h_hdr_len = 0xfc5117bc
&eth5_ec->msp_c[0].p_comp_data = 0xfc5117c0
&eth5_ec->msp_c[0].p_comp_mask = 0xfc5117c4
&eth5_ec->msp_c[0].p_comp_ctrl = 0xfc5117c8
&eth5_ec->msp_c[1].p_comp_data = 0xfc5117dc
&eth5_ec->msp_c[1].p_comp_mask = 0xfc5117e0
&eth5_ec->msp_c[1].p_comp_ctrl = 0xfc5117e4
&eth5_ec->msp_c[2].p_comp_data = 0xfc5117f8
&eth5_ec->msp_c[2].p_comp_mask = 0xfc5117fc
&eth5_ec->msp_c[2].p_comp_ctrl = 0xfc511800
&eth5_ec->msp_c[3].p_comp_data = 0xfc511814
&eth5_ec->msp_c[3].p_comp_mask = 0xfc511818
&eth5_ec->msp_c[3].p_comp_ctrl = 0xfc51181c
&eth5_ec->msp_c[4].p_comp_data = 0xfc511830
&eth5_ec->msp_c[4].p_comp_mask = 0xfc511834
&eth5_ec->msp_c[4].p_comp_ctrl = 0xfc511838
&eth5_ec->msp_c[5].p_comp_data = 0xfc51184c
&eth5_ec->msp_c[5].p_comp_mask = 0xfc511850
&eth5_ec->msp_c[5].p_comp_ctrl = 0xfc511854
&eth5_ec->msp_c[6].p_comp_data = 0xfc511868
&eth5_ec->msp_c[6].p_comp_mask = 0xfc51186c
&eth5_ec->msp_c[6].p_comp_ctrl = 0xfc511870
&eth5_ec->msp_c[7].p_comp_data = 0xfc511884
&eth5_ec->msp_c[7].p_comp_mask = 0xfc511888
&eth5_ec->msp_c[7].p_comp_ctrl = 0xfc51188c
&eth5_ec->msp_c[8].p_comp_data = 0xfc5118a0
&eth5_ec->msp_c[8].p_comp_mask = 0xfc5118a4
&eth5_ec->msp_c[8].p_comp_ctrl = 0xfc5118a8
&eth5_ec->msp_c[9].p_comp_data = 0xfc5118bc
&eth5_ec->msp_c[9].p_comp_mask = 0xfc5118c0
&eth5_ec->msp_c[9].p_comp_ctrl = 0xfc5118c4
&eth5_ec->msp_c[10].p_comp_data = 0xfc5118d8
&eth5_ec->msp_c[10].p_comp_mask = 0xfc5118dc
&eth5_ec->msp_c[10].p_comp_ctrl = 0xfc5118e0
&eth5_ec->msp_c[11].p_comp_data = 0xfc5118f4
&eth5_ec->msp_c[11].p_comp_mask = 0xfc5118f8
&eth5_ec->msp_c[11].p_comp_ctrl = 0xfc5118fc
&eth5_ec->msp_c[12].p_comp_data = 0xfc511910
&eth5_ec->msp_c[12].p_comp_mask = 0xfc511914
&eth5_ec->msp_c[12].p_comp_ctrl = 0xfc511918
&eth5_ec->msp_c[13].p_comp_data = 0xfc51192c
&eth5_ec->msp_c[13].p_comp_mask = 0xfc511930
&eth5_ec->msp_c[13].p_comp_ctrl = 0xfc511934
&eth5_ec->msp_c[14].p_comp_data = 0xfc511948
&eth5_ec->msp_c[14].p_comp_mask = 0xfc51194c
&eth5_ec->msp_c[14].p_comp_ctrl = 0xfc511950
&eth5_ec->msp_c[15].p_comp_data = 0xfc511964
&eth5_ec->msp_c[15].p_comp_mask = 0xfc511968
&eth5_ec->msp_c[15].p_comp_ctrl = 0xfc51196c
&eth5_ec->msp_c[16].p_comp_data = 0xfc511980
&eth5_ec->msp_c[16].p_comp_mask = 0xfc511984
&eth5_ec->msp_c[16].p_comp_ctrl = 0xfc511988
&eth5_ec->msp_c[17].p_comp_data = 0xfc51199c
&eth5_ec->msp_c[17].p_comp_mask = 0xfc5119a0
&eth5_ec->msp_c[17].p_comp_ctrl = 0xfc5119a4
&eth5_ec->msp_c[18].p_comp_data = 0xfc5119b8
&eth5_ec->msp_c[18].p_comp_mask = 0xfc5119bc
&eth5_ec->msp_c[18].p_comp_ctrl = 0xfc5119c0
&eth5_ec->msp_c[19].p_comp_data = 0xfc5119d4
&eth5_ec->msp_c[19].p_comp_mask = 0xfc5119d8
&eth5_ec->msp_c[19].p_comp_ctrl = 0xfc5119dc
&eth5_ec->msp_c[20].p_comp_data = 0xfc5119f0
&eth5_ec->msp_c[20].p_comp_mask = 0xfc5119f4
&eth5_ec->msp_c[20].p_comp_ctrl = 0xfc5119f8
&eth5_ec->msp_c[21].p_comp_data = 0xfc511a0c
&eth5_ec->msp_c[21].p_comp_mask = 0xfc511a10
&eth5_ec->msp_c[21].p_comp_ctrl = 0xfc511a14
&eth5_ec->msp_c[22].p_comp_data = 0xfc511a28
&eth5_ec->msp_c[22].p_comp_mask = 0xfc511a2c
&eth5_ec->msp_c[22].p_comp_ctrl = 0xfc511a30
&eth5_ec->msp_c[23].p_comp_data = 0xfc511a44
&eth5_ec->msp_c[23].p_comp_mask = 0xfc511a48
&eth5_ec->msp_c[23].p_comp_ctrl = 0xfc511a4c
&eth5_ec->msp_c[24].p_comp_data = 0xfc511a60
&eth5_ec->msp_c[24].p_comp_mask = 0xfc511a64
&eth5_ec->msp_c[24].p_comp_ctrl = 0xfc511a68
&eth5_ec->msp_c[25].p_comp_data = 0xfc511a7c
&eth5_ec->msp_c[25].p_comp_mask = 0xfc511a80
&eth5_ec->msp_c[25].p_comp_ctrl = 0xfc511a84
&eth5_ec->msp_c[26].p_comp_data = 0xfc511a98
&eth5_ec->msp_c[26].p_comp_mask = 0xfc511a9c
&eth5_ec->msp_c[26].p_comp_ctrl = 0xfc511aa0
&eth5_ec->msp_c[27].p_comp_data = 0xfc511ab4
&eth5_ec->msp_c[27].p_comp_mask = 0xfc511ab8
&eth5_ec->msp_c[27].p_comp_ctrl = 0xfc511abc
&eth5_ec->msp_c[28].p_comp_data = 0xfc511ad0
&eth5_ec->msp_c[28].p_comp_mask = 0xfc511ad4
&eth5_ec->msp_c[28].p_comp_ctrl = 0xfc511ad8
&eth5_ec->msp_c[29].p_comp_data = 0xfc511aec
&eth5_ec->msp_c[29].p_comp_mask = 0xfc511af0
&eth5_ec->msp_c[29].p_comp_ctrl = 0xfc511af4
&eth5_ec->msp_c[30].p_comp_data = 0xfc511b08
&eth5_ec->msp_c[30].p_comp_mask = 0xfc511b0c
&eth5_ec->msp_c[30].p_comp_ctrl = 0xfc511b10
&eth5_ec->msp_c[31].p_comp_data = 0xfc511b24
&eth5_ec->msp_c[31].p_comp_mask = 0xfc511b28
&eth5_ec->msp_c[31].p_comp_ctrl = 0xfc511b2c
&eth5_ec->crce.gen_cfg = 0xfc511b60
&eth5_ec->wol.wol_en = 0xfc511b80
&eth5_ec->wol.magic_pswd_l = 0xfc511b84
&eth5_ec->wol.magic_pswd_h = 0xfc511b88
&eth5_ec->wol.ipv6_dip_word0 = 0xfc511b8c
&eth5_ec->wol.ipv6_dip_word1 = 0xfc511b90
&eth5_ec->wol.ipv6_dip_word2 = 0xfc511b94
&eth5_ec->wol.ipv6_dip_word3 = 0xfc511b98
&eth5_ec->wol.ipv4_dip = 0xfc511b9c
&eth5_ec->wol.ethertype = 0xfc511ba0
&eth5_ec->int_ctrl_mem[0] = 0xfc511c00
&eth5_ec->int_ctrl_mem[1] = 0xfc511c04
&eth5_ec->int_ctrl_mem[2] = 0xfc511c08
&eth5_ec->int_ctrl_mem[3] = 0xfc511c0c
&eth5_ec->int_ctrl_mem[4] = 0xfc511c10
&eth5_ec->int_ctrl_mem[5] = 0xfc511c14
&eth5_ec->int_ctrl_mem[6] = 0xfc511c18
&eth5_ec->int_ctrl_mem[7] = 0xfc511c1c
&eth5_ec->int_ctrl_mem[8] = 0xfc511c20
&eth5_ec->int_ctrl_mem[9] = 0xfc511c24
&eth5_ec->int_ctrl_mem[10] = 0xfc511c28
&eth5_ec->int_ctrl_mem[11] = 0xfc511c2c
&eth5_ec->int_ctrl_mem[12] = 0xfc511c30
&eth5_ec->int_ctrl_mem[13] = 0xfc511c34
&eth5_ec->int_ctrl_mem[14] = 0xfc511c38
&eth5_ec->int_ctrl_mem[15] = 0xfc511c3c
&eth5_ec->int_ctrl_mem[16] = 0xfc511c40
&eth5_ec->int_ctrl_mem[17] = 0xfc511c44
&eth5_ec->int_ctrl_mem[18] = 0xfc511c48
&eth5_ec->int_ctrl_mem[19] = 0xfc511c4c
&eth5_ec->int_ctrl_mem[20] = 0xfc511c50
&eth5_ec->int_ctrl_mem[21] = 0xfc511c54
&eth5_ec->int_ctrl_mem[22] = 0xfc511c58
&eth5_ec->int_ctrl_mem[23] = 0xfc511c5c
&eth5_ec->int_ctrl_mem[24] = 0xfc511c60
&eth5_ec->int_ctrl_mem[25] = 0xfc511c64
&eth5_ec->int_ctrl_mem[26] = 0xfc511c68
&eth5_ec->int_ctrl_mem[27] = 0xfc511c6c
&eth5_ec->int_ctrl_mem[28] = 0xfc511c70
&eth5_ec->int_ctrl_mem[29] = 0xfc511c74
&eth5_ec->int_ctrl_mem[30] = 0xfc511c78
&eth5_ec->int_ctrl_mem[31] = 0xfc511c7c
&eth5_ec->int_ctrl_mem[32] = 0xfc511c80
&eth5_ec->int_ctrl_mem[33] = 0xfc511c84
&eth5_ec->int_ctrl_mem[34] = 0xfc511c88
&eth5_ec->int_ctrl_mem[35] = 0xfc511c8c
&eth5_ec->int_ctrl_mem[36] = 0xfc511c90
&eth5_ec->int_ctrl_mem[37] = 0xfc511c94
&eth5_ec->int_ctrl_mem[38] = 0xfc511c98
&eth5_ec->int_ctrl_mem[39] = 0xfc511c9c
&eth5_ec->int_ctrl_mem[40] = 0xfc511ca0
&eth5_ec->int_ctrl_mem[41] = 0xfc511ca4
&eth5_ec->int_ctrl_mem[42] = 0xfc511ca8
&eth5_ec->int_ctrl_mem[43] = 0xfc511cac
&eth5_ec->int_ctrl_mem[44] = 0xfc511cb0
&eth5_ec->int_ctrl_mem[45] = 0xfc511cb4
&eth5_ec->int_ctrl_mem[46] = 0xfc511cb8
&eth5_ec->int_ctrl_mem[47] = 0xfc511cbc
&eth5_ec->int_ctrl_mem[48] = 0xfc511cc0
&eth5_ec->int_ctrl_mem[49] = 0xfc511cc4
&eth5_ec->int_ctrl_mem[50] = 0xfc511cc8
&eth5_ec->int_ctrl_mem[51] = 0xfc511ccc
&eth5_ec->int_ctrl_mem[52] = 0xfc511cd0
&eth5_ec->int_ctrl_mem[53] = 0xfc511cd4
&eth5_ec->int_ctrl_mem[54] = 0xfc511cd8
&eth5_ec->int_ctrl_mem[55] = 0xfc511cdc
&eth5_ec->int_ctrl_mem[56] = 0xfc511ce0
&eth5_ec->int_ctrl_mem[57] = 0xfc511ce4
&eth5_ec->int_ctrl_mem[58] = 0xfc511ce8
&eth5_ec->int_ctrl_mem[59] = 0xfc511cec
&eth5_ec->int_ctrl_mem[60] = 0xfc511cf0
&eth5_ec->int_ctrl_mem[61] = 0xfc511cf4
&eth5_ec->int_ctrl_mem[62] = 0xfc511cf8
&eth5_ec->int_ctrl_mem[63] = 0xfc511cfc
&eth5_ec->pth.system_time_seconds = 0xfc511d00
&eth5_ec->pth.system_time_subseconds_msb = 0xfc511d04
&eth5_ec->pth.system_time_subseconds_lsb = 0xfc511d08
&eth5_ec->pth.clock_period_msb = 0xfc511d0c
&eth5_ec->pth.clock_period_lsb = 0xfc511d10
&eth5_ec->pth.int_update_ctrl = 0xfc511d14
&eth5_ec->pth.int_update_seconds = 0xfc511d18
&eth5_ec->pth.int_update_subseconds_msb = 0xfc511d1c
&eth5_ec->pth.int_update_subseconds_lsb = 0xfc511d20
&eth5_ec->pth.ext_update_ctrl = 0xfc511d24
&eth5_ec->pth.ext_update_seconds = 0xfc511d28
&eth5_ec->pth.ext_update_subseconds_msb = 0xfc511d2c
&eth5_ec->pth.ext_update_subseconds_lsb = 0xfc511d30
&eth5_ec->pth.read_compensation_subseconds_msb = 0xfc511d34
&eth5_ec->pth.read_compensation_subseconds_lsb = 0xfc511d38
&eth5_ec->pth.int_write_compensation_subseconds_msb = 0xfc511d3c
&eth5_ec->pth.int_write_compensation_subseconds_lsb = 0xfc511d40
&eth5_ec->pth.ext_write_compensation_subseconds_msb = 0xfc511d44
&eth5_ec->pth.ext_write_compensation_subseconds_lsb = 0xfc511d48
&eth5_ec->pth.sync_compensation_subseconds_msb = 0xfc511d4c
&eth5_ec->pth.sync_compensation_subseconds_lsb = 0xfc511d50
&eth5_ec->pth.nanosec_align = 0xfc511d54
&eth5_ec->pth_egress[0].trigger_ctrl = 0xfc511d80
&eth5_ec->pth_egress[0].trigger_seconds = 0xfc511d84
&eth5_ec->pth_egress[0].trigger_subseconds_msb = 0xfc511d88
&eth5_ec->pth_egress[0].trigger_subseconds_lsb = 0xfc511d8c
&eth5_ec->pth_egress[0].pulse_width_subseconds_msb = 0xfc511d90
&eth5_ec->pth_egress[0].pulse_width_subseconds_lsb = 0xfc511d94
&eth5_ec->pth_egress[1].trigger_ctrl = 0xfc511da0
&eth5_ec->pth_egress[1].trigger_seconds = 0xfc511da4
&eth5_ec->pth_egress[1].trigger_subseconds_msb = 0xfc511da8
&eth5_ec->pth_egress[1].trigger_subseconds_lsb = 0xfc511dac
&eth5_ec->pth_egress[1].pulse_width_subseconds_msb = 0xfc511db0
&eth5_ec->pth_egress[1].pulse_width_subseconds_lsb = 0xfc511db4
&eth5_ec->pth_egress[2].trigger_ctrl = 0xfc511dc0
&eth5_ec->pth_egress[2].trigger_seconds = 0xfc511dc4
&eth5_ec->pth_egress[2].trigger_subseconds_msb = 0xfc511dc8
&eth5_ec->pth_egress[2].trigger_subseconds_lsb = 0xfc511dcc
&eth5_ec->pth_egress[2].pulse_width_subseconds_msb = 0xfc511dd0
&eth5_ec->pth_egress[2].pulse_width_subseconds_lsb = 0xfc511dd4
&eth5_ec->pth_egress[3].trigger_ctrl = 0xfc511de0
&eth5_ec->pth_egress[3].trigger_seconds = 0xfc511de4
&eth5_ec->pth_egress[3].trigger_subseconds_msb = 0xfc511de8
&eth5_ec->pth_egress[3].trigger_subseconds_lsb = 0xfc511dec
&eth5_ec->pth_egress[3].pulse_width_subseconds_msb = 0xfc511df0
&eth5_ec->pth_egress[3].pulse_width_subseconds_lsb = 0xfc511df4
&eth5_ec->pth_egress[4].trigger_ctrl = 0xfc511e00
&eth5_ec->pth_egress[4].trigger_seconds = 0xfc511e04
&eth5_ec->pth_egress[4].trigger_subseconds_msb = 0xfc511e08
&eth5_ec->pth_egress[4].trigger_subseconds_lsb = 0xfc511e0c
&eth5_ec->pth_egress[4].pulse_width_subseconds_msb = 0xfc511e10
&eth5_ec->pth_egress[4].pulse_width_subseconds_lsb = 0xfc511e14
&eth5_ec->pth_egress[5].trigger_ctrl = 0xfc511e20
&eth5_ec->pth_egress[5].trigger_seconds = 0xfc511e24
&eth5_ec->pth_egress[5].trigger_subseconds_msb = 0xfc511e28
&eth5_ec->pth_egress[5].trigger_subseconds_lsb = 0xfc511e2c
&eth5_ec->pth_egress[5].pulse_width_subseconds_msb = 0xfc511e30
&eth5_ec->pth_egress[5].pulse_width_subseconds_lsb = 0xfc511e34
&eth5_ec->pth_egress[6].trigger_ctrl = 0xfc511e40
&eth5_ec->pth_egress[6].trigger_seconds = 0xfc511e44
&eth5_ec->pth_egress[6].trigger_subseconds_msb = 0xfc511e48
&eth5_ec->pth_egress[6].trigger_subseconds_lsb = 0xfc511e4c
&eth5_ec->pth_egress[6].pulse_width_subseconds_msb = 0xfc511e50
&eth5_ec->pth_egress[6].pulse_width_subseconds_lsb = 0xfc511e54
&eth5_ec->pth_egress[7].trigger_ctrl = 0xfc511e60
&eth5_ec->pth_egress[7].trigger_seconds = 0xfc511e64
&eth5_ec->pth_egress[7].trigger_subseconds_msb = 0xfc511e68
&eth5_ec->pth_egress[7].trigger_subseconds_lsb = 0xfc511e6c
&eth5_ec->pth_egress[7].pulse_width_subseconds_msb = 0xfc511e70
&eth5_ec->pth_egress[7].pulse_width_subseconds_lsb = 0xfc511e74
&eth5_ec->pth_db[0].ts = 0xfc511e80
&eth5_ec->pth_db[0].qual = 0xfc511e84
&eth5_ec->pth_db[1].ts = 0xfc511e98
&eth5_ec->pth_db[1].qual = 0xfc511e9c
&eth5_ec->pth_db[2].ts = 0xfc511eb0
&eth5_ec->pth_db[2].qual = 0xfc511eb4
&eth5_ec->pth_db[3].ts = 0xfc511ec8
&eth5_ec->pth_db[3].qual = 0xfc511ecc
&eth5_ec->pth_db[4].ts = 0xfc511ee0
&eth5_ec->pth_db[4].qual = 0xfc511ee4
&eth5_ec->pth_db[5].ts = 0xfc511ef8
&eth5_ec->pth_db[5].qual = 0xfc511efc
&eth5_ec->pth_db[6].ts = 0xfc511f10
&eth5_ec->pth_db[6].qual = 0xfc511f14
&eth5_ec->pth_db[7].ts = 0xfc511f28
&eth5_ec->pth_db[7].qual = 0xfc511f2c
&eth5_ec->pth_db[8].ts = 0xfc511f40
&eth5_ec->pth_db[8].qual = 0xfc511f44
&eth5_ec->pth_db[9].ts = 0xfc511f58
&eth5_ec->pth_db[9].qual = 0xfc511f5c
&eth5_ec->pth_db[10].ts = 0xfc511f70
&eth5_ec->pth_db[10].qual = 0xfc511f74
&eth5_ec->pth_db[11].ts = 0xfc511f88
&eth5_ec->pth_db[11].qual = 0xfc511f8c
&eth5_ec->pth_db[12].ts = 0xfc511fa0
&eth5_ec->pth_db[12].qual = 0xfc511fa4
&eth5_ec->pth_db[13].ts = 0xfc511fb8
&eth5_ec->pth_db[13].qual = 0xfc511fbc
&eth5_ec->pth_db[14].ts = 0xfc511fd0
&eth5_ec->pth_db[14].qual = 0xfc511fd4
&eth5_ec->pth_db[15].ts = 0xfc511fe8
&eth5_ec->pth_db[15].qual = 0xfc511fec
&eth5_ec->gen_v3.bypass = 0xfc512680
&eth5_ec->gen_v3.rx_comp_desc = 0xfc512684
&eth5_ec->gen_v3.conf = 0xfc512688
&eth5_ec->gen_v3.tpm = 0xfc51268c
&eth5_ec->gen_v3.tpm_vlan_mod_table_addr = 0xfc512690
&eth5_ec->gen_v3.tpm_vlan_mod_table_1 = 0xfc512694
&eth5_ec->gen_v3.tpm_vlan_mod_table_2 = 0xfc512698
&eth5_ec->tfw_v3.tx_gpd_cam_addr = 0xfc5126c0
&eth5_ec->tfw_v3.tx_gpd_cam_data_1 = 0xfc5126c4
&eth5_ec->tfw_v3.tx_gpd_cam_data_2 = 0xfc5126c8
&eth5_ec->tfw_v3.tx_gpd_cam_mask_1 = 0xfc5126cc
&eth5_ec->tfw_v3.tx_gpd_cam_mask_2 = 0xfc5126d0
&eth5_ec->tfw_v3.tx_gpd_cam_ctrl = 0xfc5126d4
&eth5_ec->tfw_v3.tx_gcp_legacy = 0xfc5126d8
&eth5_ec->tfw_v3.tx_gcp_table_addr = 0xfc5126dc
&eth5_ec->tfw_v3.tx_gcp_table_gen = 0xfc5126e0
&eth5_ec->tfw_v3.tx_gcp_table_mask_1 = 0xfc5126e4
&eth5_ec->tfw_v3.tx_gcp_table_mask_2 = 0xfc5126e8
&eth5_ec->tfw_v3.tx_gcp_table_mask_3 = 0xfc5126ec
&eth5_ec->tfw_v3.tx_gcp_table_mask_4 = 0xfc5126f0
&eth5_ec->tfw_v3.tx_gcp_table_mask_5 = 0xfc5126f4
&eth5_ec->tfw_v3.tx_gcp_table_mask_6 = 0xfc5126f8
&eth5_ec->tfw_v3.tx_gcp_table_crc_init = 0xfc5126fc
&eth5_ec->tfw_v3.tx_gcp_table_res = 0xfc512700
&eth5_ec->tfw_v3.tx_gcp_table_alu_opcode = 0xfc512704
&eth5_ec->tfw_v3.tx_gcp_table_alu_opsel = 0xfc512708
&eth5_ec->tfw_v3.tx_gcp_table_alu_val = 0xfc51270c
&eth5_ec->tfw_v3.crc_csum_replace = 0xfc512710
&eth5_ec->tfw_v3.crc_csum_replace_table_addr = 0xfc512714
&eth5_ec->tfw_v3.crc_csum_replace_table = 0xfc512718
&eth5_ec->tfw_v3.tx_protocol_num_sel_table_1 = 0xfc51271c
&eth5_ec->tfw_v3.tx_protocol_num_sel_table_2 = 0xfc512720
&eth5_ec->rfw_v3.rx_gpd_cam_addr = 0xfc512740
&eth5_ec->rfw_v3.rx_gpd_cam_data_1 = 0xfc512744
&eth5_ec->rfw_v3.rx_gpd_cam_data_2 = 0xfc512748
&eth5_ec->rfw_v3.rx_gpd_cam_mask_1 = 0xfc51274c
&eth5_ec->rfw_v3.rx_gpd_cam_mask_2 = 0xfc512750
&eth5_ec->rfw_v3.rx_gpd_cam_ctrl = 0xfc512754
&eth5_ec->rfw_v3.gpd_p1 = 0xfc512758
&eth5_ec->rfw_v3.gpd_p2 = 0xfc51275c
&eth5_ec->rfw_v3.gpd_p3 = 0xfc512760
&eth5_ec->rfw_v3.gpd_p4 = 0xfc512764
&eth5_ec->rfw_v3.gpd_p5 = 0xfc512768
&eth5_ec->rfw_v3.gpd_p6 = 0xfc51276c
&eth5_ec->rfw_v3.gpd_p7 = 0xfc512770
&eth5_ec->rfw_v3.gpd_p8 = 0xfc512774
&eth5_ec->rfw_v3.rx_gcp_legacy = 0xfc512778
&eth5_ec->rfw_v3.rx_gcp_table_addr = 0xfc51277c
&eth5_ec->rfw_v3.rx_gcp_table_gen = 0xfc512780
&eth5_ec->rfw_v3.rx_gcp_table_mask_1 = 0xfc512784
&eth5_ec->rfw_v3.rx_gcp_table_mask_2 = 0xfc512788
&eth5_ec->rfw_v3.rx_gcp_table_mask_3 = 0xfc51278c
&eth5_ec->rfw_v3.rx_gcp_table_mask_4 = 0xfc512790
&eth5_ec->rfw_v3.rx_gcp_table_mask_5 = 0xfc512794
&eth5_ec->rfw_v3.rx_gcp_table_mask_6 = 0xfc512798
&eth5_ec->rfw_v3.rx_gcp_table_crc_init = 0xfc51279c
&eth5_ec->rfw_v3.rx_gcp_table_res = 0xfc5127a0
&eth5_ec->rfw_v3.rx_gcp_table_alu_opcode = 0xfc5127a4
&eth5_ec->rfw_v3.rx_gcp_table_alu_opsel = 0xfc5127a8
&eth5_ec->rfw_v3.rx_gcp_table_alu_val = 0xfc5127ac
&eth5_ec->rfw_v3.rx_gcp_alu_p1 = 0xfc5127b0
&eth5_ec->rfw_v3.rx_gcp_alu_p2 = 0xfc5127b4
&eth5_ec->rfw_v3.hs_ctrl_table_addr = 0xfc5127b8
&eth5_ec->rfw_v3.hs_ctrl_table = 0xfc5127bc
&eth5_ec->rfw_v3.hs_ctrl_table_alu_opcode = 0xfc5127c0
&eth5_ec->rfw_v3.hs_ctrl_table_alu_opsel = 0xfc5127c4
&eth5_ec->rfw_v3.hs_ctrl_table_alu_val = 0xfc5127c8
&eth5_ec->rfw_v3.hs_ctrl_cfg = 0xfc5127cc
&eth5_ec->rfw_v3.hs_ctrl_alu_p1 = 0xfc5127d0
&eth5_ec->rfw_v3.hs_ctrl_alu_p2 = 0xfc5127d4
&eth5_ec->rfw_v3.rfw_gen_cfg = 0xfc5127d8
&eth5_ec->rfw_v3.rx_protocol_num_sel_table_1 = 0xfc5127dc
&eth5_ec->rfw_v3.rx_protocol_num_sel_table_2 = 0xfc5127e0
&eth5_ec->crypto.tx_config = 0xfc512840
&eth5_ec->crypto.rx_config = 0xfc512844
&eth5_ec->crypto.tx_override = 0xfc512848
&eth5_ec->crypto.rx_override = 0xfc51284c
&eth5_ec->crypto.xts_alpha_1 = 0xfc512850
&eth5_ec->crypto.xts_alpha_2 = 0xfc512854
&eth5_ec->crypto.xts_alpha_3 = 0xfc512858
&eth5_ec->crypto.xts_alpha_4 = 0xfc51285c
&eth5_ec->crypto.xts_sector_id_1 = 0xfc512860
&eth5_ec->crypto.xts_sector_id_2 = 0xfc512864
&eth5_ec->crypto.xts_sector_id_3 = 0xfc512868
&eth5_ec->crypto.xts_sector_id_4 = 0xfc51286c
&eth5_ec->crypto.tx_enc_iv_construction = 0xfc512870
&eth5_ec->crypto.rx_enc_iv_construction = 0xfc512874
&eth5_ec->crypto.rx_enc_iv_map = 0xfc512878
&eth5_ec->crypto.tx_pkt_trim_len = 0xfc51287c
&eth5_ec->crypto.rx_pkt_trim_len = 0xfc512880
&eth5_ec->crypto_perf_cntr[0].total_tx_pkts = 0xfc5128c0
&eth5_ec->crypto_perf_cntr[0].total_rx_pkts = 0xfc5128c4
&eth5_ec->crypto_perf_cntr[0].total_tx_secured_pkts = 0xfc5128c8
&eth5_ec->crypto_perf_cntr[0].total_rx_secured_pkts = 0xfc5128cc
&eth5_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode = 0xfc5128d0
&eth5_ec->crypto_perf_cntr[0].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc5128d4
&eth5_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode = 0xfc5128d8
&eth5_ec->crypto_perf_cntr[0].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc5128dc
&eth5_ec->crypto_perf_cntr[0].total_tx_secured_bytes_low = 0xfc5128e0
&eth5_ec->crypto_perf_cntr[0].total_tx_secured_bytes_high = 0xfc5128e4
&eth5_ec->crypto_perf_cntr[0].total_rx_secured_bytes_low = 0xfc5128e8
&eth5_ec->crypto_perf_cntr[0].total_rx_secured_bytes_high = 0xfc5128ec
&eth5_ec->crypto_perf_cntr[0].total_tx_sign_calcs = 0xfc5128f0
&eth5_ec->crypto_perf_cntr[0].total_rx_sign_calcs = 0xfc5128f4
&eth5_ec->crypto_perf_cntr[0].total_tx_sign_errs = 0xfc5128f8
&eth5_ec->crypto_perf_cntr[0].total_rx_sign_errs = 0xfc5128fc
&eth5_ec->crypto_perf_cntr[1].total_tx_pkts = 0xfc512900
&eth5_ec->crypto_perf_cntr[1].total_rx_pkts = 0xfc512904
&eth5_ec->crypto_perf_cntr[1].total_tx_secured_pkts = 0xfc512908
&eth5_ec->crypto_perf_cntr[1].total_rx_secured_pkts = 0xfc51290c
&eth5_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode = 0xfc512910
&eth5_ec->crypto_perf_cntr[1].total_tx_secured_pkts_cipher_mode_cmpr = 0xfc512914
&eth5_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode = 0xfc512918
&eth5_ec->crypto_perf_cntr[1].total_rx_secured_pkts_cipher_mode_cmpr = 0xfc51291c
&eth5_ec->crypto_perf_cntr[1].total_tx_secured_bytes_low = 0xfc512920
&eth5_ec->crypto_perf_cntr[1].total_tx_secured_bytes_high = 0xfc512924
&eth5_ec->crypto_perf_cntr[1].total_rx_secured_bytes_low = 0xfc512928
&eth5_ec->crypto_perf_cntr[1].total_rx_secured_bytes_high = 0xfc51292c
&eth5_ec->crypto_perf_cntr[1].total_tx_sign_calcs = 0xfc512930
&eth5_ec->crypto_perf_cntr[1].total_rx_sign_calcs = 0xfc512934
&eth5_ec->crypto_perf_cntr[1].total_tx_sign_errs = 0xfc512938
&eth5_ec->crypto_perf_cntr[1].total_rx_sign_errs = 0xfc51293c
&eth5_ec->crypto_tx_tid[0].def_val = 0xfc512a00
&eth5_ec->crypto_tx_tid[1].def_val = 0xfc512a04
&eth5_ec->crypto_tx_tid[2].def_val = 0xfc512a08
&eth5_ec->crypto_tx_tid[3].def_val = 0xfc512a0c
&eth5_ec->crypto_tx_tid[4].def_val = 0xfc512a10
&eth5_ec->crypto_tx_tid[5].def_val = 0xfc512a14
&eth5_ec->crypto_tx_tid[6].def_val = 0xfc512a18
&eth5_ec->crypto_tx_tid[7].def_val = 0xfc512a1c
&eth5_ec->pn_remap.table_addr = 0xfc512a60
&eth5_ec->pn_remap.table_data = 0xfc512a64
&eth5_ec->tmi_fwd_table.addr = 0xfc512a80
&eth5_ec->tmi_fwd_table.fields = 0xfc512a84
&eth5_ec->tmi_fwd_table.fields_ignore = 0xfc512a90
&eth5_ec->tmi_fwd_table.stream_info_fields = 0xfc512ac0
&eth5_ec->tmi_fwd_table.cmpl_metadata_fields = 0xfc512ac4
&eth5_ec->tmi_fwd_table.cfg = 0xfc512ac8
&eth5_ec->rfw_v4_udma_select[0].port_map = 0xfc512b00
&eth5_ec->rfw_v4_udma_select[1].port_map = 0xfc512b04
&eth5_ec->rfw_v4_udma_select[2].port_map = 0xfc512b08
&eth5_ec->rfw_v4_udma_select[3].port_map = 0xfc512b0c
&eth5_ec->rfw_v4_udma_select[4].port_map = 0xfc512b10
&eth5_ec->rfw_v4_udma_select[5].port_map = 0xfc512b14
&eth5_ec->rfw_v4_udma_select[6].port_map = 0xfc512b18
&eth5_ec->rfw_v4_udma_select[7].port_map = 0xfc512b1c
&eth5_ec->rfw_v4_udma_select[8].port_map = 0xfc512b20
&eth5_ec->rfw_v4_udma_select[9].port_map = 0xfc512b24
&eth5_ec->rfw_v4_udma_select[10].port_map = 0xfc512b28
&eth5_ec->rfw_v4_udma_select[11].port_map = 0xfc512b2c
&eth5_ec->rfw_v4_udma_select[12].port_map = 0xfc512b30
&eth5_ec->rfw_v4_udma_select[13].port_map = 0xfc512b34
&eth5_ec->rfw_v4_udma_select[14].port_map = 0xfc512b38
&eth5_ec->rfw_v4_udma_select[15].port_map = 0xfc512b3c
&eth5_ec->rfw_v4_udma_select[16].port_map = 0xfc512b40
&eth5_ec->rfw_v4_udma_select[17].port_map = 0xfc512b44
&eth5_ec->rfw_v4_udma_select[18].port_map = 0xfc512b48
&eth5_ec->rfw_v4_udma_select[19].port_map = 0xfc512b4c
&eth5_ec->rfw_v4_udma_select[20].port_map = 0xfc512b50
&eth5_ec->rfw_v4_udma_select[21].port_map = 0xfc512b54
&eth5_ec->rfw_v4_udma_select[22].port_map = 0xfc512b58
&eth5_ec->rfw_v4_udma_select[23].port_map = 0xfc512b5c
&eth5_ec->rfw_v4_udma_select[24].port_map = 0xfc512b60
&eth5_ec->rfw_v4_udma_select[25].port_map = 0xfc512b64
&eth5_ec->rfw_v4_udma_select[26].port_map = 0xfc512b68
&eth5_ec->rfw_v4_udma_select[27].port_map = 0xfc512b6c
&eth5_ec->rfw_v4_udma_select[28].port_map = 0xfc512b70
&eth5_ec->rfw_v4_udma_select[29].port_map = 0xfc512b74
&eth5_ec->rfw_v4_udma_select[30].port_map = 0xfc512b78
&eth5_ec->rfw_v4_udma_select[31].port_map = 0xfc512b7c
&eth5_ec->rfw_v4_udma_select[32].port_map = 0xfc512b80
&eth5_ec->rfw_v4_udma_select[33].port_map = 0xfc512b84
&eth5_ec->rfw_v4_udma_select[34].port_map = 0xfc512b88
&eth5_ec->rfw_v4_udma_select[35].port_map = 0xfc512b8c
&eth5_ec->rfw_v4_udma_select[36].port_map = 0xfc512b90
&eth5_ec->rfw_v4_udma_select[37].port_map = 0xfc512b94
&eth5_ec->rfw_v4_udma_select[38].port_map = 0xfc512b98
&eth5_ec->rfw_v4_udma_select[39].port_map = 0xfc512b9c
&eth5_ec->rfw_v4_udma_select[40].port_map = 0xfc512ba0
&eth5_ec->rfw_v4_udma_select[41].port_map = 0xfc512ba4
&eth5_ec->rfw_v4_udma_select[42].port_map = 0xfc512ba8
&eth5_ec->rfw_v4_udma_select[43].port_map = 0xfc512bac
&eth5_ec->rfw_v4_udma_select[44].port_map = 0xfc512bb0
&eth5_ec->rfw_v4_udma_select[45].port_map = 0xfc512bb4
&eth5_ec->rfw_v4_udma_select[46].port_map = 0xfc512bb8
&eth5_ec->rfw_v4_udma_select[47].port_map = 0xfc512bbc
&eth5_ec->rfw_v4_udma_select[48].port_map = 0xfc512bc0
&eth5_ec->rfw_v4_udma_select[49].port_map = 0xfc512bc4
&eth5_ec->rfw_v4_udma_select[50].port_map = 0xfc512bc8
&eth5_ec->rfw_v4_udma_select[51].port_map = 0xfc512bcc
&eth5_ec->rfw_v4_udma_select[52].port_map = 0xfc512bd0
&eth5_ec->rfw_v4_udma_select[53].port_map = 0xfc512bd4
&eth5_ec->rfw_v4_udma_select[54].port_map = 0xfc512bd8
&eth5_ec->rfw_v4_udma_select[55].port_map = 0xfc512bdc
&eth5_ec->rfw_v4_udma_select[56].port_map = 0xfc512be0
&eth5_ec->rfw_v4_udma_select[57].port_map = 0xfc512be4
&eth5_ec->rfw_v4_udma_select[58].port_map = 0xfc512be8
&eth5_ec->rfw_v4_udma_select[59].port_map = 0xfc512bec
&eth5_ec->rfw_v4_udma_select[60].port_map = 0xfc512bf0
&eth5_ec->rfw_v4_udma_select[61].port_map = 0xfc512bf4
&eth5_ec->rfw_v4_udma_select[62].port_map = 0xfc512bf8
&eth5_ec->rfw_v4_udma_select[63].port_map = 0xfc512bfc
&eth5_ec->rfw_v4.udma_select = 0xfc512c00
&eth5_ec->rfw_v4.pipe_ctrl_hold_phase = 0xfc512c04
&eth5_ec->rfw_v4.pipe_ctrl_empty_stage_ready = 0xfc512c08
&eth5_ec->rfw_v4.data_fifo_depth = 0xfc512c0c
&eth5_ec->crc[0].v4_tx_gcp_table_addr = 0xfc512c80
&eth5_ec->crc[0].v4_tx_gcp_table_gen = 0xfc512c84
&eth5_ec->crc[0].v4_tx_gcp_table_mask_1 = 0xfc512c88
&eth5_ec->crc[0].v4_tx_gcp_table_mask_2 = 0xfc512c8c
&eth5_ec->crc[0].v4_tx_gcp_table_mask_3 = 0xfc512c90
&eth5_ec->crc[0].v4_tx_gcp_table_mask_4 = 0xfc512c94
&eth5_ec->crc[0].v4_tx_gcp_table_mask_5 = 0xfc512c98
&eth5_ec->crc[0].v4_tx_gcp_table_mask_6 = 0xfc512c9c
&eth5_ec->crc[0].v4_tx_gcp_table_crc_init = 0xfc512ca0
&eth5_ec->crc[0].v4_tx_gcp_table_res = 0xfc512ca4
&eth5_ec->crc[0].v4_tx_gcp_table_alu_opcode = 0xfc512ca8
&eth5_ec->crc[0].v4_tx_gcp_table_alu_opsel = 0xfc512cac
&eth5_ec->crc[0].v4_tx_gcp_table_alu_val = 0xfc512cb0
&eth5_ec->crc[0].v4_tx_gcp_table_ext_1 = 0xfc512cb4
&eth5_ec->crc[0].v4_tx_gcp_table_ext_2 = 0xfc512cb8
&eth5_ec->crc[0].v4_tx_gcp_table_ext_3 = 0xfc512cbc
&eth5_ec->crc[0].v4_tx_gcp_table_ext_4 = 0xfc512cc0
&eth5_ec->crc[0].v4_tx_gcp_table_ext_5 = 0xfc512cc4
&eth5_ec->crc[0].v4_tx_gcp_table_ext_6 = 0xfc512cc8
&eth5_ec->crc[0].v4_rx_gcp_table_addr = 0xfc512ccc
&eth5_ec->crc[0].v4_rx_gcp_table_gen = 0xfc512cd0
&eth5_ec->crc[0].v4_rx_gcp_table_mask_1 = 0xfc512cd4
&eth5_ec->crc[0].v4_rx_gcp_table_mask_2 = 0xfc512cd8
&eth5_ec->crc[0].v4_rx_gcp_table_mask_3 = 0xfc512cdc
&eth5_ec->crc[0].v4_rx_gcp_table_mask_4 = 0xfc512ce0
&eth5_ec->crc[0].v4_rx_gcp_table_mask_5 = 0xfc512ce4
&eth5_ec->crc[0].v4_rx_gcp_table_mask_6 = 0xfc512ce8
&eth5_ec->crc[0].v4_rx_gcp_table_crc_init = 0xfc512cec
&eth5_ec->crc[0].v4_rx_gcp_table_res = 0xfc512cf0
&eth5_ec->crc[0].v4_rx_gcp_table_alu_opcode = 0xfc512cf4
&eth5_ec->crc[0].v4_rx_gcp_table_alu_opsel = 0xfc512cf8
&eth5_ec->crc[0].v4_rx_gcp_table_alu_val = 0xfc512cfc
&eth5_ec->crc[0].v4_rx_gcp_table_ext_1 = 0xfc512d00
&eth5_ec->crc[0].v4_rx_gcp_table_ext_2 = 0xfc512d04
&eth5_ec->crc[0].v4_rx_gcp_table_ext_3 = 0xfc512d08
&eth5_ec->crc[0].v4_rx_gcp_table_ext_4 = 0xfc512d0c
&eth5_ec->crc[0].v4_rx_gcp_table_ext_5 = 0xfc512d10
&eth5_ec->crc[0].v4_rx_gcp_table_ext_6 = 0xfc512d14
&eth5_ec->crc[0].v4_tx_gcp_alu_p1 = 0xfc512d18
&eth5_ec->crc[0].v4_tx_gcp_alu_p2 = 0xfc512d1c
&eth5_ec->crc[0].v4_tx_gcp_alu_p3 = 0xfc512d20
&eth5_ec->crc[0].v4_tx_gcp_alu_p4 = 0xfc512d24
&eth5_ec->crc[0].v4_tx_gcp_alu_p5 = 0xfc512d28
&eth5_ec->crc[0].v4_tx_gcp_alu_p6 = 0xfc512d2c
&eth5_ec->crc[0].v4_tx_gcp_alu_const = 0xfc512d30
&eth5_ec->crc[0].v4_tx_gcp_alu_const_table_addr = 0xfc512d34
&eth5_ec->crc[0].v4_tx_gcp_alu_const_table_1 = 0xfc512d38
&eth5_ec->crc[0].v4_tx_gcp_alu_const_table_2 = 0xfc512d3c
&eth5_ec->crc[0].v4_tx_gcp_alu_const_table_3 = 0xfc512d40
&eth5_ec->crc[0].v4_rx_gcp_alu_p1 = 0xfc512d44
&eth5_ec->crc[0].v4_rx_gcp_alu_p2 = 0xfc512d48
&eth5_ec->crc[0].v4_rx_gcp_alu_const = 0xfc512d4c
&eth5_ec->crc[0].v4_rx_gcp_alu_p3 = 0xfc512d50
&eth5_ec->crc[0].v4_rx_gcp_alu_p4 = 0xfc512d54
&eth5_ec->crc[0].v4_rx_gcp_alu_p5 = 0xfc512d58
&eth5_ec->crc[0].v4_rx_gcp_alu_p6 = 0xfc512d5c
&eth5_ec->crc[0].v4_rx_gcp_alu_const_table_addr = 0xfc512d60
&eth5_ec->crc[0].v4_rx_gcp_alu_const_table_1 = 0xfc512d64
&eth5_ec->crc[0].v4_rx_gcp_alu_const_table_2 = 0xfc512d68
&eth5_ec->crc[1].v4_tx_gcp_table_addr = 0xfc512d80
&eth5_ec->crc[1].v4_tx_gcp_table_gen = 0xfc512d84
&eth5_ec->crc[1].v4_tx_gcp_table_mask_1 = 0xfc512d88
&eth5_ec->crc[1].v4_tx_gcp_table_mask_2 = 0xfc512d8c
&eth5_ec->crc[1].v4_tx_gcp_table_mask_3 = 0xfc512d90
&eth5_ec->crc[1].v4_tx_gcp_table_mask_4 = 0xfc512d94
&eth5_ec->crc[1].v4_tx_gcp_table_mask_5 = 0xfc512d98
&eth5_ec->crc[1].v4_tx_gcp_table_mask_6 = 0xfc512d9c
&eth5_ec->crc[1].v4_tx_gcp_table_crc_init = 0xfc512da0
&eth5_ec->crc[1].v4_tx_gcp_table_res = 0xfc512da4
&eth5_ec->crc[1].v4_tx_gcp_table_alu_opcode = 0xfc512da8
&eth5_ec->crc[1].v4_tx_gcp_table_alu_opsel = 0xfc512dac
&eth5_ec->crc[1].v4_tx_gcp_table_alu_val = 0xfc512db0
&eth5_ec->crc[1].v4_tx_gcp_table_ext_1 = 0xfc512db4
&eth5_ec->crc[1].v4_tx_gcp_table_ext_2 = 0xfc512db8
&eth5_ec->crc[1].v4_tx_gcp_table_ext_3 = 0xfc512dbc
&eth5_ec->crc[1].v4_tx_gcp_table_ext_4 = 0xfc512dc0
&eth5_ec->crc[1].v4_tx_gcp_table_ext_5 = 0xfc512dc4
&eth5_ec->crc[1].v4_tx_gcp_table_ext_6 = 0xfc512dc8
&eth5_ec->crc[1].v4_rx_gcp_table_addr = 0xfc512dcc
&eth5_ec->crc[1].v4_rx_gcp_table_gen = 0xfc512dd0
&eth5_ec->crc[1].v4_rx_gcp_table_mask_1 = 0xfc512dd4
&eth5_ec->crc[1].v4_rx_gcp_table_mask_2 = 0xfc512dd8
&eth5_ec->crc[1].v4_rx_gcp_table_mask_3 = 0xfc512ddc
&eth5_ec->crc[1].v4_rx_gcp_table_mask_4 = 0xfc512de0
&eth5_ec->crc[1].v4_rx_gcp_table_mask_5 = 0xfc512de4
&eth5_ec->crc[1].v4_rx_gcp_table_mask_6 = 0xfc512de8
&eth5_ec->crc[1].v4_rx_gcp_table_crc_init = 0xfc512dec
&eth5_ec->crc[1].v4_rx_gcp_table_res = 0xfc512df0
&eth5_ec->crc[1].v4_rx_gcp_table_alu_opcode = 0xfc512df4
&eth5_ec->crc[1].v4_rx_gcp_table_alu_opsel = 0xfc512df8
&eth5_ec->crc[1].v4_rx_gcp_table_alu_val = 0xfc512dfc
&eth5_ec->crc[1].v4_rx_gcp_table_ext_1 = 0xfc512e00
&eth5_ec->crc[1].v4_rx_gcp_table_ext_2 = 0xfc512e04
&eth5_ec->crc[1].v4_rx_gcp_table_ext_3 = 0xfc512e08
&eth5_ec->crc[1].v4_rx_gcp_table_ext_4 = 0xfc512e0c
&eth5_ec->crc[1].v4_rx_gcp_table_ext_5 = 0xfc512e10
&eth5_ec->crc[1].v4_rx_gcp_table_ext_6 = 0xfc512e14
&eth5_ec->crc[1].v4_tx_gcp_alu_p1 = 0xfc512e18
&eth5_ec->crc[1].v4_tx_gcp_alu_p2 = 0xfc512e1c
&eth5_ec->crc[1].v4_tx_gcp_alu_p3 = 0xfc512e20
&eth5_ec->crc[1].v4_tx_gcp_alu_p4 = 0xfc512e24
&eth5_ec->crc[1].v4_tx_gcp_alu_p5 = 0xfc512e28
&eth5_ec->crc[1].v4_tx_gcp_alu_p6 = 0xfc512e2c
&eth5_ec->crc[1].v4_tx_gcp_alu_const = 0xfc512e30
&eth5_ec->crc[1].v4_tx_gcp_alu_const_table_addr = 0xfc512e34
&eth5_ec->crc[1].v4_tx_gcp_alu_const_table_1 = 0xfc512e38
&eth5_ec->crc[1].v4_tx_gcp_alu_const_table_2 = 0xfc512e3c
&eth5_ec->crc[1].v4_tx_gcp_alu_const_table_3 = 0xfc512e40
&eth5_ec->crc[1].v4_rx_gcp_alu_p1 = 0xfc512e44
&eth5_ec->crc[1].v4_rx_gcp_alu_p2 = 0xfc512e48
&eth5_ec->crc[1].v4_rx_gcp_alu_const = 0xfc512e4c
&eth5_ec->crc[1].v4_rx_gcp_alu_p3 = 0xfc512e50
&eth5_ec->crc[1].v4_rx_gcp_alu_p4 = 0xfc512e54
&eth5_ec->crc[1].v4_rx_gcp_alu_p5 = 0xfc512e58
&eth5_ec->crc[1].v4_rx_gcp_alu_p6 = 0xfc512e5c
&eth5_ec->crc[1].v4_rx_gcp_alu_const_table_addr = 0xfc512e60
&eth5_ec->crc[1].v4_rx_gcp_alu_const_table_1 = 0xfc512e64
&eth5_ec->crc[1].v4_rx_gcp_alu_const_table_2 = 0xfc512e68
&eth5_ec->crc[2].v4_tx_gcp_table_addr = 0xfc512e80
&eth5_ec->crc[2].v4_tx_gcp_table_gen = 0xfc512e84
&eth5_ec->crc[2].v4_tx_gcp_table_mask_1 = 0xfc512e88
&eth5_ec->crc[2].v4_tx_gcp_table_mask_2 = 0xfc512e8c
&eth5_ec->crc[2].v4_tx_gcp_table_mask_3 = 0xfc512e90
&eth5_ec->crc[2].v4_tx_gcp_table_mask_4 = 0xfc512e94
&eth5_ec->crc[2].v4_tx_gcp_table_mask_5 = 0xfc512e98
&eth5_ec->crc[2].v4_tx_gcp_table_mask_6 = 0xfc512e9c
&eth5_ec->crc[2].v4_tx_gcp_table_crc_init = 0xfc512ea0
&eth5_ec->crc[2].v4_tx_gcp_table_res = 0xfc512ea4
&eth5_ec->crc[2].v4_tx_gcp_table_alu_opcode = 0xfc512ea8
&eth5_ec->crc[2].v4_tx_gcp_table_alu_opsel = 0xfc512eac
&eth5_ec->crc[2].v4_tx_gcp_table_alu_val = 0xfc512eb0
&eth5_ec->crc[2].v4_tx_gcp_table_ext_1 = 0xfc512eb4
&eth5_ec->crc[2].v4_tx_gcp_table_ext_2 = 0xfc512eb8
&eth5_ec->crc[2].v4_tx_gcp_table_ext_3 = 0xfc512ebc
&eth5_ec->crc[2].v4_tx_gcp_table_ext_4 = 0xfc512ec0
&eth5_ec->crc[2].v4_tx_gcp_table_ext_5 = 0xfc512ec4
&eth5_ec->crc[2].v4_tx_gcp_table_ext_6 = 0xfc512ec8
&eth5_ec->crc[2].v4_rx_gcp_table_addr = 0xfc512ecc
&eth5_ec->crc[2].v4_rx_gcp_table_gen = 0xfc512ed0
&eth5_ec->crc[2].v4_rx_gcp_table_mask_1 = 0xfc512ed4
&eth5_ec->crc[2].v4_rx_gcp_table_mask_2 = 0xfc512ed8
&eth5_ec->crc[2].v4_rx_gcp_table_mask_3 = 0xfc512edc
&eth5_ec->crc[2].v4_rx_gcp_table_mask_4 = 0xfc512ee0
&eth5_ec->crc[2].v4_rx_gcp_table_mask_5 = 0xfc512ee4
&eth5_ec->crc[2].v4_rx_gcp_table_mask_6 = 0xfc512ee8
&eth5_ec->crc[2].v4_rx_gcp_table_crc_init = 0xfc512eec
&eth5_ec->crc[2].v4_rx_gcp_table_res = 0xfc512ef0
&eth5_ec->crc[2].v4_rx_gcp_table_alu_opcode = 0xfc512ef4
&eth5_ec->crc[2].v4_rx_gcp_table_alu_opsel = 0xfc512ef8
&eth5_ec->crc[2].v4_rx_gcp_table_alu_val = 0xfc512efc
&eth5_ec->crc[2].v4_rx_gcp_table_ext_1 = 0xfc512f00
&eth5_ec->crc[2].v4_rx_gcp_table_ext_2 = 0xfc512f04
&eth5_ec->crc[2].v4_rx_gcp_table_ext_3 = 0xfc512f08
&eth5_ec->crc[2].v4_rx_gcp_table_ext_4 = 0xfc512f0c
&eth5_ec->crc[2].v4_rx_gcp_table_ext_5 = 0xfc512f10
&eth5_ec->crc[2].v4_rx_gcp_table_ext_6 = 0xfc512f14
&eth5_ec->crc[2].v4_tx_gcp_alu_p1 = 0xfc512f18
&eth5_ec->crc[2].v4_tx_gcp_alu_p2 = 0xfc512f1c
&eth5_ec->crc[2].v4_tx_gcp_alu_p3 = 0xfc512f20
&eth5_ec->crc[2].v4_tx_gcp_alu_p4 = 0xfc512f24
&eth5_ec->crc[2].v4_tx_gcp_alu_p5 = 0xfc512f28
&eth5_ec->crc[2].v4_tx_gcp_alu_p6 = 0xfc512f2c
&eth5_ec->crc[2].v4_tx_gcp_alu_const = 0xfc512f30
&eth5_ec->crc[2].v4_tx_gcp_alu_const_table_addr = 0xfc512f34
&eth5_ec->crc[2].v4_tx_gcp_alu_const_table_1 = 0xfc512f38
&eth5_ec->crc[2].v4_tx_gcp_alu_const_table_2 = 0xfc512f3c
&eth5_ec->crc[2].v4_tx_gcp_alu_const_table_3 = 0xfc512f40
&eth5_ec->crc[2].v4_rx_gcp_alu_p1 = 0xfc512f44
&eth5_ec->crc[2].v4_rx_gcp_alu_p2 = 0xfc512f48
&eth5_ec->crc[2].v4_rx_gcp_alu_const = 0xfc512f4c
&eth5_ec->crc[2].v4_rx_gcp_alu_p3 = 0xfc512f50
&eth5_ec->crc[2].v4_rx_gcp_alu_p4 = 0xfc512f54
&eth5_ec->crc[2].v4_rx_gcp_alu_p5 = 0xfc512f58
&eth5_ec->crc[2].v4_rx_gcp_alu_p6 = 0xfc512f5c
&eth5_ec->crc[2].v4_rx_gcp_alu_const_table_addr = 0xfc512f60
&eth5_ec->crc[2].v4_rx_gcp_alu_const_table_1 = 0xfc512f64
&eth5_ec->crc[2].v4_rx_gcp_alu_const_table_2 = 0xfc512f68
&eth5_ec->crc[3].v4_tx_gcp_table_addr = 0xfc512f80
&eth5_ec->crc[3].v4_tx_gcp_table_gen = 0xfc512f84
&eth5_ec->crc[3].v4_tx_gcp_table_mask_1 = 0xfc512f88
&eth5_ec->crc[3].v4_tx_gcp_table_mask_2 = 0xfc512f8c
&eth5_ec->crc[3].v4_tx_gcp_table_mask_3 = 0xfc512f90
&eth5_ec->crc[3].v4_tx_gcp_table_mask_4 = 0xfc512f94
&eth5_ec->crc[3].v4_tx_gcp_table_mask_5 = 0xfc512f98
&eth5_ec->crc[3].v4_tx_gcp_table_mask_6 = 0xfc512f9c
&eth5_ec->crc[3].v4_tx_gcp_table_crc_init = 0xfc512fa0
&eth5_ec->crc[3].v4_tx_gcp_table_res = 0xfc512fa4
&eth5_ec->crc[3].v4_tx_gcp_table_alu_opcode = 0xfc512fa8
&eth5_ec->crc[3].v4_tx_gcp_table_alu_opsel = 0xfc512fac
&eth5_ec->crc[3].v4_tx_gcp_table_alu_val = 0xfc512fb0
&eth5_ec->crc[3].v4_tx_gcp_table_ext_1 = 0xfc512fb4
&eth5_ec->crc[3].v4_tx_gcp_table_ext_2 = 0xfc512fb8
&eth5_ec->crc[3].v4_tx_gcp_table_ext_3 = 0xfc512fbc
&eth5_ec->crc[3].v4_tx_gcp_table_ext_4 = 0xfc512fc0
&eth5_ec->crc[3].v4_tx_gcp_table_ext_5 = 0xfc512fc4
&eth5_ec->crc[3].v4_tx_gcp_table_ext_6 = 0xfc512fc8
&eth5_ec->crc[3].v4_rx_gcp_table_addr = 0xfc512fcc
&eth5_ec->crc[3].v4_rx_gcp_table_gen = 0xfc512fd0
&eth5_ec->crc[3].v4_rx_gcp_table_mask_1 = 0xfc512fd4
&eth5_ec->crc[3].v4_rx_gcp_table_mask_2 = 0xfc512fd8
&eth5_ec->crc[3].v4_rx_gcp_table_mask_3 = 0xfc512fdc
&eth5_ec->crc[3].v4_rx_gcp_table_mask_4 = 0xfc512fe0
&eth5_ec->crc[3].v4_rx_gcp_table_mask_5 = 0xfc512fe4
&eth5_ec->crc[3].v4_rx_gcp_table_mask_6 = 0xfc512fe8
&eth5_ec->crc[3].v4_rx_gcp_table_crc_init = 0xfc512fec
&eth5_ec->crc[3].v4_rx_gcp_table_res = 0xfc512ff0
&eth5_ec->crc[3].v4_rx_gcp_table_alu_opcode = 0xfc512ff4
&eth5_ec->crc[3].v4_rx_gcp_table_alu_opsel = 0xfc512ff8
&eth5_ec->crc[3].v4_rx_gcp_table_alu_val = 0xfc512ffc
&eth5_ec->crc[3].v4_rx_gcp_table_ext_1 = 0xfc513000
&eth5_ec->crc[3].v4_rx_gcp_table_ext_2 = 0xfc513004
&eth5_ec->crc[3].v4_rx_gcp_table_ext_3 = 0xfc513008
&eth5_ec->crc[3].v4_rx_gcp_table_ext_4 = 0xfc51300c
&eth5_ec->crc[3].v4_rx_gcp_table_ext_5 = 0xfc513010
&eth5_ec->crc[3].v4_rx_gcp_table_ext_6 = 0xfc513014
&eth5_ec->crc[3].v4_tx_gcp_alu_p1 = 0xfc513018
&eth5_ec->crc[3].v4_tx_gcp_alu_p2 = 0xfc51301c
&eth5_ec->crc[3].v4_tx_gcp_alu_p3 = 0xfc513020
&eth5_ec->crc[3].v4_tx_gcp_alu_p4 = 0xfc513024
&eth5_ec->crc[3].v4_tx_gcp_alu_p5 = 0xfc513028
&eth5_ec->crc[3].v4_tx_gcp_alu_p6 = 0xfc51302c
&eth5_ec->crc[3].v4_tx_gcp_alu_const = 0xfc513030
&eth5_ec->crc[3].v4_tx_gcp_alu_const_table_addr = 0xfc513034
&eth5_ec->crc[3].v4_tx_gcp_alu_const_table_1 = 0xfc513038
&eth5_ec->crc[3].v4_tx_gcp_alu_const_table_2 = 0xfc51303c
&eth5_ec->crc[3].v4_tx_gcp_alu_const_table_3 = 0xfc513040
&eth5_ec->crc[3].v4_rx_gcp_alu_p1 = 0xfc513044
&eth5_ec->crc[3].v4_rx_gcp_alu_p2 = 0xfc513048
&eth5_ec->crc[3].v4_rx_gcp_alu_const = 0xfc51304c
&eth5_ec->crc[3].v4_rx_gcp_alu_p3 = 0xfc513050
&eth5_ec->crc[3].v4_rx_gcp_alu_p4 = 0xfc513054
&eth5_ec->crc[3].v4_rx_gcp_alu_p5 = 0xfc513058
&eth5_ec->crc[3].v4_rx_gcp_alu_p6 = 0xfc51305c
&eth5_ec->crc[3].v4_rx_gcp_alu_const_table_addr = 0xfc513060
&eth5_ec->crc[3].v4_rx_gcp_alu_const_table_1 = 0xfc513064
&eth5_ec->crc[3].v4_rx_gcp_alu_const_table_2 = 0xfc513068
&eth5_ec->crc_extended.mask_table_addr = 0xfc513080
&eth5_ec->crc_extended.mask_table_1 = 0xfc513084
&eth5_ec->crc_extended.mask_table_2 = 0xfc513088
&eth5_ec->crc_extended.mask_table_3 = 0xfc51308c
&eth5_ec->crc_extended.mask_table_4 = 0xfc513090
&eth5_ec->crc_extended.mask_table_5 = 0xfc513094
&eth5_ec->crc_extended.mask_table_6 = 0xfc513098
&eth5_ec->crc_extended.mask_table_7 = 0xfc51309c
&eth5_ec->crc_extended.mask_table_8 = 0xfc5130a0
&eth5_ec->crc_extended.mask_table_9 = 0xfc5130a4
&eth5_ec->crc_extended.mask_table_10 = 0xfc5130a8
&eth5_ec->crc_extended.mask_table_11 = 0xfc5130ac
&eth5_ec->crc_extended.mask_table_12 = 0xfc5130b0
&eth5_ec->crc_extended.mask_table_13 = 0xfc5130b4
&eth5_ec->crc_extended.mask_table_14 = 0xfc5130b8
&eth5_ec->crc_extended.mask_table_15 = 0xfc5130bc
&eth5_ec->crc_extended.mask_table_16 = 0xfc5130c0
&eth5_ec->crc_extended.rx_protocol_control_table_addr = 0xfc5130c4
&eth5_ec->crc_extended.rx_protocol_control_table_1 = 0xfc5130c8
&eth5_ec->crc_extended.tx_protocol_control_table_addr = 0xfc5130cc
&eth5_ec->crc_extended.tx_protocol_control_table_1 = 0xfc5130d0
&eth5_ec->crc_extended.tx_insert_en_table_addr = 0xfc5130d4
&eth5_ec->crc_extended.tx_insert_en_table_1 = 0xfc5130d8
&eth5_ec->outstanding_gen.arb_cfg = 0xfc5130dc
&eth5_ec->outstanding[0].arb_cfg_1 = 0xfc5130e0
&eth5_ec->outstanding[0].arb_cfg_2 = 0xfc5130e4
&eth5_ec->outstanding[1].arb_cfg_1 = 0xfc5130e8
&eth5_ec->outstanding[1].arb_cfg_2 = 0xfc5130ec
&eth5_ec->outstanding[2].arb_cfg_1 = 0xfc5130f0
&eth5_ec->outstanding[2].arb_cfg_2 = 0xfc5130f4
&eth5_ec->outstanding[3].arb_cfg_1 = 0xfc5130f8
&eth5_ec->outstanding[3].arb_cfg_2 = 0xfc5130fc
&eth5_ec->rff.to_rfw_shared = 0xfc513100
&eth5_ec->rff.data_fifo_depth_limit = 0xfc513104
&eth5_ec->rfw_prot_index[0].table_1 = 0xfc513200
&eth5_ec->rfw_prot_index[0].table_2 = 0xfc513204
&eth5_ec->rfw_prot_index[0].table_3 = 0xfc513208
&eth5_ec->rfw_prot_index[0].table_4 = 0xfc51320c
&eth5_ec->rfw_prot_index[1].table_1 = 0xfc513210
&eth5_ec->rfw_prot_index[1].table_2 = 0xfc513214
&eth5_ec->rfw_prot_index[1].table_3 = 0xfc513218
&eth5_ec->rfw_prot_index[1].table_4 = 0xfc51321c
&eth5_ec->rfw_prot_index[2].table_1 = 0xfc513220
&eth5_ec->rfw_prot_index[2].table_2 = 0xfc513224
&eth5_ec->rfw_prot_index[2].table_3 = 0xfc513228
&eth5_ec->rfw_prot_index[2].table_4 = 0xfc51322c
&eth5_ec->rfw_prot_index[3].table_1 = 0xfc513230
&eth5_ec->rfw_prot_index[3].table_2 = 0xfc513234
&eth5_ec->rfw_prot_index[3].table_3 = 0xfc513238
&eth5_ec->rfw_prot_index[3].table_4 = 0xfc51323c
&eth5_ec->rfw_prot_index[4].table_1 = 0xfc513240
&eth5_ec->rfw_prot_index[4].table_2 = 0xfc513244
&eth5_ec->rfw_prot_index[4].table_3 = 0xfc513248
&eth5_ec->rfw_prot_index[4].table_4 = 0xfc51324c
&eth5_ec->rfw_prot_index[5].table_1 = 0xfc513250
&eth5_ec->rfw_prot_index[5].table_2 = 0xfc513254
&eth5_ec->rfw_prot_index[5].table_3 = 0xfc513258
&eth5_ec->rfw_prot_index[5].table_4 = 0xfc51325c
&eth5_ec->rfw_prot_index[6].table_1 = 0xfc513260
&eth5_ec->rfw_prot_index[6].table_2 = 0xfc513264
&eth5_ec->rfw_prot_index[6].table_3 = 0xfc513268
&eth5_ec->rfw_prot_index[6].table_4 = 0xfc51326c
&eth5_ec->rfw_prot_index[7].table_1 = 0xfc513270
&eth5_ec->rfw_prot_index[7].table_2 = 0xfc513274
&eth5_ec->rfw_prot_index[7].table_3 = 0xfc513278
&eth5_ec->rfw_prot_index[7].table_4 = 0xfc51327c
&eth5_ec->rfw_prot_index[8].table_1 = 0xfc513280
&eth5_ec->rfw_prot_index[8].table_2 = 0xfc513284
&eth5_ec->rfw_prot_index[8].table_3 = 0xfc513288
&eth5_ec->rfw_prot_index[8].table_4 = 0xfc51328c
&eth5_ec->rfw_prot_index[9].table_1 = 0xfc513290
&eth5_ec->rfw_prot_index[9].table_2 = 0xfc513294
&eth5_ec->rfw_prot_index[9].table_3 = 0xfc513298
&eth5_ec->rfw_prot_index[9].table_4 = 0xfc51329c
&eth5_ec->rfw_prot_index[10].table_1 = 0xfc5132a0
&eth5_ec->rfw_prot_index[10].table_2 = 0xfc5132a4
&eth5_ec->rfw_prot_index[10].table_3 = 0xfc5132a8
&eth5_ec->rfw_prot_index[10].table_4 = 0xfc5132ac
&eth5_ec->rfw_prot_index[11].table_1 = 0xfc5132b0
&eth5_ec->rfw_prot_index[11].table_2 = 0xfc5132b4
&eth5_ec->rfw_prot_index[11].table_3 = 0xfc5132b8
&eth5_ec->rfw_prot_index[11].table_4 = 0xfc5132bc
&eth5_ec->rfw_prot_index[12].table_1 = 0xfc5132c0
&eth5_ec->rfw_prot_index[12].table_2 = 0xfc5132c4
&eth5_ec->rfw_prot_index[12].table_3 = 0xfc5132c8
&eth5_ec->rfw_prot_index[12].table_4 = 0xfc5132cc
&eth5_ec->rfw_prot_index[13].table_1 = 0xfc5132d0
&eth5_ec->rfw_prot_index[13].table_2 = 0xfc5132d4
&eth5_ec->rfw_prot_index[13].table_3 = 0xfc5132d8
&eth5_ec->rfw_prot_index[13].table_4 = 0xfc5132dc
&eth5_ec->rfw_prot_index[14].table_1 = 0xfc5132e0
&eth5_ec->rfw_prot_index[14].table_2 = 0xfc5132e4
&eth5_ec->rfw_prot_index[14].table_3 = 0xfc5132e8
&eth5_ec->rfw_prot_index[14].table_4 = 0xfc5132ec
&eth5_ec->rfw_prot_index[15].table_1 = 0xfc5132f0
&eth5_ec->rfw_prot_index[15].table_2 = 0xfc5132f4
&eth5_ec->rfw_prot_index[15].table_3 = 0xfc5132f8
&eth5_ec->rfw_prot_index[15].table_4 = 0xfc5132fc
&eth5_ec->rfw_prot_index[16].table_1 = 0xfc513300
&eth5_ec->rfw_prot_index[16].table_2 = 0xfc513304
&eth5_ec->rfw_prot_index[16].table_3 = 0xfc513308
&eth5_ec->rfw_prot_index[16].table_4 = 0xfc51330c
&eth5_ec->rfw_prot_index[17].table_1 = 0xfc513310
&eth5_ec->rfw_prot_index[17].table_2 = 0xfc513314
&eth5_ec->rfw_prot_index[17].table_3 = 0xfc513318
&eth5_ec->rfw_prot_index[17].table_4 = 0xfc51331c
&eth5_ec->rfw_prot_index[18].table_1 = 0xfc513320
&eth5_ec->rfw_prot_index[18].table_2 = 0xfc513324
&eth5_ec->rfw_prot_index[18].table_3 = 0xfc513328
&eth5_ec->rfw_prot_index[18].table_4 = 0xfc51332c
&eth5_ec->rfw_prot_index[19].table_1 = 0xfc513330
&eth5_ec->rfw_prot_index[19].table_2 = 0xfc513334
&eth5_ec->rfw_prot_index[19].table_3 = 0xfc513338
&eth5_ec->rfw_prot_index[19].table_4 = 0xfc51333c
&eth5_ec->rfw_prot_index[20].table_1 = 0xfc513340
&eth5_ec->rfw_prot_index[20].table_2 = 0xfc513344
&eth5_ec->rfw_prot_index[20].table_3 = 0xfc513348
&eth5_ec->rfw_prot_index[20].table_4 = 0xfc51334c
&eth5_ec->rfw_prot_index[21].table_1 = 0xfc513350
&eth5_ec->rfw_prot_index[21].table_2 = 0xfc513354
&eth5_ec->rfw_prot_index[21].table_3 = 0xfc513358
&eth5_ec->rfw_prot_index[21].table_4 = 0xfc51335c
&eth5_ec->rfw_prot_index[22].table_1 = 0xfc513360
&eth5_ec->rfw_prot_index[22].table_2 = 0xfc513364
&eth5_ec->rfw_prot_index[22].table_3 = 0xfc513368
&eth5_ec->rfw_prot_index[22].table_4 = 0xfc51336c
&eth5_ec->rfw_prot_index[23].table_1 = 0xfc513370
&eth5_ec->rfw_prot_index[23].table_2 = 0xfc513374
&eth5_ec->rfw_prot_index[23].table_3 = 0xfc513378
&eth5_ec->rfw_prot_index[23].table_4 = 0xfc51337c
&eth5_ec->rfw_prot_index[24].table_1 = 0xfc513380
&eth5_ec->rfw_prot_index[24].table_2 = 0xfc513384
&eth5_ec->rfw_prot_index[24].table_3 = 0xfc513388
&eth5_ec->rfw_prot_index[24].table_4 = 0xfc51338c
&eth5_ec->rfw_prot_index[25].table_1 = 0xfc513390
&eth5_ec->rfw_prot_index[25].table_2 = 0xfc513394
&eth5_ec->rfw_prot_index[25].table_3 = 0xfc513398
&eth5_ec->rfw_prot_index[25].table_4 = 0xfc51339c
&eth5_ec->rfw_prot_index[26].table_1 = 0xfc5133a0
&eth5_ec->rfw_prot_index[26].table_2 = 0xfc5133a4
&eth5_ec->rfw_prot_index[26].table_3 = 0xfc5133a8
&eth5_ec->rfw_prot_index[26].table_4 = 0xfc5133ac
&eth5_ec->rfw_prot_index[27].table_1 = 0xfc5133b0
&eth5_ec->rfw_prot_index[27].table_2 = 0xfc5133b4
&eth5_ec->rfw_prot_index[27].table_3 = 0xfc5133b8
&eth5_ec->rfw_prot_index[27].table_4 = 0xfc5133bc
&eth5_ec->rfw_prot_index[28].table_1 = 0xfc5133c0
&eth5_ec->rfw_prot_index[28].table_2 = 0xfc5133c4
&eth5_ec->rfw_prot_index[28].table_3 = 0xfc5133c8
&eth5_ec->rfw_prot_index[28].table_4 = 0xfc5133cc
&eth5_ec->rfw_prot_index[29].table_1 = 0xfc5133d0
&eth5_ec->rfw_prot_index[29].table_2 = 0xfc5133d4
&eth5_ec->rfw_prot_index[29].table_3 = 0xfc5133d8
&eth5_ec->rfw_prot_index[29].table_4 = 0xfc5133dc
&eth5_ec->rfw_prot_index[30].table_1 = 0xfc5133e0
&eth5_ec->rfw_prot_index[30].table_2 = 0xfc5133e4
&eth5_ec->rfw_prot_index[30].table_3 = 0xfc5133e8
&eth5_ec->rfw_prot_index[30].table_4 = 0xfc5133ec
&eth5_ec->rfw_prot_index[31].table_1 = 0xfc5133f0
&eth5_ec->rfw_prot_index[31].table_2 = 0xfc5133f4
&eth5_ec->rfw_prot_index[31].table_3 = 0xfc5133f8
&eth5_ec->rfw_prot_index[31].table_4 = 0xfc5133fc
&eth5_ec->rfw_prot_index[32].table_1 = 0xfc513400
&eth5_ec->rfw_prot_index[32].table_2 = 0xfc513404
&eth5_ec->rfw_prot_index[32].table_3 = 0xfc513408
&eth5_ec->rfw_prot_index[32].table_4 = 0xfc51340c
&eth5_ec->rfw_prot_index[33].table_1 = 0xfc513410
&eth5_ec->rfw_prot_index[33].table_2 = 0xfc513414
&eth5_ec->rfw_prot_index[33].table_3 = 0xfc513418
&eth5_ec->rfw_prot_index[33].table_4 = 0xfc51341c
&eth5_ec->rfw_prot_index[34].table_1 = 0xfc513420
&eth5_ec->rfw_prot_index[34].table_2 = 0xfc513424
&eth5_ec->rfw_prot_index[34].table_3 = 0xfc513428
&eth5_ec->rfw_prot_index[34].table_4 = 0xfc51342c
&eth5_ec->rfw_prot_index[35].table_1 = 0xfc513430
&eth5_ec->rfw_prot_index[35].table_2 = 0xfc513434
&eth5_ec->rfw_prot_index[35].table_3 = 0xfc513438
&eth5_ec->rfw_prot_index[35].table_4 = 0xfc51343c
&eth5_ec->rfw_prot_index[36].table_1 = 0xfc513440
&eth5_ec->rfw_prot_index[36].table_2 = 0xfc513444
&eth5_ec->rfw_prot_index[36].table_3 = 0xfc513448
&eth5_ec->rfw_prot_index[36].table_4 = 0xfc51344c
&eth5_ec->rfw_prot_index[37].table_1 = 0xfc513450
&eth5_ec->rfw_prot_index[37].table_2 = 0xfc513454
&eth5_ec->rfw_prot_index[37].table_3 = 0xfc513458
&eth5_ec->rfw_prot_index[37].table_4 = 0xfc51345c
&eth5_ec->rfw_prot_index[38].table_1 = 0xfc513460
&eth5_ec->rfw_prot_index[38].table_2 = 0xfc513464
&eth5_ec->rfw_prot_index[38].table_3 = 0xfc513468
&eth5_ec->rfw_prot_index[38].table_4 = 0xfc51346c
&eth5_ec->rfw_prot_index[39].table_1 = 0xfc513470
&eth5_ec->rfw_prot_index[39].table_2 = 0xfc513474
&eth5_ec->rfw_prot_index[39].table_3 = 0xfc513478
&eth5_ec->rfw_prot_index[39].table_4 = 0xfc51347c
&eth5_ec->rfw_prot_index[40].table_1 = 0xfc513480
&eth5_ec->rfw_prot_index[40].table_2 = 0xfc513484
&eth5_ec->rfw_prot_index[40].table_3 = 0xfc513488
&eth5_ec->rfw_prot_index[40].table_4 = 0xfc51348c
&eth5_ec->rfw_prot_index[41].table_1 = 0xfc513490
&eth5_ec->rfw_prot_index[41].table_2 = 0xfc513494
&eth5_ec->rfw_prot_index[41].table_3 = 0xfc513498
&eth5_ec->rfw_prot_index[41].table_4 = 0xfc51349c
&eth5_ec->rfw_prot_index[42].table_1 = 0xfc5134a0
&eth5_ec->rfw_prot_index[42].table_2 = 0xfc5134a4
&eth5_ec->rfw_prot_index[42].table_3 = 0xfc5134a8
&eth5_ec->rfw_prot_index[42].table_4 = 0xfc5134ac
&eth5_ec->rfw_prot_index[43].table_1 = 0xfc5134b0
&eth5_ec->rfw_prot_index[43].table_2 = 0xfc5134b4
&eth5_ec->rfw_prot_index[43].table_3 = 0xfc5134b8
&eth5_ec->rfw_prot_index[43].table_4 = 0xfc5134bc
&eth5_ec->rfw_prot_index[44].table_1 = 0xfc5134c0
&eth5_ec->rfw_prot_index[44].table_2 = 0xfc5134c4
&eth5_ec->rfw_prot_index[44].table_3 = 0xfc5134c8
&eth5_ec->rfw_prot_index[44].table_4 = 0xfc5134cc
&eth5_ec->rfw_prot_index[45].table_1 = 0xfc5134d0
&eth5_ec->rfw_prot_index[45].table_2 = 0xfc5134d4
&eth5_ec->rfw_prot_index[45].table_3 = 0xfc5134d8
&eth5_ec->rfw_prot_index[45].table_4 = 0xfc5134dc
&eth5_ec->rfw_prot_index[46].table_1 = 0xfc5134e0
&eth5_ec->rfw_prot_index[46].table_2 = 0xfc5134e4
&eth5_ec->rfw_prot_index[46].table_3 = 0xfc5134e8
&eth5_ec->rfw_prot_index[46].table_4 = 0xfc5134ec
&eth5_ec->rfw_prot_index[47].table_1 = 0xfc5134f0
&eth5_ec->rfw_prot_index[47].table_2 = 0xfc5134f4
&eth5_ec->rfw_prot_index[47].table_3 = 0xfc5134f8
&eth5_ec->rfw_prot_index[47].table_4 = 0xfc5134fc
&eth5_ec->rfw_prot_index[48].table_1 = 0xfc513500
&eth5_ec->rfw_prot_index[48].table_2 = 0xfc513504
&eth5_ec->rfw_prot_index[48].table_3 = 0xfc513508
&eth5_ec->rfw_prot_index[48].table_4 = 0xfc51350c
&eth5_ec->rfw_prot_index[49].table_1 = 0xfc513510
&eth5_ec->rfw_prot_index[49].table_2 = 0xfc513514
&eth5_ec->rfw_prot_index[49].table_3 = 0xfc513518
&eth5_ec->rfw_prot_index[49].table_4 = 0xfc51351c
&eth5_ec->rfw_prot_index[50].table_1 = 0xfc513520
&eth5_ec->rfw_prot_index[50].table_2 = 0xfc513524
&eth5_ec->rfw_prot_index[50].table_3 = 0xfc513528
&eth5_ec->rfw_prot_index[50].table_4 = 0xfc51352c
&eth5_ec->rfw_prot_index[51].table_1 = 0xfc513530
&eth5_ec->rfw_prot_index[51].table_2 = 0xfc513534
&eth5_ec->rfw_prot_index[51].table_3 = 0xfc513538
&eth5_ec->rfw_prot_index[51].table_4 = 0xfc51353c
&eth5_ec->rfw_prot_index[52].table_1 = 0xfc513540
&eth5_ec->rfw_prot_index[52].table_2 = 0xfc513544
&eth5_ec->rfw_prot_index[52].table_3 = 0xfc513548
&eth5_ec->rfw_prot_index[52].table_4 = 0xfc51354c
&eth5_ec->rfw_prot_index[53].table_1 = 0xfc513550
&eth5_ec->rfw_prot_index[53].table_2 = 0xfc513554
&eth5_ec->rfw_prot_index[53].table_3 = 0xfc513558
&eth5_ec->rfw_prot_index[53].table_4 = 0xfc51355c
&eth5_ec->rfw_prot_index[54].table_1 = 0xfc513560
&eth5_ec->rfw_prot_index[54].table_2 = 0xfc513564
&eth5_ec->rfw_prot_index[54].table_3 = 0xfc513568
&eth5_ec->rfw_prot_index[54].table_4 = 0xfc51356c
&eth5_ec->rfw_prot_index[55].table_1 = 0xfc513570
&eth5_ec->rfw_prot_index[55].table_2 = 0xfc513574
&eth5_ec->rfw_prot_index[55].table_3 = 0xfc513578
&eth5_ec->rfw_prot_index[55].table_4 = 0xfc51357c
&eth5_ec->rfw_prot_index[56].table_1 = 0xfc513580
&eth5_ec->rfw_prot_index[56].table_2 = 0xfc513584
&eth5_ec->rfw_prot_index[56].table_3 = 0xfc513588
&eth5_ec->rfw_prot_index[56].table_4 = 0xfc51358c
&eth5_ec->rfw_prot_index[57].table_1 = 0xfc513590
&eth5_ec->rfw_prot_index[57].table_2 = 0xfc513594
&eth5_ec->rfw_prot_index[57].table_3 = 0xfc513598
&eth5_ec->rfw_prot_index[57].table_4 = 0xfc51359c
&eth5_ec->rfw_prot_index[58].table_1 = 0xfc5135a0
&eth5_ec->rfw_prot_index[58].table_2 = 0xfc5135a4
&eth5_ec->rfw_prot_index[58].table_3 = 0xfc5135a8
&eth5_ec->rfw_prot_index[58].table_4 = 0xfc5135ac
&eth5_ec->rfw_prot_index[59].table_1 = 0xfc5135b0
&eth5_ec->rfw_prot_index[59].table_2 = 0xfc5135b4
&eth5_ec->rfw_prot_index[59].table_3 = 0xfc5135b8
&eth5_ec->rfw_prot_index[59].table_4 = 0xfc5135bc
&eth5_ec->rfw_prot_index[60].table_1 = 0xfc5135c0
&eth5_ec->rfw_prot_index[60].table_2 = 0xfc5135c4
&eth5_ec->rfw_prot_index[60].table_3 = 0xfc5135c8
&eth5_ec->rfw_prot_index[60].table_4 = 0xfc5135cc
&eth5_ec->rfw_prot_index[61].table_1 = 0xfc5135d0
&eth5_ec->rfw_prot_index[61].table_2 = 0xfc5135d4
&eth5_ec->rfw_prot_index[61].table_3 = 0xfc5135d8
&eth5_ec->rfw_prot_index[61].table_4 = 0xfc5135dc
&eth5_ec->rfw_prot_index[62].table_1 = 0xfc5135e0
&eth5_ec->rfw_prot_index[62].table_2 = 0xfc5135e4
&eth5_ec->rfw_prot_index[62].table_3 = 0xfc5135e8
&eth5_ec->rfw_prot_index[62].table_4 = 0xfc5135ec
&eth5_ec->rfw_prot_index[63].table_1 = 0xfc5135f0
&eth5_ec->rfw_prot_index[63].table_2 = 0xfc5135f4
&eth5_ec->rfw_prot_index[63].table_3 = 0xfc5135f8
&eth5_ec->rfw_prot_index[63].table_4 = 0xfc5135fc
&eth5_ec->udp_len[0].insertion_offset_table = 0xfc513a30
&eth5_ec->udp_len[1].insertion_offset_table = 0xfc513a34
&eth5_ec->udp_len[2].insertion_offset_table = 0xfc513a38
&eth5_ec->udp_len[3].insertion_offset_table = 0xfc513a3c
&eth5_ec->udp_len[4].insertion_offset_table = 0xfc513a40
&eth5_ec->udp_len[5].insertion_offset_table = 0xfc513a44
&eth5_ec->udp_len[6].insertion_offset_table = 0xfc513a48
&eth5_ec->udp_len[7].insertion_offset_table = 0xfc513a4c
&eth5_ec->udp_len[8].insertion_offset_table = 0xfc513a50
&eth5_ec->udp_len[9].insertion_offset_table = 0xfc513a54
&eth5_ec->udp_len[10].insertion_offset_table = 0xfc513a58
&eth5_ec->udp_len[11].insertion_offset_table = 0xfc513a5c
&eth5_ec->udp_len[12].insertion_offset_table = 0xfc513a60
&eth5_ec->udp_len[13].insertion_offset_table = 0xfc513a64
&eth5_ec->udp_len[14].insertion_offset_table = 0xfc513a68
&eth5_ec->udp_len[15].insertion_offset_table = 0xfc513a6c
&eth5_ec->udp_len_insertion.offset_from_sop0 = 0xfc513a70
&eth5_ec->udp_len_insertion.offset_from_sop1 = 0xfc513a74
&eth5_ec->udp_len_insertion.offset_from_sop2 = 0xfc513a78
&eth5_ec->udp_len_insertion.mask = 0xfc513a7c
&eth5_ec->udp_len_insertion.enable = 0xfc513a80
&eth5_ec->tmi_v4.protocol_number = 0xfc513c80
&eth5_ec->crdt_os2sr_wr.req = 0xfc513d00
&eth5_ec->crdt_os2sr_wr.res = 0xfc513d04
&eth5_ec->spare[0].zero = 0xfc513e80
&eth5_ec->spare[0].one = 0xfc513e84
&eth5_ec->spare[1].zero = 0xfc513e88
&eth5_ec->spare[1].one = 0xfc513e8c
&eth5_ec->spare[2].zero = 0xfc513e90
&eth5_ec->spare[2].one = 0xfc513e94
&eth5_ec->spare[3].zero = 0xfc513e98
&eth5_ec->spare[3].one = 0xfc513e9c
&eth5_ec->spare[4].zero = 0xfc513ea0
&eth5_ec->spare[4].one = 0xfc513ea4
&eth5_ec->spare[5].zero = 0xfc513ea8
&eth5_ec->spare[5].one = 0xfc513eac
&eth5_ec->spare[6].zero = 0xfc513eb0
&eth5_ec->spare[6].one = 0xfc513eb4
&eth5_ec->spare[7].zero = 0xfc513eb8
&eth5_ec->spare[7].one = 0xfc513ebc
&eth5_ec->spare[8].zero = 0xfc513ec0
&eth5_ec->spare[8].one = 0xfc513ec4
&eth5_ec->spare[9].zero = 0xfc513ec8
&eth5_ec->spare[9].one = 0xfc513ecc
&eth5_ec->spare[10].zero = 0xfc513ed0
&eth5_ec->spare[10].one = 0xfc513ed4
&eth5_ec->spare[11].zero = 0xfc513ed8
&eth5_ec->spare[11].one = 0xfc513edc
&eth5_ec->spare[12].zero = 0xfc513ee0
&eth5_ec->spare[12].one = 0xfc513ee4
&eth5_ec->spare[13].zero = 0xfc513ee8
&eth5_ec->spare[13].one = 0xfc513eec
&eth5_ec->spare[14].zero = 0xfc513ef0
&eth5_ec->spare[14].one = 0xfc513ef4
&eth5_ec->spare[15].zero = 0xfc513ef8
&eth5_ec->spare[15].one = 0xfc513efc
&eth5_ec->sec_int_ctrl_mem[0] = 0xfc513f00
&eth5_ec->sec_int_ctrl_mem[1] = 0xfc513f04
&eth5_ec->sec_int_ctrl_mem[2] = 0xfc513f08
&eth5_ec->sec_int_ctrl_mem[3] = 0xfc513f0c
&eth5_ec->sec_int_ctrl_mem[4] = 0xfc513f10
&eth5_ec->sec_int_ctrl_mem[5] = 0xfc513f14
&eth5_ec->sec_int_ctrl_mem[6] = 0xfc513f18
&eth5_ec->sec_int_ctrl_mem[7] = 0xfc513f1c
&eth5_ec->sec_int_ctrl_mem[8] = 0xfc513f20
&eth5_ec->sec_int_ctrl_mem[9] = 0xfc513f24
&eth5_ec->sec_int_ctrl_mem[10] = 0xfc513f28
&eth5_ec->sec_int_ctrl_mem[11] = 0xfc513f2c
&eth5_ec->sec_int_ctrl_mem[12] = 0xfc513f30
&eth5_ec->sec_int_ctrl_mem[13] = 0xfc513f34
&eth5_ec->sec_int_ctrl_mem[14] = 0xfc513f38
&eth5_ec->sec_int_ctrl_mem[15] = 0xfc513f3c
&eth5_ec->sec_int_ctrl_mem[16] = 0xfc513f40
&eth5_ec->sec_int_ctrl_mem[17] = 0xfc513f44
&eth5_ec->sec_int_ctrl_mem[18] = 0xfc513f48
&eth5_ec->sec_int_ctrl_mem[19] = 0xfc513f4c
&eth5_ec->sec_int_ctrl_mem[20] = 0xfc513f50
&eth5_ec->sec_int_ctrl_mem[21] = 0xfc513f54
&eth5_ec->sec_int_ctrl_mem[22] = 0xfc513f58
&eth5_ec->sec_int_ctrl_mem[23] = 0xfc513f5c
&eth5_ec->sec_int_ctrl_mem[24] = 0xfc513f60
&eth5_ec->sec_int_ctrl_mem[25] = 0xfc513f64
&eth5_ec->sec_int_ctrl_mem[26] = 0xfc513f68
&eth5_ec->sec_int_ctrl_mem[27] = 0xfc513f6c
&eth5_ec->sec_int_ctrl_mem[28] = 0xfc513f70
&eth5_ec->sec_int_ctrl_mem[29] = 0xfc513f74
&eth5_ec->sec_int_ctrl_mem[30] = 0xfc513f78
&eth5_ec->sec_int_ctrl_mem[31] = 0xfc513f7c
&eth5_ec->sec_int_ctrl_mem[32] = 0xfc513f80
&eth5_ec->sec_int_ctrl_mem[33] = 0xfc513f84
&eth5_ec->sec_int_ctrl_mem[34] = 0xfc513f88
&eth5_ec->sec_int_ctrl_mem[35] = 0xfc513f8c
&eth5_ec->sec_int_ctrl_mem[36] = 0xfc513f90
&eth5_ec->sec_int_ctrl_mem[37] = 0xfc513f94
&eth5_ec->sec_int_ctrl_mem[38] = 0xfc513f98
&eth5_ec->sec_int_ctrl_mem[39] = 0xfc513f9c
&eth5_ec->sec_int_ctrl_mem[40] = 0xfc513fa0
&eth5_ec->sec_int_ctrl_mem[41] = 0xfc513fa4
&eth5_ec->sec_int_ctrl_mem[42] = 0xfc513fa8
&eth5_ec->sec_int_ctrl_mem[43] = 0xfc513fac
&eth5_ec->sec_int_ctrl_mem[44] = 0xfc513fb0
&eth5_ec->sec_int_ctrl_mem[45] = 0xfc513fb4
&eth5_ec->sec_int_ctrl_mem[46] = 0xfc513fb8
&eth5_ec->sec_int_ctrl_mem[47] = 0xfc513fbc
&eth5_ec->sec_int_ctrl_mem[48] = 0xfc513fc0
&eth5_ec->sec_int_ctrl_mem[49] = 0xfc513fc4
&eth5_ec->sec_int_ctrl_mem[50] = 0xfc513fc8
&eth5_ec->sec_int_ctrl_mem[51] = 0xfc513fcc
&eth5_ec->sec_int_ctrl_mem[52] = 0xfc513fd0
&eth5_ec->sec_int_ctrl_mem[53] = 0xfc513fd4
&eth5_ec->sec_int_ctrl_mem[54] = 0xfc513fd8
&eth5_ec->sec_int_ctrl_mem[55] = 0xfc513fdc
&eth5_ec->sec_int_ctrl_mem[56] = 0xfc513fe0
&eth5_ec->sec_int_ctrl_mem[57] = 0xfc513fe4
&eth5_ec->sec_int_ctrl_mem[58] = 0xfc513fe8
&eth5_ec->sec_int_ctrl_mem[59] = 0xfc513fec
&eth5_ec->sec_int_ctrl_mem[60] = 0xfc513ff0
&eth5_ec->sec_int_ctrl_mem[61] = 0xfc513ff4
&eth5_ec->sec_int_ctrl_mem[62] = 0xfc513ff8
&eth5_ec->sec_int_ctrl_mem[63] = 0xfc513ffc
&eth5_mac->gen.version = 0xfc590000
&eth5_mac->gen.avail = 0xfc590004
&eth5_mac->gen.ch_num = 0xfc590008
&eth5_mac->gen.cfg = 0xfc590010
&eth5_mac->gen.mdio_ctrl_1 = 0xfc590020
&eth5_mac->gen.mdio_1 = 0xfc590024
&eth5_mac->gen.scratch0 = 0xfc590030
&eth5_mac->gen.scratch1 = 0xfc590034
&eth5_mac->gen.led_cfg = 0xfc590050
&eth5_mac->gen.tx_rate_cnt = 0xfc590060
&eth5_mac->gen.tx_rate_cnt_win = 0xfc590064
&eth5_mac->gen.tx_rate_cnt_frame = 0xfc590068
&eth5_mac->gen.tx_rate_cnt_byte = 0xfc59006c
&eth5_mac->gen.rx_rate_cnt = 0xfc590080
&eth5_mac->gen.rx_rate_cnt_win = 0xfc590084
&eth5_mac->gen.rx_rate_cnt_frame = 0xfc590088
&eth5_mac->gen.rx_rate_cnt_byte = 0xfc59008c
&eth5_mac->gen.spare_zero_lo = 0xfc5900f0
&eth5_mac->gen.spare_zero_hi = 0xfc5900f4
&eth5_mac->gen.spare_one_lo = 0xfc5900f8
&eth5_mac->gen.spare_one_hi = 0xfc5900fc
&eth5_mac->int_ctrl_mem[0] = 0xfc590100
&eth5_mac->int_ctrl_mem[1] = 0xfc590104
&eth5_mac->int_ctrl_mem[2] = 0xfc590108
&eth5_mac->int_ctrl_mem[3] = 0xfc59010c
&eth5_mac->int_ctrl_mem[4] = 0xfc590110
&eth5_mac->int_ctrl_mem[5] = 0xfc590114
&eth5_mac->int_ctrl_mem[6] = 0xfc590118
&eth5_mac->int_ctrl_mem[7] = 0xfc59011c
&eth5_mac->int_ctrl_mem[8] = 0xfc590120
&eth5_mac->int_ctrl_mem[9] = 0xfc590124
&eth5_mac->int_ctrl_mem[10] = 0xfc590128
&eth5_mac->int_ctrl_mem[11] = 0xfc59012c
&eth5_mac->int_ctrl_mem[12] = 0xfc590130
&eth5_mac->int_ctrl_mem[13] = 0xfc590134
&eth5_mac->int_ctrl_mem[14] = 0xfc590138
&eth5_mac->int_ctrl_mem[15] = 0xfc59013c
&eth5_mac->int_ctrl_mem[16] = 0xfc590140
&eth5_mac->int_ctrl_mem[17] = 0xfc590144
&eth5_mac->int_ctrl_mem[18] = 0xfc590148
&eth5_mac->int_ctrl_mem[19] = 0xfc59014c
&eth5_mac->int_ctrl_mem[20] = 0xfc590150
&eth5_mac->int_ctrl_mem[21] = 0xfc590154
&eth5_mac->int_ctrl_mem[22] = 0xfc590158
&eth5_mac->int_ctrl_mem[23] = 0xfc59015c
&eth5_mac->int_ctrl_mem[24] = 0xfc590160
&eth5_mac->int_ctrl_mem[25] = 0xfc590164
&eth5_mac->int_ctrl_mem[26] = 0xfc590168
&eth5_mac->int_ctrl_mem[27] = 0xfc59016c
&eth5_mac->int_ctrl_mem[28] = 0xfc590170
&eth5_mac->int_ctrl_mem[29] = 0xfc590174
&eth5_mac->int_ctrl_mem[30] = 0xfc590178
&eth5_mac->int_ctrl_mem[31] = 0xfc59017c
&eth5_mac->int_ctrl_mem[32] = 0xfc590180
&eth5_mac->int_ctrl_mem[33] = 0xfc590184
&eth5_mac->int_ctrl_mem[34] = 0xfc590188
&eth5_mac->int_ctrl_mem[35] = 0xfc59018c
&eth5_mac->int_ctrl_mem[36] = 0xfc590190
&eth5_mac->int_ctrl_mem[37] = 0xfc590194
&eth5_mac->int_ctrl_mem[38] = 0xfc590198
&eth5_mac->int_ctrl_mem[39] = 0xfc59019c
&eth5_mac->int_ctrl_mem[40] = 0xfc5901a0
&eth5_mac->int_ctrl_mem[41] = 0xfc5901a4
&eth5_mac->int_ctrl_mem[42] = 0xfc5901a8
&eth5_mac->int_ctrl_mem[43] = 0xfc5901ac
&eth5_mac->int_ctrl_mem[44] = 0xfc5901b0
&eth5_mac->int_ctrl_mem[45] = 0xfc5901b4
&eth5_mac->int_ctrl_mem[46] = 0xfc5901b8
&eth5_mac->int_ctrl_mem[47] = 0xfc5901bc
&eth5_mac->int_ctrl_mem[48] = 0xfc5901c0
&eth5_mac->int_ctrl_mem[49] = 0xfc5901c4
&eth5_mac->int_ctrl_mem[50] = 0xfc5901c8
&eth5_mac->int_ctrl_mem[51] = 0xfc5901cc
&eth5_mac->int_ctrl_mem[52] = 0xfc5901d0
&eth5_mac->int_ctrl_mem[53] = 0xfc5901d4
&eth5_mac->int_ctrl_mem[54] = 0xfc5901d8
&eth5_mac->int_ctrl_mem[55] = 0xfc5901dc
&eth5_mac->int_ctrl_mem[56] = 0xfc5901e0
&eth5_mac->int_ctrl_mem[57] = 0xfc5901e4
&eth5_mac->int_ctrl_mem[58] = 0xfc5901e8
&eth5_mac->int_ctrl_mem[59] = 0xfc5901ec
&eth5_mac->int_ctrl_mem[60] = 0xfc5901f0
&eth5_mac->int_ctrl_mem[61] = 0xfc5901f4
&eth5_mac->int_ctrl_mem[62] = 0xfc5901f8
&eth5_mac->int_ctrl_mem[63] = 0xfc5901fc
&eth5_mac->mtip.pcs_100g_addr = 0xfc590200
&eth5_mac->mtip.pcs_100g_data = 0xfc590204
&eth5_mac->mtip.mac_100g_addr = 0xfc590210
&eth5_mac->mtip.mac_100g_data = 0xfc590214
&eth5_mac->mtip.pcs_50g_addr = 0xfc590220
&eth5_mac->mtip.pcs_50g_data = 0xfc590224
&eth5_mac->mtip.mac_50g_addr = 0xfc590230
&eth5_mac->mtip.mac_50g_data = 0xfc590234
&eth5_mac->mtip.an_lt_0_addr = 0xfc590240
&eth5_mac->mtip.an_lt_0_data = 0xfc590244
&eth5_mac->mtip.an_lt_1_addr = 0xfc590248
&eth5_mac->mtip.an_lt_1_data = 0xfc59024c
&eth5_mac->mtip.an_lt_2_addr = 0xfc590250
&eth5_mac->mtip.an_lt_2_data = 0xfc590254
&eth5_mac->mtip.an_lt_3_addr = 0xfc590258
&eth5_mac->mtip.an_lt_3_data = 0xfc59025c
&eth5_mac->stat_pcs.align_lock = 0xfc590300
&eth5_mac->stat_pcs.block_lock_bus = 0xfc590304
&eth5_mac->stat_pcs.block_lock_bit = 0xfc590308
&eth5_mac->stat_pcs.link_status = 0xfc59030c
&eth5_mac->stat_pcs.xl_link_status0 = 0xfc590320
&eth5_mac->stat_pcs.xl_link_status1 = 0xfc590324
&eth5_mac->stat_pcs.xl_link_status2 = 0xfc590328
&eth5_mac->stat_pcs.xl_link_status3 = 0xfc59032c
&eth5_mac->stat_pcs.amps_lock0 = 0xfc590340
&eth5_mac->stat_pcs.amps_lock1 = 0xfc590344
&eth5_mac->stat_pcs.amps_lock2 = 0xfc590348
&eth5_mac->stat_pcs.amps_lock3 = 0xfc59034c
&eth5_mac->stat_pcs.rsfec_aligned0 = 0xfc590360
&eth5_mac->stat_pcs.rsfec_aligned1 = 0xfc590364
&eth5_mac->stat_pcs.rsfec_aligned2 = 0xfc590368
&eth5_mac->stat_pcs.rsfec_aligned3 = 0xfc59036c
&eth5_mac->stat_pcs.fec_locked_0 = 0xfc590380
&eth5_mac->stat_pcs.fec_locked_1 = 0xfc590384
&eth5_mac->stat_pcs.fec_locked_2 = 0xfc590388
&eth5_mac->stat_pcs.fec_locked_3 = 0xfc59038c
&eth5_mac->stat_pcs.fec_locked_4 = 0xfc590390
&eth5_mac->stat_pcs.fec_locked_5 = 0xfc590394
&eth5_mac->stat_pcs.fec_locked_6 = 0xfc590398
&eth5_mac->stat_pcs.fec_locked_7 = 0xfc59039c
&eth5_mac->stat_pcs.fec_cerr_0 = 0xfc5903b0
&eth5_mac->stat_pcs.fec_cerr_1 = 0xfc5903b4
&eth5_mac->stat_pcs.fec_cerr_2 = 0xfc5903b8
&eth5_mac->stat_pcs.fec_cerr_3 = 0xfc5903bc
&eth5_mac->stat_pcs.fec_cerr_4 = 0xfc5903c0
&eth5_mac->stat_pcs.fec_cerr_5 = 0xfc5903c4
&eth5_mac->stat_pcs.fec_cerr_6 = 0xfc5903c8
&eth5_mac->stat_pcs.fec_cerr_7 = 0xfc5903cc
&eth5_mac->stat_pcs.fec_ncerr_0 = 0xfc5903e0
&eth5_mac->stat_pcs.fec_ncerr_1 = 0xfc5903e4
&eth5_mac->stat_pcs.fec_ncerr_2 = 0xfc5903e8
&eth5_mac->stat_pcs.fec_ncerr_3 = 0xfc5903ec
&eth5_mac->stat_pcs.fec_ncerr_4 = 0xfc5903f0
&eth5_mac->stat_pcs.fec_ncerr_5 = 0xfc5903f4
&eth5_mac->stat_pcs.fec_ncerr_6 = 0xfc5903f8
&eth5_mac->stat_pcs.fec_ncerr_7 = 0xfc5903fc
&eth5_mac->gen_v4.afifo_ctrl = 0xfc590500
&eth5_mac->gen_v4.tx_afifo_cfg_1 = 0xfc590504
&eth5_mac->gen_v4.tx_afifo_cfg_2 = 0xfc590508
&eth5_mac->gen_v4.tx_afifo_cfg_3 = 0xfc59050c
&eth5_mac->gen_v4.tx_afifo_cfg_4 = 0xfc590510
&eth5_mac->gen_v4.tx_afifo_cfg_5 = 0xfc590514
&eth5_mac->gen_v4.rx_afifo_cfg_1 = 0xfc590518
&eth5_mac->gen_v4.rx_afifo_cfg_2 = 0xfc59051c
&eth5_mac->gen_v4.rx_afifo_cfg_3 = 0xfc590520
&eth5_mac->gen_v4.rx_afifo_cfg_4 = 0xfc590524
&eth5_mac->gen_v4.rx_afifo_cfg_5 = 0xfc590528
&eth5_mac->gen_v4.mac = 0xfc590530
&eth5_mac->gen_v4.pcs_eee_pin_cfg = 0xfc590540
&eth5_mac->gen_v4.pcs_eee_pin_status = 0xfc590544
&eth5_mac->gen_v4.pcs_50g_pin_cfg = 0xfc590550
&eth5_mac->gen_v4.pcs_50g_pin_status = 0xfc590554
&eth5_mac->gen_v4.mac_100g_pin_cfg = 0xfc590560
&eth5_mac->gen_v4.mac_100g_pin_status = 0xfc590564
&eth5_mac->gen_v4.mac_50g_pin_cfg = 0xfc590570
&eth5_mac->gen_v4.mac_50g_pin_status = 0xfc590574
&eth5_mac->gen_v4.mac_100g_vlan01 = 0xfc590580
&eth5_mac->gen_v4.mac_100g_vlan23 = 0xfc590584
&eth5_mac->gen_v4.mac_100g_vlan45 = 0xfc590588
&eth5_mac->gen_v4.mac_100g_vlan67 = 0xfc59058c
&eth5_mac->gen_v4.tx_preamble_cfg_high = 0xfc5905a0
&eth5_mac->gen_v4.tx_preamble_cfg_low = 0xfc5905a4
&eth5_mac->gen_v4.rx_preamble_status_high = 0xfc5905b0
&eth5_mac->gen_v4.rx_preamble_status_low = 0xfc5905b4
&eth5_mac->gen_v4.stat_cfg_mac_100g = 0xfc5905c0
&eth5_mac->gen_v4.stat_cfg_mac_50g = 0xfc5905c4
&eth5_mac->gen_v4.stat_cfg_eee = 0xfc5905c8
&eth5_mac->gen_v4.int_cfg_lmac = 0xfc5905d0
&eth5_mac->gen_v4.int_cfg_cmac = 0xfc5905d4
&eth5_mac->gen_v4.int_cfg = 0xfc5905d8
&eth5_mac->stat.tx_afifo_in_pkt = 0xfc590600
&eth5_mac->stat.tx_afifo_in_short_pkt = 0xfc590604
&eth5_mac->stat.tx_afifo_in_long_pkt = 0xfc590608
&eth5_mac->stat.tx_afifo_out_pkt = 0xfc59060c
&eth5_mac->stat.tx_afifo_out_short_pkt = 0xfc590610
&eth5_mac->stat.tx_afifo_out_long_pkt = 0xfc590614
&eth5_mac->stat.tx_afifo_out_drop_pkt = 0xfc590618
&eth5_mac->stat.rx_afifo_in_pkt = 0xfc590620
&eth5_mac->stat.rx_afifo_in_short_pkt = 0xfc590624
&eth5_mac->stat.rx_afifo_in_long_pkt = 0xfc590628
&eth5_mac->stat.rx_afifo_out_pkt = 0xfc59062c
&eth5_mac->stat.rx_afifo_out_short_pkt = 0xfc590630
&eth5_mac->stat.rx_afifo_out_long_pkt = 0xfc590634
&eth5_mac->stat.rx_afifo_out_drop_pkt = 0xfc590638
&eth5_mac->stat.mac_100g_tx_underflow = 0xfc590650
&eth5_mac->stat.mac_100g_rx_overflow = 0xfc590654
&eth5_mac->stat.mac_100g_rem_fault = 0xfc590658
&eth5_mac->stat.mac_100g_loc_fault = 0xfc59065c
&eth5_mac->stat.mac_100g_lpi_ind = 0xfc590660
&eth5_mac->stat.mac_100g_ff_tx_pfc_ack = 0xfc590664
&eth5_mac->stat.mac_50g_tx_underflow = 0xfc590680
&eth5_mac->stat.mac_50g_rx_overflow = 0xfc590684
&eth5_mac->stat.mac_50g_li_fault = 0xfc590688
&eth5_mac->stat.mac_50g_rem_fault = 0xfc59068c
&eth5_mac->stat.mac_50g_loc_fault = 0xfc590690
&eth5_mac->stat.mac_50g_reg_lowp = 0xfc590694
&eth5_mac->stat.eee_ec_active = 0xfc5906b0
&eth5_mac->stat.eee_rx_lpi_active = 0xfc5906b4
&eth5_mac->stat.tx_afifo_in_eop_err = 0xfc5906c0
&eth5_mac->stat.tx_afifo_in_sop_err = 0xfc5906c4
&eth5_mac->stat.tx_afifo_out_eop_err = 0xfc5906c8
&eth5_mac->stat.rx_afifo_in_eop_err = 0xfc5906d0
&eth5_mac->stat.rx_afifo_in_sop_err = 0xfc5906d4
&eth5_mac->stat.rx_afifo_out_eop_err = 0xfc5906d8
&eth5_mac->gen_v4_sr.pcs_all_pin_status = 0xfc590704
&eth5_mac->gen_v4_sr.pcs_100g_pin_status = 0xfc590714
&eth5_mac->gen_v4_sr.pcs_fec_pin_status = 0xfc590724
&eth5_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc5b0100
&eth5_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc5b0104
&eth5_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc5b0108
&eth5_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc5b010c
&eth5_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc5b0110
&eth5_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc5b0114
&eth5_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc5b0118
&eth5_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc5b011c
&eth5_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc5b0120
&eth5_udma0->m2s.axi_m2s.ostand_cfg = 0xfc5b0124
&eth5_udma0->m2s.m2s.state = 0xfc5b0200
&eth5_udma0->m2s.m2s.change_state = 0xfc5b0204
&eth5_udma0->m2s.m2s.err_log_mask = 0xfc5b020c
&eth5_udma0->m2s.m2s.log_0 = 0xfc5b0214
&eth5_udma0->m2s.m2s.log_1 = 0xfc5b0218
&eth5_udma0->m2s.m2s.log_2 = 0xfc5b021c
&eth5_udma0->m2s.m2s.log_3 = 0xfc5b0220
&eth5_udma0->m2s.m2s.clear_err_log = 0xfc5b0224
&eth5_udma0->m2s.m2s.data_fifo_status = 0xfc5b0228
&eth5_udma0->m2s.m2s.header_fifo_status = 0xfc5b022c
&eth5_udma0->m2s.m2s.unack_fifo_status = 0xfc5b0230
&eth5_udma0->m2s.m2s.indirect_ctrl = 0xfc5b0234
&eth5_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc5b0238
&eth5_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc5b023c
&eth5_udma0->m2s.m2s.sel_rate_limit_status = 0xfc5b0240
&eth5_udma0->m2s.m2s.sel_dwrr_status = 0xfc5b0244
&eth5_udma0->m2s.m2s.clear_ctrl = 0xfc5b0248
&eth5_udma0->m2s.m2s.check_en = 0xfc5b024c
&eth5_udma0->m2s.m2s.fifo_en = 0xfc5b0250
&eth5_udma0->m2s.m2s.cfg_len = 0xfc5b0254
&eth5_udma0->m2s.m2s.stream_cfg = 0xfc5b0258
&eth5_udma0->m2s.m2s.pref_queue_en = 0xfc5b025c
&eth5_udma0->m2s.m2s.stream_cfg2 = 0xfc5b0260
&eth5_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc5b0300
&eth5_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc5b0304
&eth5_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc5b0308
&eth5_udma0->m2s.m2s_rd.data_cfg = 0xfc5b0310
&eth5_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc5b0340
&eth5_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc5b0344
&eth5_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc5b0380
&eth5_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc5b0384
&eth5_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc5b0388
&eth5_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc5b03c0
&eth5_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc5b03c4
&eth5_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc5b03c8
&eth5_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc5b03cc
&eth5_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc5b03d0
&eth5_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc5b03d4
&eth5_udma0->m2s.m2s_comp.cfg_1c = 0xfc5b0400
&eth5_udma0->m2s.m2s_comp.cfg_coal = 0xfc5b0404
&eth5_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc5b0408
&eth5_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc5b040c
&eth5_udma0->m2s.m2s_stat.cfg_st = 0xfc5b0500
&eth5_udma0->m2s.m2s_stat.tx_pkt = 0xfc5b0504
&eth5_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc5b0508
&eth5_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc5b050c
&eth5_udma0->m2s.m2s_stat.prefed_desc = 0xfc5b0510
&eth5_udma0->m2s.m2s_stat.comp_pkt = 0xfc5b0514
&eth5_udma0->m2s.m2s_stat.comp_desc = 0xfc5b0518
&eth5_udma0->m2s.m2s_stat.ack_pkts = 0xfc5b051c
&eth5_udma0->m2s.m2s_feature.reg_1 = 0xfc5b0600
&eth5_udma0->m2s.m2s_feature.dma_version = 0xfc5b0604
&eth5_udma0->m2s.m2s_feature.reg_3 = 0xfc5b0608
&eth5_udma0->m2s.m2s_feature.reg_4 = 0xfc5b060c
&eth5_udma0->m2s.m2s_feature.reg_5 = 0xfc5b0610
&eth5_udma0->m2s.m2s_feature.reg_6 = 0xfc5b0614
&eth5_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc5b1000
&eth5_udma0->m2s.m2s_q[0].cfg = 0xfc5b1020
&eth5_udma0->m2s.m2s_q[0].status = 0xfc5b1024
&eth5_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc5b1028
&eth5_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc5b102c
&eth5_udma0->m2s.m2s_q[0].tdrl = 0xfc5b1030
&eth5_udma0->m2s.m2s_q[0].tdrhp = 0xfc5b1034
&eth5_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc5b1038
&eth5_udma0->m2s.m2s_q[0].tdrtp = 0xfc5b103c
&eth5_udma0->m2s.m2s_q[0].tdcp = 0xfc5b1040
&eth5_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc5b1044
&eth5_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc5b1048
&eth5_udma0->m2s.m2s_q[0].tcrhp = 0xfc5b104c
&eth5_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc5b1050
&eth5_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc5b1060
&eth5_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc5b1064
&eth5_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc5b1068
&eth5_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc5b106c
&eth5_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc5b1070
&eth5_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc5b1074
&eth5_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc5b1080
&eth5_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc5b1084
&eth5_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc5b1088
&eth5_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc5b108c
&eth5_udma0->m2s.m2s_q[0].comp_cfg = 0xfc5b10a0
&eth5_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc5b10b0
&eth5_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc5b10c0
&eth5_udma0->m2s.m2s_q[0].read_data_snp = 0xfc5b10d0
&eth5_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc5b2000
&eth5_udma0->m2s.m2s_q[1].cfg = 0xfc5b2020
&eth5_udma0->m2s.m2s_q[1].status = 0xfc5b2024
&eth5_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc5b2028
&eth5_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc5b202c
&eth5_udma0->m2s.m2s_q[1].tdrl = 0xfc5b2030
&eth5_udma0->m2s.m2s_q[1].tdrhp = 0xfc5b2034
&eth5_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc5b2038
&eth5_udma0->m2s.m2s_q[1].tdrtp = 0xfc5b203c
&eth5_udma0->m2s.m2s_q[1].tdcp = 0xfc5b2040
&eth5_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc5b2044
&eth5_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc5b2048
&eth5_udma0->m2s.m2s_q[1].tcrhp = 0xfc5b204c
&eth5_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc5b2050
&eth5_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc5b2060
&eth5_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc5b2064
&eth5_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc5b2068
&eth5_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc5b206c
&eth5_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc5b2070
&eth5_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc5b2074
&eth5_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc5b2080
&eth5_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc5b2084
&eth5_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc5b2088
&eth5_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc5b208c
&eth5_udma0->m2s.m2s_q[1].comp_cfg = 0xfc5b20a0
&eth5_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc5b20b0
&eth5_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc5b20c0
&eth5_udma0->m2s.m2s_q[1].read_data_snp = 0xfc5b20d0
&eth5_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc5b3000
&eth5_udma0->m2s.m2s_q[2].cfg = 0xfc5b3020
&eth5_udma0->m2s.m2s_q[2].status = 0xfc5b3024
&eth5_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc5b3028
&eth5_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc5b302c
&eth5_udma0->m2s.m2s_q[2].tdrl = 0xfc5b3030
&eth5_udma0->m2s.m2s_q[2].tdrhp = 0xfc5b3034
&eth5_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc5b3038
&eth5_udma0->m2s.m2s_q[2].tdrtp = 0xfc5b303c
&eth5_udma0->m2s.m2s_q[2].tdcp = 0xfc5b3040
&eth5_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc5b3044
&eth5_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc5b3048
&eth5_udma0->m2s.m2s_q[2].tcrhp = 0xfc5b304c
&eth5_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc5b3050
&eth5_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc5b3060
&eth5_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc5b3064
&eth5_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc5b3068
&eth5_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc5b306c
&eth5_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc5b3070
&eth5_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc5b3074
&eth5_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc5b3080
&eth5_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc5b3084
&eth5_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc5b3088
&eth5_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc5b308c
&eth5_udma0->m2s.m2s_q[2].comp_cfg = 0xfc5b30a0
&eth5_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc5b30b0
&eth5_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc5b30c0
&eth5_udma0->m2s.m2s_q[2].read_data_snp = 0xfc5b30d0
&eth5_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc5b4000
&eth5_udma0->m2s.m2s_q[3].cfg = 0xfc5b4020
&eth5_udma0->m2s.m2s_q[3].status = 0xfc5b4024
&eth5_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc5b4028
&eth5_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc5b402c
&eth5_udma0->m2s.m2s_q[3].tdrl = 0xfc5b4030
&eth5_udma0->m2s.m2s_q[3].tdrhp = 0xfc5b4034
&eth5_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc5b4038
&eth5_udma0->m2s.m2s_q[3].tdrtp = 0xfc5b403c
&eth5_udma0->m2s.m2s_q[3].tdcp = 0xfc5b4040
&eth5_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc5b4044
&eth5_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc5b4048
&eth5_udma0->m2s.m2s_q[3].tcrhp = 0xfc5b404c
&eth5_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc5b4050
&eth5_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc5b4060
&eth5_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc5b4064
&eth5_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc5b4068
&eth5_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc5b406c
&eth5_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc5b4070
&eth5_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc5b4074
&eth5_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc5b4080
&eth5_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc5b4084
&eth5_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc5b4088
&eth5_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc5b408c
&eth5_udma0->m2s.m2s_q[3].comp_cfg = 0xfc5b40a0
&eth5_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc5b40b0
&eth5_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc5b40c0
&eth5_udma0->m2s.m2s_q[3].read_data_snp = 0xfc5b40d0
&eth5_udma0->m2s.m2s_q[4].desc_pref_cfg = 0xfc5b5000
&eth5_udma0->m2s.m2s_q[4].cfg = 0xfc5b5020
&eth5_udma0->m2s.m2s_q[4].status = 0xfc5b5024
&eth5_udma0->m2s.m2s_q[4].tdrbp_low = 0xfc5b5028
&eth5_udma0->m2s.m2s_q[4].tdrbp_high = 0xfc5b502c
&eth5_udma0->m2s.m2s_q[4].tdrl = 0xfc5b5030
&eth5_udma0->m2s.m2s_q[4].tdrhp = 0xfc5b5034
&eth5_udma0->m2s.m2s_q[4].tdrtp_inc = 0xfc5b5038
&eth5_udma0->m2s.m2s_q[4].tdrtp = 0xfc5b503c
&eth5_udma0->m2s.m2s_q[4].tdcp = 0xfc5b5040
&eth5_udma0->m2s.m2s_q[4].tcrbp_low = 0xfc5b5044
&eth5_udma0->m2s.m2s_q[4].tcrbp_high = 0xfc5b5048
&eth5_udma0->m2s.m2s_q[4].tcrhp = 0xfc5b504c
&eth5_udma0->m2s.m2s_q[4].tcrhp_internal = 0xfc5b5050
&eth5_udma0->m2s.m2s_q[4].rlimit.cfg_1s = 0xfc5b5060
&eth5_udma0->m2s.m2s_q[4].rlimit.cfg_cycle = 0xfc5b5064
&eth5_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_1 = 0xfc5b5068
&eth5_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_2 = 0xfc5b506c
&eth5_udma0->m2s.m2s_q[4].rlimit.sw_ctrl = 0xfc5b5070
&eth5_udma0->m2s.m2s_q[4].rlimit.mask = 0xfc5b5074
&eth5_udma0->m2s.m2s_q[4].dwrr_cfg_1 = 0xfc5b5080
&eth5_udma0->m2s.m2s_q[4].dwrr_cfg_2 = 0xfc5b5084
&eth5_udma0->m2s.m2s_q[4].dwrr_cfg_3 = 0xfc5b5088
&eth5_udma0->m2s.m2s_q[4].dwrr_sw_ctrl = 0xfc5b508c
&eth5_udma0->m2s.m2s_q[4].comp_cfg = 0xfc5b50a0
&eth5_udma0->m2s.m2s_q[4].q_sw_ctrl = 0xfc5b50b0
&eth5_udma0->m2s.m2s_q[4].q_tx_pkt = 0xfc5b50c0
&eth5_udma0->m2s.m2s_q[4].read_data_snp = 0xfc5b50d0
&eth5_udma0->m2s.m2s_q[5].desc_pref_cfg = 0xfc5b6000
&eth5_udma0->m2s.m2s_q[5].cfg = 0xfc5b6020
&eth5_udma0->m2s.m2s_q[5].status = 0xfc5b6024
&eth5_udma0->m2s.m2s_q[5].tdrbp_low = 0xfc5b6028
&eth5_udma0->m2s.m2s_q[5].tdrbp_high = 0xfc5b602c
&eth5_udma0->m2s.m2s_q[5].tdrl = 0xfc5b6030
&eth5_udma0->m2s.m2s_q[5].tdrhp = 0xfc5b6034
&eth5_udma0->m2s.m2s_q[5].tdrtp_inc = 0xfc5b6038
&eth5_udma0->m2s.m2s_q[5].tdrtp = 0xfc5b603c
&eth5_udma0->m2s.m2s_q[5].tdcp = 0xfc5b6040
&eth5_udma0->m2s.m2s_q[5].tcrbp_low = 0xfc5b6044
&eth5_udma0->m2s.m2s_q[5].tcrbp_high = 0xfc5b6048
&eth5_udma0->m2s.m2s_q[5].tcrhp = 0xfc5b604c
&eth5_udma0->m2s.m2s_q[5].tcrhp_internal = 0xfc5b6050
&eth5_udma0->m2s.m2s_q[5].rlimit.cfg_1s = 0xfc5b6060
&eth5_udma0->m2s.m2s_q[5].rlimit.cfg_cycle = 0xfc5b6064
&eth5_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_1 = 0xfc5b6068
&eth5_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_2 = 0xfc5b606c
&eth5_udma0->m2s.m2s_q[5].rlimit.sw_ctrl = 0xfc5b6070
&eth5_udma0->m2s.m2s_q[5].rlimit.mask = 0xfc5b6074
&eth5_udma0->m2s.m2s_q[5].dwrr_cfg_1 = 0xfc5b6080
&eth5_udma0->m2s.m2s_q[5].dwrr_cfg_2 = 0xfc5b6084
&eth5_udma0->m2s.m2s_q[5].dwrr_cfg_3 = 0xfc5b6088
&eth5_udma0->m2s.m2s_q[5].dwrr_sw_ctrl = 0xfc5b608c
&eth5_udma0->m2s.m2s_q[5].comp_cfg = 0xfc5b60a0
&eth5_udma0->m2s.m2s_q[5].q_sw_ctrl = 0xfc5b60b0
&eth5_udma0->m2s.m2s_q[5].q_tx_pkt = 0xfc5b60c0
&eth5_udma0->m2s.m2s_q[5].read_data_snp = 0xfc5b60d0
&eth5_udma0->m2s.m2s_q[6].desc_pref_cfg = 0xfc5b7000
&eth5_udma0->m2s.m2s_q[6].cfg = 0xfc5b7020
&eth5_udma0->m2s.m2s_q[6].status = 0xfc5b7024
&eth5_udma0->m2s.m2s_q[6].tdrbp_low = 0xfc5b7028
&eth5_udma0->m2s.m2s_q[6].tdrbp_high = 0xfc5b702c
&eth5_udma0->m2s.m2s_q[6].tdrl = 0xfc5b7030
&eth5_udma0->m2s.m2s_q[6].tdrhp = 0xfc5b7034
&eth5_udma0->m2s.m2s_q[6].tdrtp_inc = 0xfc5b7038
&eth5_udma0->m2s.m2s_q[6].tdrtp = 0xfc5b703c
&eth5_udma0->m2s.m2s_q[6].tdcp = 0xfc5b7040
&eth5_udma0->m2s.m2s_q[6].tcrbp_low = 0xfc5b7044
&eth5_udma0->m2s.m2s_q[6].tcrbp_high = 0xfc5b7048
&eth5_udma0->m2s.m2s_q[6].tcrhp = 0xfc5b704c
&eth5_udma0->m2s.m2s_q[6].tcrhp_internal = 0xfc5b7050
&eth5_udma0->m2s.m2s_q[6].rlimit.cfg_1s = 0xfc5b7060
&eth5_udma0->m2s.m2s_q[6].rlimit.cfg_cycle = 0xfc5b7064
&eth5_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_1 = 0xfc5b7068
&eth5_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_2 = 0xfc5b706c
&eth5_udma0->m2s.m2s_q[6].rlimit.sw_ctrl = 0xfc5b7070
&eth5_udma0->m2s.m2s_q[6].rlimit.mask = 0xfc5b7074
&eth5_udma0->m2s.m2s_q[6].dwrr_cfg_1 = 0xfc5b7080
&eth5_udma0->m2s.m2s_q[6].dwrr_cfg_2 = 0xfc5b7084
&eth5_udma0->m2s.m2s_q[6].dwrr_cfg_3 = 0xfc5b7088
&eth5_udma0->m2s.m2s_q[6].dwrr_sw_ctrl = 0xfc5b708c
&eth5_udma0->m2s.m2s_q[6].comp_cfg = 0xfc5b70a0
&eth5_udma0->m2s.m2s_q[6].q_sw_ctrl = 0xfc5b70b0
&eth5_udma0->m2s.m2s_q[6].q_tx_pkt = 0xfc5b70c0
&eth5_udma0->m2s.m2s_q[6].read_data_snp = 0xfc5b70d0
&eth5_udma0->m2s.m2s_q[7].desc_pref_cfg = 0xfc5b8000
&eth5_udma0->m2s.m2s_q[7].cfg = 0xfc5b8020
&eth5_udma0->m2s.m2s_q[7].status = 0xfc5b8024
&eth5_udma0->m2s.m2s_q[7].tdrbp_low = 0xfc5b8028
&eth5_udma0->m2s.m2s_q[7].tdrbp_high = 0xfc5b802c
&eth5_udma0->m2s.m2s_q[7].tdrl = 0xfc5b8030
&eth5_udma0->m2s.m2s_q[7].tdrhp = 0xfc5b8034
&eth5_udma0->m2s.m2s_q[7].tdrtp_inc = 0xfc5b8038
&eth5_udma0->m2s.m2s_q[7].tdrtp = 0xfc5b803c
&eth5_udma0->m2s.m2s_q[7].tdcp = 0xfc5b8040
&eth5_udma0->m2s.m2s_q[7].tcrbp_low = 0xfc5b8044
&eth5_udma0->m2s.m2s_q[7].tcrbp_high = 0xfc5b8048
&eth5_udma0->m2s.m2s_q[7].tcrhp = 0xfc5b804c
&eth5_udma0->m2s.m2s_q[7].tcrhp_internal = 0xfc5b8050
&eth5_udma0->m2s.m2s_q[7].rlimit.cfg_1s = 0xfc5b8060
&eth5_udma0->m2s.m2s_q[7].rlimit.cfg_cycle = 0xfc5b8064
&eth5_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_1 = 0xfc5b8068
&eth5_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_2 = 0xfc5b806c
&eth5_udma0->m2s.m2s_q[7].rlimit.sw_ctrl = 0xfc5b8070
&eth5_udma0->m2s.m2s_q[7].rlimit.mask = 0xfc5b8074
&eth5_udma0->m2s.m2s_q[7].dwrr_cfg_1 = 0xfc5b8080
&eth5_udma0->m2s.m2s_q[7].dwrr_cfg_2 = 0xfc5b8084
&eth5_udma0->m2s.m2s_q[7].dwrr_cfg_3 = 0xfc5b8088
&eth5_udma0->m2s.m2s_q[7].dwrr_sw_ctrl = 0xfc5b808c
&eth5_udma0->m2s.m2s_q[7].comp_cfg = 0xfc5b80a0
&eth5_udma0->m2s.m2s_q[7].q_sw_ctrl = 0xfc5b80b0
&eth5_udma0->m2s.m2s_q[7].q_tx_pkt = 0xfc5b80c0
&eth5_udma0->m2s.m2s_q[7].read_data_snp = 0xfc5b80d0
&eth5_udma0->m2s.m2s_q[8].desc_pref_cfg = 0xfc5b9000
&eth5_udma0->m2s.m2s_q[8].cfg = 0xfc5b9020
&eth5_udma0->m2s.m2s_q[8].status = 0xfc5b9024
&eth5_udma0->m2s.m2s_q[8].tdrbp_low = 0xfc5b9028
&eth5_udma0->m2s.m2s_q[8].tdrbp_high = 0xfc5b902c
&eth5_udma0->m2s.m2s_q[8].tdrl = 0xfc5b9030
&eth5_udma0->m2s.m2s_q[8].tdrhp = 0xfc5b9034
&eth5_udma0->m2s.m2s_q[8].tdrtp_inc = 0xfc5b9038
&eth5_udma0->m2s.m2s_q[8].tdrtp = 0xfc5b903c
&eth5_udma0->m2s.m2s_q[8].tdcp = 0xfc5b9040
&eth5_udma0->m2s.m2s_q[8].tcrbp_low = 0xfc5b9044
&eth5_udma0->m2s.m2s_q[8].tcrbp_high = 0xfc5b9048
&eth5_udma0->m2s.m2s_q[8].tcrhp = 0xfc5b904c
&eth5_udma0->m2s.m2s_q[8].tcrhp_internal = 0xfc5b9050
&eth5_udma0->m2s.m2s_q[8].rlimit.cfg_1s = 0xfc5b9060
&eth5_udma0->m2s.m2s_q[8].rlimit.cfg_cycle = 0xfc5b9064
&eth5_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_1 = 0xfc5b9068
&eth5_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_2 = 0xfc5b906c
&eth5_udma0->m2s.m2s_q[8].rlimit.sw_ctrl = 0xfc5b9070
&eth5_udma0->m2s.m2s_q[8].rlimit.mask = 0xfc5b9074
&eth5_udma0->m2s.m2s_q[8].dwrr_cfg_1 = 0xfc5b9080
&eth5_udma0->m2s.m2s_q[8].dwrr_cfg_2 = 0xfc5b9084
&eth5_udma0->m2s.m2s_q[8].dwrr_cfg_3 = 0xfc5b9088
&eth5_udma0->m2s.m2s_q[8].dwrr_sw_ctrl = 0xfc5b908c
&eth5_udma0->m2s.m2s_q[8].comp_cfg = 0xfc5b90a0
&eth5_udma0->m2s.m2s_q[8].q_sw_ctrl = 0xfc5b90b0
&eth5_udma0->m2s.m2s_q[8].q_tx_pkt = 0xfc5b90c0
&eth5_udma0->m2s.m2s_q[8].read_data_snp = 0xfc5b90d0
&eth5_udma0->m2s.m2s_q[9].desc_pref_cfg = 0xfc5ba000
&eth5_udma0->m2s.m2s_q[9].cfg = 0xfc5ba020
&eth5_udma0->m2s.m2s_q[9].status = 0xfc5ba024
&eth5_udma0->m2s.m2s_q[9].tdrbp_low = 0xfc5ba028
&eth5_udma0->m2s.m2s_q[9].tdrbp_high = 0xfc5ba02c
&eth5_udma0->m2s.m2s_q[9].tdrl = 0xfc5ba030
&eth5_udma0->m2s.m2s_q[9].tdrhp = 0xfc5ba034
&eth5_udma0->m2s.m2s_q[9].tdrtp_inc = 0xfc5ba038
&eth5_udma0->m2s.m2s_q[9].tdrtp = 0xfc5ba03c
&eth5_udma0->m2s.m2s_q[9].tdcp = 0xfc5ba040
&eth5_udma0->m2s.m2s_q[9].tcrbp_low = 0xfc5ba044
&eth5_udma0->m2s.m2s_q[9].tcrbp_high = 0xfc5ba048
&eth5_udma0->m2s.m2s_q[9].tcrhp = 0xfc5ba04c
&eth5_udma0->m2s.m2s_q[9].tcrhp_internal = 0xfc5ba050
&eth5_udma0->m2s.m2s_q[9].rlimit.cfg_1s = 0xfc5ba060
&eth5_udma0->m2s.m2s_q[9].rlimit.cfg_cycle = 0xfc5ba064
&eth5_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_1 = 0xfc5ba068
&eth5_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_2 = 0xfc5ba06c
&eth5_udma0->m2s.m2s_q[9].rlimit.sw_ctrl = 0xfc5ba070
&eth5_udma0->m2s.m2s_q[9].rlimit.mask = 0xfc5ba074
&eth5_udma0->m2s.m2s_q[9].dwrr_cfg_1 = 0xfc5ba080
&eth5_udma0->m2s.m2s_q[9].dwrr_cfg_2 = 0xfc5ba084
&eth5_udma0->m2s.m2s_q[9].dwrr_cfg_3 = 0xfc5ba088
&eth5_udma0->m2s.m2s_q[9].dwrr_sw_ctrl = 0xfc5ba08c
&eth5_udma0->m2s.m2s_q[9].comp_cfg = 0xfc5ba0a0
&eth5_udma0->m2s.m2s_q[9].q_sw_ctrl = 0xfc5ba0b0
&eth5_udma0->m2s.m2s_q[9].q_tx_pkt = 0xfc5ba0c0
&eth5_udma0->m2s.m2s_q[9].read_data_snp = 0xfc5ba0d0
&eth5_udma0->m2s.m2s_q[10].desc_pref_cfg = 0xfc5bb000
&eth5_udma0->m2s.m2s_q[10].cfg = 0xfc5bb020
&eth5_udma0->m2s.m2s_q[10].status = 0xfc5bb024
&eth5_udma0->m2s.m2s_q[10].tdrbp_low = 0xfc5bb028
&eth5_udma0->m2s.m2s_q[10].tdrbp_high = 0xfc5bb02c
&eth5_udma0->m2s.m2s_q[10].tdrl = 0xfc5bb030
&eth5_udma0->m2s.m2s_q[10].tdrhp = 0xfc5bb034
&eth5_udma0->m2s.m2s_q[10].tdrtp_inc = 0xfc5bb038
&eth5_udma0->m2s.m2s_q[10].tdrtp = 0xfc5bb03c
&eth5_udma0->m2s.m2s_q[10].tdcp = 0xfc5bb040
&eth5_udma0->m2s.m2s_q[10].tcrbp_low = 0xfc5bb044
&eth5_udma0->m2s.m2s_q[10].tcrbp_high = 0xfc5bb048
&eth5_udma0->m2s.m2s_q[10].tcrhp = 0xfc5bb04c
&eth5_udma0->m2s.m2s_q[10].tcrhp_internal = 0xfc5bb050
&eth5_udma0->m2s.m2s_q[10].rlimit.cfg_1s = 0xfc5bb060
&eth5_udma0->m2s.m2s_q[10].rlimit.cfg_cycle = 0xfc5bb064
&eth5_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_1 = 0xfc5bb068
&eth5_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_2 = 0xfc5bb06c
&eth5_udma0->m2s.m2s_q[10].rlimit.sw_ctrl = 0xfc5bb070
&eth5_udma0->m2s.m2s_q[10].rlimit.mask = 0xfc5bb074
&eth5_udma0->m2s.m2s_q[10].dwrr_cfg_1 = 0xfc5bb080
&eth5_udma0->m2s.m2s_q[10].dwrr_cfg_2 = 0xfc5bb084
&eth5_udma0->m2s.m2s_q[10].dwrr_cfg_3 = 0xfc5bb088
&eth5_udma0->m2s.m2s_q[10].dwrr_sw_ctrl = 0xfc5bb08c
&eth5_udma0->m2s.m2s_q[10].comp_cfg = 0xfc5bb0a0
&eth5_udma0->m2s.m2s_q[10].q_sw_ctrl = 0xfc5bb0b0
&eth5_udma0->m2s.m2s_q[10].q_tx_pkt = 0xfc5bb0c0
&eth5_udma0->m2s.m2s_q[10].read_data_snp = 0xfc5bb0d0
&eth5_udma0->m2s.m2s_q[11].desc_pref_cfg = 0xfc5bc000
&eth5_udma0->m2s.m2s_q[11].cfg = 0xfc5bc020
&eth5_udma0->m2s.m2s_q[11].status = 0xfc5bc024
&eth5_udma0->m2s.m2s_q[11].tdrbp_low = 0xfc5bc028
&eth5_udma0->m2s.m2s_q[11].tdrbp_high = 0xfc5bc02c
&eth5_udma0->m2s.m2s_q[11].tdrl = 0xfc5bc030
&eth5_udma0->m2s.m2s_q[11].tdrhp = 0xfc5bc034
&eth5_udma0->m2s.m2s_q[11].tdrtp_inc = 0xfc5bc038
&eth5_udma0->m2s.m2s_q[11].tdrtp = 0xfc5bc03c
&eth5_udma0->m2s.m2s_q[11].tdcp = 0xfc5bc040
&eth5_udma0->m2s.m2s_q[11].tcrbp_low = 0xfc5bc044
&eth5_udma0->m2s.m2s_q[11].tcrbp_high = 0xfc5bc048
&eth5_udma0->m2s.m2s_q[11].tcrhp = 0xfc5bc04c
&eth5_udma0->m2s.m2s_q[11].tcrhp_internal = 0xfc5bc050
&eth5_udma0->m2s.m2s_q[11].rlimit.cfg_1s = 0xfc5bc060
&eth5_udma0->m2s.m2s_q[11].rlimit.cfg_cycle = 0xfc5bc064
&eth5_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_1 = 0xfc5bc068
&eth5_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_2 = 0xfc5bc06c
&eth5_udma0->m2s.m2s_q[11].rlimit.sw_ctrl = 0xfc5bc070
&eth5_udma0->m2s.m2s_q[11].rlimit.mask = 0xfc5bc074
&eth5_udma0->m2s.m2s_q[11].dwrr_cfg_1 = 0xfc5bc080
&eth5_udma0->m2s.m2s_q[11].dwrr_cfg_2 = 0xfc5bc084
&eth5_udma0->m2s.m2s_q[11].dwrr_cfg_3 = 0xfc5bc088
&eth5_udma0->m2s.m2s_q[11].dwrr_sw_ctrl = 0xfc5bc08c
&eth5_udma0->m2s.m2s_q[11].comp_cfg = 0xfc5bc0a0
&eth5_udma0->m2s.m2s_q[11].q_sw_ctrl = 0xfc5bc0b0
&eth5_udma0->m2s.m2s_q[11].q_tx_pkt = 0xfc5bc0c0
&eth5_udma0->m2s.m2s_q[11].read_data_snp = 0xfc5bc0d0
&eth5_udma0->m2s.m2s_q[12].desc_pref_cfg = 0xfc5bd000
&eth5_udma0->m2s.m2s_q[12].cfg = 0xfc5bd020
&eth5_udma0->m2s.m2s_q[12].status = 0xfc5bd024
&eth5_udma0->m2s.m2s_q[12].tdrbp_low = 0xfc5bd028
&eth5_udma0->m2s.m2s_q[12].tdrbp_high = 0xfc5bd02c
&eth5_udma0->m2s.m2s_q[12].tdrl = 0xfc5bd030
&eth5_udma0->m2s.m2s_q[12].tdrhp = 0xfc5bd034
&eth5_udma0->m2s.m2s_q[12].tdrtp_inc = 0xfc5bd038
&eth5_udma0->m2s.m2s_q[12].tdrtp = 0xfc5bd03c
&eth5_udma0->m2s.m2s_q[12].tdcp = 0xfc5bd040
&eth5_udma0->m2s.m2s_q[12].tcrbp_low = 0xfc5bd044
&eth5_udma0->m2s.m2s_q[12].tcrbp_high = 0xfc5bd048
&eth5_udma0->m2s.m2s_q[12].tcrhp = 0xfc5bd04c
&eth5_udma0->m2s.m2s_q[12].tcrhp_internal = 0xfc5bd050
&eth5_udma0->m2s.m2s_q[12].rlimit.cfg_1s = 0xfc5bd060
&eth5_udma0->m2s.m2s_q[12].rlimit.cfg_cycle = 0xfc5bd064
&eth5_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_1 = 0xfc5bd068
&eth5_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_2 = 0xfc5bd06c
&eth5_udma0->m2s.m2s_q[12].rlimit.sw_ctrl = 0xfc5bd070
&eth5_udma0->m2s.m2s_q[12].rlimit.mask = 0xfc5bd074
&eth5_udma0->m2s.m2s_q[12].dwrr_cfg_1 = 0xfc5bd080
&eth5_udma0->m2s.m2s_q[12].dwrr_cfg_2 = 0xfc5bd084
&eth5_udma0->m2s.m2s_q[12].dwrr_cfg_3 = 0xfc5bd088
&eth5_udma0->m2s.m2s_q[12].dwrr_sw_ctrl = 0xfc5bd08c
&eth5_udma0->m2s.m2s_q[12].comp_cfg = 0xfc5bd0a0
&eth5_udma0->m2s.m2s_q[12].q_sw_ctrl = 0xfc5bd0b0
&eth5_udma0->m2s.m2s_q[12].q_tx_pkt = 0xfc5bd0c0
&eth5_udma0->m2s.m2s_q[12].read_data_snp = 0xfc5bd0d0
&eth5_udma0->m2s.m2s_q[13].desc_pref_cfg = 0xfc5be000
&eth5_udma0->m2s.m2s_q[13].cfg = 0xfc5be020
&eth5_udma0->m2s.m2s_q[13].status = 0xfc5be024
&eth5_udma0->m2s.m2s_q[13].tdrbp_low = 0xfc5be028
&eth5_udma0->m2s.m2s_q[13].tdrbp_high = 0xfc5be02c
&eth5_udma0->m2s.m2s_q[13].tdrl = 0xfc5be030
&eth5_udma0->m2s.m2s_q[13].tdrhp = 0xfc5be034
&eth5_udma0->m2s.m2s_q[13].tdrtp_inc = 0xfc5be038
&eth5_udma0->m2s.m2s_q[13].tdrtp = 0xfc5be03c
&eth5_udma0->m2s.m2s_q[13].tdcp = 0xfc5be040
&eth5_udma0->m2s.m2s_q[13].tcrbp_low = 0xfc5be044
&eth5_udma0->m2s.m2s_q[13].tcrbp_high = 0xfc5be048
&eth5_udma0->m2s.m2s_q[13].tcrhp = 0xfc5be04c
&eth5_udma0->m2s.m2s_q[13].tcrhp_internal = 0xfc5be050
&eth5_udma0->m2s.m2s_q[13].rlimit.cfg_1s = 0xfc5be060
&eth5_udma0->m2s.m2s_q[13].rlimit.cfg_cycle = 0xfc5be064
&eth5_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_1 = 0xfc5be068
&eth5_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_2 = 0xfc5be06c
&eth5_udma0->m2s.m2s_q[13].rlimit.sw_ctrl = 0xfc5be070
&eth5_udma0->m2s.m2s_q[13].rlimit.mask = 0xfc5be074
&eth5_udma0->m2s.m2s_q[13].dwrr_cfg_1 = 0xfc5be080
&eth5_udma0->m2s.m2s_q[13].dwrr_cfg_2 = 0xfc5be084
&eth5_udma0->m2s.m2s_q[13].dwrr_cfg_3 = 0xfc5be088
&eth5_udma0->m2s.m2s_q[13].dwrr_sw_ctrl = 0xfc5be08c
&eth5_udma0->m2s.m2s_q[13].comp_cfg = 0xfc5be0a0
&eth5_udma0->m2s.m2s_q[13].q_sw_ctrl = 0xfc5be0b0
&eth5_udma0->m2s.m2s_q[13].q_tx_pkt = 0xfc5be0c0
&eth5_udma0->m2s.m2s_q[13].read_data_snp = 0xfc5be0d0
&eth5_udma0->m2s.m2s_q[14].desc_pref_cfg = 0xfc5bf000
&eth5_udma0->m2s.m2s_q[14].cfg = 0xfc5bf020
&eth5_udma0->m2s.m2s_q[14].status = 0xfc5bf024
&eth5_udma0->m2s.m2s_q[14].tdrbp_low = 0xfc5bf028
&eth5_udma0->m2s.m2s_q[14].tdrbp_high = 0xfc5bf02c
&eth5_udma0->m2s.m2s_q[14].tdrl = 0xfc5bf030
&eth5_udma0->m2s.m2s_q[14].tdrhp = 0xfc5bf034
&eth5_udma0->m2s.m2s_q[14].tdrtp_inc = 0xfc5bf038
&eth5_udma0->m2s.m2s_q[14].tdrtp = 0xfc5bf03c
&eth5_udma0->m2s.m2s_q[14].tdcp = 0xfc5bf040
&eth5_udma0->m2s.m2s_q[14].tcrbp_low = 0xfc5bf044
&eth5_udma0->m2s.m2s_q[14].tcrbp_high = 0xfc5bf048
&eth5_udma0->m2s.m2s_q[14].tcrhp = 0xfc5bf04c
&eth5_udma0->m2s.m2s_q[14].tcrhp_internal = 0xfc5bf050
&eth5_udma0->m2s.m2s_q[14].rlimit.cfg_1s = 0xfc5bf060
&eth5_udma0->m2s.m2s_q[14].rlimit.cfg_cycle = 0xfc5bf064
&eth5_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_1 = 0xfc5bf068
&eth5_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_2 = 0xfc5bf06c
&eth5_udma0->m2s.m2s_q[14].rlimit.sw_ctrl = 0xfc5bf070
&eth5_udma0->m2s.m2s_q[14].rlimit.mask = 0xfc5bf074
&eth5_udma0->m2s.m2s_q[14].dwrr_cfg_1 = 0xfc5bf080
&eth5_udma0->m2s.m2s_q[14].dwrr_cfg_2 = 0xfc5bf084
&eth5_udma0->m2s.m2s_q[14].dwrr_cfg_3 = 0xfc5bf088
&eth5_udma0->m2s.m2s_q[14].dwrr_sw_ctrl = 0xfc5bf08c
&eth5_udma0->m2s.m2s_q[14].comp_cfg = 0xfc5bf0a0
&eth5_udma0->m2s.m2s_q[14].q_sw_ctrl = 0xfc5bf0b0
&eth5_udma0->m2s.m2s_q[14].q_tx_pkt = 0xfc5bf0c0
&eth5_udma0->m2s.m2s_q[14].read_data_snp = 0xfc5bf0d0
&eth5_udma0->m2s.m2s_q[15].desc_pref_cfg = 0xfc5c0000
&eth5_udma0->m2s.m2s_q[15].cfg = 0xfc5c0020
&eth5_udma0->m2s.m2s_q[15].status = 0xfc5c0024
&eth5_udma0->m2s.m2s_q[15].tdrbp_low = 0xfc5c0028
&eth5_udma0->m2s.m2s_q[15].tdrbp_high = 0xfc5c002c
&eth5_udma0->m2s.m2s_q[15].tdrl = 0xfc5c0030
&eth5_udma0->m2s.m2s_q[15].tdrhp = 0xfc5c0034
&eth5_udma0->m2s.m2s_q[15].tdrtp_inc = 0xfc5c0038
&eth5_udma0->m2s.m2s_q[15].tdrtp = 0xfc5c003c
&eth5_udma0->m2s.m2s_q[15].tdcp = 0xfc5c0040
&eth5_udma0->m2s.m2s_q[15].tcrbp_low = 0xfc5c0044
&eth5_udma0->m2s.m2s_q[15].tcrbp_high = 0xfc5c0048
&eth5_udma0->m2s.m2s_q[15].tcrhp = 0xfc5c004c
&eth5_udma0->m2s.m2s_q[15].tcrhp_internal = 0xfc5c0050
&eth5_udma0->m2s.m2s_q[15].rlimit.cfg_1s = 0xfc5c0060
&eth5_udma0->m2s.m2s_q[15].rlimit.cfg_cycle = 0xfc5c0064
&eth5_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_1 = 0xfc5c0068
&eth5_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_2 = 0xfc5c006c
&eth5_udma0->m2s.m2s_q[15].rlimit.sw_ctrl = 0xfc5c0070
&eth5_udma0->m2s.m2s_q[15].rlimit.mask = 0xfc5c0074
&eth5_udma0->m2s.m2s_q[15].dwrr_cfg_1 = 0xfc5c0080
&eth5_udma0->m2s.m2s_q[15].dwrr_cfg_2 = 0xfc5c0084
&eth5_udma0->m2s.m2s_q[15].dwrr_cfg_3 = 0xfc5c0088
&eth5_udma0->m2s.m2s_q[15].dwrr_sw_ctrl = 0xfc5c008c
&eth5_udma0->m2s.m2s_q[15].comp_cfg = 0xfc5c00a0
&eth5_udma0->m2s.m2s_q[15].q_sw_ctrl = 0xfc5c00b0
&eth5_udma0->m2s.m2s_q[15].q_tx_pkt = 0xfc5c00c0
&eth5_udma0->m2s.m2s_q[15].read_data_snp = 0xfc5c00d0
&eth5_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc5d0100
&eth5_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc5d0104
&eth5_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc5d0108
&eth5_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc5d010c
&eth5_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc5d0110
&eth5_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc5d0114
&eth5_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc5d0118
&eth5_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc5d011c
&eth5_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc5d0120
&eth5_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc5d0124
&eth5_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc5d0128
&eth5_udma0->s2m.s2m.state = 0xfc5d0200
&eth5_udma0->s2m.s2m.change_state = 0xfc5d0204
&eth5_udma0->s2m.s2m.err_log_mask = 0xfc5d020c
&eth5_udma0->s2m.s2m.log_0 = 0xfc5d0214
&eth5_udma0->s2m.s2m.log_1 = 0xfc5d0218
&eth5_udma0->s2m.s2m.log_2 = 0xfc5d021c
&eth5_udma0->s2m.s2m.log_3 = 0xfc5d0220
&eth5_udma0->s2m.s2m.clear_err_log = 0xfc5d0224
&eth5_udma0->s2m.s2m.s_data_fifo_status = 0xfc5d0228
&eth5_udma0->s2m.s2m.s_header_fifo_status = 0xfc5d022c
&eth5_udma0->s2m.s2m.axi_data_fifo_status = 0xfc5d0230
&eth5_udma0->s2m.s2m.unack_fifo_status = 0xfc5d0234
&eth5_udma0->s2m.s2m.indirect_ctrl = 0xfc5d0238
&eth5_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc5d023c
&eth5_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc5d0240
&eth5_udma0->s2m.s2m.clear_ctrl = 0xfc5d0244
&eth5_udma0->s2m.s2m.check_en = 0xfc5d0248
&eth5_udma0->s2m.s2m.fifo_en = 0xfc5d024c
&eth5_udma0->s2m.s2m.stream_cfg = 0xfc5d0250
&eth5_udma0->s2m.s2m.pref_queue_en = 0xfc5d0254
&eth5_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc5d0300
&eth5_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc5d0304
&eth5_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc5d0308
&eth5_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc5d030c
&eth5_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc5d0340
&eth5_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc5d0344
&eth5_udma0->s2m.s2m_comp.cfg_1c = 0xfc5d0380
&eth5_udma0->s2m.s2m_comp.cfg_2c = 0xfc5d0384
&eth5_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc5d038c
&eth5_udma0->s2m.s2m_stat.drop_pkt = 0xfc5d0504
&eth5_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc5d0508
&eth5_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc5d050c
&eth5_udma0->s2m.s2m_stat.prefed_desc = 0xfc5d0510
&eth5_udma0->s2m.s2m_stat.comp_pkt = 0xfc5d0514
&eth5_udma0->s2m.s2m_stat.comp_desc = 0xfc5d0518
&eth5_udma0->s2m.s2m_stat.ack_pkts = 0xfc5d051c
&eth5_udma0->s2m.s2m_feature.reg_1 = 0xfc5d0600
&eth5_udma0->s2m.s2m_feature.reg_2 = 0xfc5d0604
&eth5_udma0->s2m.s2m_feature.reg_3 = 0xfc5d0608
&eth5_udma0->s2m.s2m_feature.reg_4 = 0xfc5d060c
&eth5_udma0->s2m.s2m_feature.reg_5 = 0xfc5d0610
&eth5_udma0->s2m.s2m_feature.reg_6 = 0xfc5d0614
&eth5_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc5d1000
&eth5_udma0->s2m.s2m_q[0].cfg = 0xfc5d1020
&eth5_udma0->s2m.s2m_q[0].status = 0xfc5d1024
&eth5_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc5d1028
&eth5_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc5d102c
&eth5_udma0->s2m.s2m_q[0].rdrl = 0xfc5d1030
&eth5_udma0->s2m.s2m_q[0].rdrhp = 0xfc5d1034
&eth5_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc5d1038
&eth5_udma0->s2m.s2m_q[0].rdrtp = 0xfc5d103c
&eth5_udma0->s2m.s2m_q[0].rdcp = 0xfc5d1040
&eth5_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc5d1044
&eth5_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc5d1048
&eth5_udma0->s2m.s2m_q[0].rcrhp = 0xfc5d104c
&eth5_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc5d1050
&eth5_udma0->s2m.s2m_q[0].comp_cfg = 0xfc5d1054
&eth5_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc5d1058
&eth5_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc5d105c
&eth5_udma0->s2m.s2m_q[0].qos_cfg = 0xfc5d1060
&eth5_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc5d1064
&eth5_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc5d1068
&eth5_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc5d2000
&eth5_udma0->s2m.s2m_q[1].cfg = 0xfc5d2020
&eth5_udma0->s2m.s2m_q[1].status = 0xfc5d2024
&eth5_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc5d2028
&eth5_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc5d202c
&eth5_udma0->s2m.s2m_q[1].rdrl = 0xfc5d2030
&eth5_udma0->s2m.s2m_q[1].rdrhp = 0xfc5d2034
&eth5_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc5d2038
&eth5_udma0->s2m.s2m_q[1].rdrtp = 0xfc5d203c
&eth5_udma0->s2m.s2m_q[1].rdcp = 0xfc5d2040
&eth5_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc5d2044
&eth5_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc5d2048
&eth5_udma0->s2m.s2m_q[1].rcrhp = 0xfc5d204c
&eth5_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc5d2050
&eth5_udma0->s2m.s2m_q[1].comp_cfg = 0xfc5d2054
&eth5_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc5d2058
&eth5_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc5d205c
&eth5_udma0->s2m.s2m_q[1].qos_cfg = 0xfc5d2060
&eth5_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc5d2064
&eth5_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc5d2068
&eth5_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc5d3000
&eth5_udma0->s2m.s2m_q[2].cfg = 0xfc5d3020
&eth5_udma0->s2m.s2m_q[2].status = 0xfc5d3024
&eth5_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc5d3028
&eth5_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc5d302c
&eth5_udma0->s2m.s2m_q[2].rdrl = 0xfc5d3030
&eth5_udma0->s2m.s2m_q[2].rdrhp = 0xfc5d3034
&eth5_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc5d3038
&eth5_udma0->s2m.s2m_q[2].rdrtp = 0xfc5d303c
&eth5_udma0->s2m.s2m_q[2].rdcp = 0xfc5d3040
&eth5_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc5d3044
&eth5_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc5d3048
&eth5_udma0->s2m.s2m_q[2].rcrhp = 0xfc5d304c
&eth5_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc5d3050
&eth5_udma0->s2m.s2m_q[2].comp_cfg = 0xfc5d3054
&eth5_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc5d3058
&eth5_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc5d305c
&eth5_udma0->s2m.s2m_q[2].qos_cfg = 0xfc5d3060
&eth5_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc5d3064
&eth5_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc5d3068
&eth5_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc5d4000
&eth5_udma0->s2m.s2m_q[3].cfg = 0xfc5d4020
&eth5_udma0->s2m.s2m_q[3].status = 0xfc5d4024
&eth5_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc5d4028
&eth5_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc5d402c
&eth5_udma0->s2m.s2m_q[3].rdrl = 0xfc5d4030
&eth5_udma0->s2m.s2m_q[3].rdrhp = 0xfc5d4034
&eth5_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc5d4038
&eth5_udma0->s2m.s2m_q[3].rdrtp = 0xfc5d403c
&eth5_udma0->s2m.s2m_q[3].rdcp = 0xfc5d4040
&eth5_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc5d4044
&eth5_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc5d4048
&eth5_udma0->s2m.s2m_q[3].rcrhp = 0xfc5d404c
&eth5_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc5d4050
&eth5_udma0->s2m.s2m_q[3].comp_cfg = 0xfc5d4054
&eth5_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc5d4058
&eth5_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc5d405c
&eth5_udma0->s2m.s2m_q[3].qos_cfg = 0xfc5d4060
&eth5_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc5d4064
&eth5_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc5d4068
&eth5_udma0->s2m.s2m_q[4].desc_pref_cfg = 0xfc5d5000
&eth5_udma0->s2m.s2m_q[4].cfg = 0xfc5d5020
&eth5_udma0->s2m.s2m_q[4].status = 0xfc5d5024
&eth5_udma0->s2m.s2m_q[4].rdrbp_low = 0xfc5d5028
&eth5_udma0->s2m.s2m_q[4].rdrbp_high = 0xfc5d502c
&eth5_udma0->s2m.s2m_q[4].rdrl = 0xfc5d5030
&eth5_udma0->s2m.s2m_q[4].rdrhp = 0xfc5d5034
&eth5_udma0->s2m.s2m_q[4].rdrtp_inc = 0xfc5d5038
&eth5_udma0->s2m.s2m_q[4].rdrtp = 0xfc5d503c
&eth5_udma0->s2m.s2m_q[4].rdcp = 0xfc5d5040
&eth5_udma0->s2m.s2m_q[4].rcrbp_low = 0xfc5d5044
&eth5_udma0->s2m.s2m_q[4].rcrbp_high = 0xfc5d5048
&eth5_udma0->s2m.s2m_q[4].rcrhp = 0xfc5d504c
&eth5_udma0->s2m.s2m_q[4].rcrhp_internal = 0xfc5d5050
&eth5_udma0->s2m.s2m_q[4].comp_cfg = 0xfc5d5054
&eth5_udma0->s2m.s2m_q[4].comp_cfg_2 = 0xfc5d5058
&eth5_udma0->s2m.s2m_q[4].pkt_cfg = 0xfc5d505c
&eth5_udma0->s2m.s2m_q[4].qos_cfg = 0xfc5d5060
&eth5_udma0->s2m.s2m_q[4].q_sw_ctrl = 0xfc5d5064
&eth5_udma0->s2m.s2m_q[4].q_rx_pkt = 0xfc5d5068
&eth5_udma0->s2m.s2m_q[5].desc_pref_cfg = 0xfc5d6000
&eth5_udma0->s2m.s2m_q[5].cfg = 0xfc5d6020
&eth5_udma0->s2m.s2m_q[5].status = 0xfc5d6024
&eth5_udma0->s2m.s2m_q[5].rdrbp_low = 0xfc5d6028
&eth5_udma0->s2m.s2m_q[5].rdrbp_high = 0xfc5d602c
&eth5_udma0->s2m.s2m_q[5].rdrl = 0xfc5d6030
&eth5_udma0->s2m.s2m_q[5].rdrhp = 0xfc5d6034
&eth5_udma0->s2m.s2m_q[5].rdrtp_inc = 0xfc5d6038
&eth5_udma0->s2m.s2m_q[5].rdrtp = 0xfc5d603c
&eth5_udma0->s2m.s2m_q[5].rdcp = 0xfc5d6040
&eth5_udma0->s2m.s2m_q[5].rcrbp_low = 0xfc5d6044
&eth5_udma0->s2m.s2m_q[5].rcrbp_high = 0xfc5d6048
&eth5_udma0->s2m.s2m_q[5].rcrhp = 0xfc5d604c
&eth5_udma0->s2m.s2m_q[5].rcrhp_internal = 0xfc5d6050
&eth5_udma0->s2m.s2m_q[5].comp_cfg = 0xfc5d6054
&eth5_udma0->s2m.s2m_q[5].comp_cfg_2 = 0xfc5d6058
&eth5_udma0->s2m.s2m_q[5].pkt_cfg = 0xfc5d605c
&eth5_udma0->s2m.s2m_q[5].qos_cfg = 0xfc5d6060
&eth5_udma0->s2m.s2m_q[5].q_sw_ctrl = 0xfc5d6064
&eth5_udma0->s2m.s2m_q[5].q_rx_pkt = 0xfc5d6068
&eth5_udma0->s2m.s2m_q[6].desc_pref_cfg = 0xfc5d7000
&eth5_udma0->s2m.s2m_q[6].cfg = 0xfc5d7020
&eth5_udma0->s2m.s2m_q[6].status = 0xfc5d7024
&eth5_udma0->s2m.s2m_q[6].rdrbp_low = 0xfc5d7028
&eth5_udma0->s2m.s2m_q[6].rdrbp_high = 0xfc5d702c
&eth5_udma0->s2m.s2m_q[6].rdrl = 0xfc5d7030
&eth5_udma0->s2m.s2m_q[6].rdrhp = 0xfc5d7034
&eth5_udma0->s2m.s2m_q[6].rdrtp_inc = 0xfc5d7038
&eth5_udma0->s2m.s2m_q[6].rdrtp = 0xfc5d703c
&eth5_udma0->s2m.s2m_q[6].rdcp = 0xfc5d7040
&eth5_udma0->s2m.s2m_q[6].rcrbp_low = 0xfc5d7044
&eth5_udma0->s2m.s2m_q[6].rcrbp_high = 0xfc5d7048
&eth5_udma0->s2m.s2m_q[6].rcrhp = 0xfc5d704c
&eth5_udma0->s2m.s2m_q[6].rcrhp_internal = 0xfc5d7050
&eth5_udma0->s2m.s2m_q[6].comp_cfg = 0xfc5d7054
&eth5_udma0->s2m.s2m_q[6].comp_cfg_2 = 0xfc5d7058
&eth5_udma0->s2m.s2m_q[6].pkt_cfg = 0xfc5d705c
&eth5_udma0->s2m.s2m_q[6].qos_cfg = 0xfc5d7060
&eth5_udma0->s2m.s2m_q[6].q_sw_ctrl = 0xfc5d7064
&eth5_udma0->s2m.s2m_q[6].q_rx_pkt = 0xfc5d7068
&eth5_udma0->s2m.s2m_q[7].desc_pref_cfg = 0xfc5d8000
&eth5_udma0->s2m.s2m_q[7].cfg = 0xfc5d8020
&eth5_udma0->s2m.s2m_q[7].status = 0xfc5d8024
&eth5_udma0->s2m.s2m_q[7].rdrbp_low = 0xfc5d8028
&eth5_udma0->s2m.s2m_q[7].rdrbp_high = 0xfc5d802c
&eth5_udma0->s2m.s2m_q[7].rdrl = 0xfc5d8030
&eth5_udma0->s2m.s2m_q[7].rdrhp = 0xfc5d8034
&eth5_udma0->s2m.s2m_q[7].rdrtp_inc = 0xfc5d8038
&eth5_udma0->s2m.s2m_q[7].rdrtp = 0xfc5d803c
&eth5_udma0->s2m.s2m_q[7].rdcp = 0xfc5d8040
&eth5_udma0->s2m.s2m_q[7].rcrbp_low = 0xfc5d8044
&eth5_udma0->s2m.s2m_q[7].rcrbp_high = 0xfc5d8048
&eth5_udma0->s2m.s2m_q[7].rcrhp = 0xfc5d804c
&eth5_udma0->s2m.s2m_q[7].rcrhp_internal = 0xfc5d8050
&eth5_udma0->s2m.s2m_q[7].comp_cfg = 0xfc5d8054
&eth5_udma0->s2m.s2m_q[7].comp_cfg_2 = 0xfc5d8058
&eth5_udma0->s2m.s2m_q[7].pkt_cfg = 0xfc5d805c
&eth5_udma0->s2m.s2m_q[7].qos_cfg = 0xfc5d8060
&eth5_udma0->s2m.s2m_q[7].q_sw_ctrl = 0xfc5d8064
&eth5_udma0->s2m.s2m_q[7].q_rx_pkt = 0xfc5d8068
&eth5_udma0->s2m.s2m_q[8].desc_pref_cfg = 0xfc5d9000
&eth5_udma0->s2m.s2m_q[8].cfg = 0xfc5d9020
&eth5_udma0->s2m.s2m_q[8].status = 0xfc5d9024
&eth5_udma0->s2m.s2m_q[8].rdrbp_low = 0xfc5d9028
&eth5_udma0->s2m.s2m_q[8].rdrbp_high = 0xfc5d902c
&eth5_udma0->s2m.s2m_q[8].rdrl = 0xfc5d9030
&eth5_udma0->s2m.s2m_q[8].rdrhp = 0xfc5d9034
&eth5_udma0->s2m.s2m_q[8].rdrtp_inc = 0xfc5d9038
&eth5_udma0->s2m.s2m_q[8].rdrtp = 0xfc5d903c
&eth5_udma0->s2m.s2m_q[8].rdcp = 0xfc5d9040
&eth5_udma0->s2m.s2m_q[8].rcrbp_low = 0xfc5d9044
&eth5_udma0->s2m.s2m_q[8].rcrbp_high = 0xfc5d9048
&eth5_udma0->s2m.s2m_q[8].rcrhp = 0xfc5d904c
&eth5_udma0->s2m.s2m_q[8].rcrhp_internal = 0xfc5d9050
&eth5_udma0->s2m.s2m_q[8].comp_cfg = 0xfc5d9054
&eth5_udma0->s2m.s2m_q[8].comp_cfg_2 = 0xfc5d9058
&eth5_udma0->s2m.s2m_q[8].pkt_cfg = 0xfc5d905c
&eth5_udma0->s2m.s2m_q[8].qos_cfg = 0xfc5d9060
&eth5_udma0->s2m.s2m_q[8].q_sw_ctrl = 0xfc5d9064
&eth5_udma0->s2m.s2m_q[8].q_rx_pkt = 0xfc5d9068
&eth5_udma0->s2m.s2m_q[9].desc_pref_cfg = 0xfc5da000
&eth5_udma0->s2m.s2m_q[9].cfg = 0xfc5da020
&eth5_udma0->s2m.s2m_q[9].status = 0xfc5da024
&eth5_udma0->s2m.s2m_q[9].rdrbp_low = 0xfc5da028
&eth5_udma0->s2m.s2m_q[9].rdrbp_high = 0xfc5da02c
&eth5_udma0->s2m.s2m_q[9].rdrl = 0xfc5da030
&eth5_udma0->s2m.s2m_q[9].rdrhp = 0xfc5da034
&eth5_udma0->s2m.s2m_q[9].rdrtp_inc = 0xfc5da038
&eth5_udma0->s2m.s2m_q[9].rdrtp = 0xfc5da03c
&eth5_udma0->s2m.s2m_q[9].rdcp = 0xfc5da040
&eth5_udma0->s2m.s2m_q[9].rcrbp_low = 0xfc5da044
&eth5_udma0->s2m.s2m_q[9].rcrbp_high = 0xfc5da048
&eth5_udma0->s2m.s2m_q[9].rcrhp = 0xfc5da04c
&eth5_udma0->s2m.s2m_q[9].rcrhp_internal = 0xfc5da050
&eth5_udma0->s2m.s2m_q[9].comp_cfg = 0xfc5da054
&eth5_udma0->s2m.s2m_q[9].comp_cfg_2 = 0xfc5da058
&eth5_udma0->s2m.s2m_q[9].pkt_cfg = 0xfc5da05c
&eth5_udma0->s2m.s2m_q[9].qos_cfg = 0xfc5da060
&eth5_udma0->s2m.s2m_q[9].q_sw_ctrl = 0xfc5da064
&eth5_udma0->s2m.s2m_q[9].q_rx_pkt = 0xfc5da068
&eth5_udma0->s2m.s2m_q[10].desc_pref_cfg = 0xfc5db000
&eth5_udma0->s2m.s2m_q[10].cfg = 0xfc5db020
&eth5_udma0->s2m.s2m_q[10].status = 0xfc5db024
&eth5_udma0->s2m.s2m_q[10].rdrbp_low = 0xfc5db028
&eth5_udma0->s2m.s2m_q[10].rdrbp_high = 0xfc5db02c
&eth5_udma0->s2m.s2m_q[10].rdrl = 0xfc5db030
&eth5_udma0->s2m.s2m_q[10].rdrhp = 0xfc5db034
&eth5_udma0->s2m.s2m_q[10].rdrtp_inc = 0xfc5db038
&eth5_udma0->s2m.s2m_q[10].rdrtp = 0xfc5db03c
&eth5_udma0->s2m.s2m_q[10].rdcp = 0xfc5db040
&eth5_udma0->s2m.s2m_q[10].rcrbp_low = 0xfc5db044
&eth5_udma0->s2m.s2m_q[10].rcrbp_high = 0xfc5db048
&eth5_udma0->s2m.s2m_q[10].rcrhp = 0xfc5db04c
&eth5_udma0->s2m.s2m_q[10].rcrhp_internal = 0xfc5db050
&eth5_udma0->s2m.s2m_q[10].comp_cfg = 0xfc5db054
&eth5_udma0->s2m.s2m_q[10].comp_cfg_2 = 0xfc5db058
&eth5_udma0->s2m.s2m_q[10].pkt_cfg = 0xfc5db05c
&eth5_udma0->s2m.s2m_q[10].qos_cfg = 0xfc5db060
&eth5_udma0->s2m.s2m_q[10].q_sw_ctrl = 0xfc5db064
&eth5_udma0->s2m.s2m_q[10].q_rx_pkt = 0xfc5db068
&eth5_udma0->s2m.s2m_q[11].desc_pref_cfg = 0xfc5dc000
&eth5_udma0->s2m.s2m_q[11].cfg = 0xfc5dc020
&eth5_udma0->s2m.s2m_q[11].status = 0xfc5dc024
&eth5_udma0->s2m.s2m_q[11].rdrbp_low = 0xfc5dc028
&eth5_udma0->s2m.s2m_q[11].rdrbp_high = 0xfc5dc02c
&eth5_udma0->s2m.s2m_q[11].rdrl = 0xfc5dc030
&eth5_udma0->s2m.s2m_q[11].rdrhp = 0xfc5dc034
&eth5_udma0->s2m.s2m_q[11].rdrtp_inc = 0xfc5dc038
&eth5_udma0->s2m.s2m_q[11].rdrtp = 0xfc5dc03c
&eth5_udma0->s2m.s2m_q[11].rdcp = 0xfc5dc040
&eth5_udma0->s2m.s2m_q[11].rcrbp_low = 0xfc5dc044
&eth5_udma0->s2m.s2m_q[11].rcrbp_high = 0xfc5dc048
&eth5_udma0->s2m.s2m_q[11].rcrhp = 0xfc5dc04c
&eth5_udma0->s2m.s2m_q[11].rcrhp_internal = 0xfc5dc050
&eth5_udma0->s2m.s2m_q[11].comp_cfg = 0xfc5dc054
&eth5_udma0->s2m.s2m_q[11].comp_cfg_2 = 0xfc5dc058
&eth5_udma0->s2m.s2m_q[11].pkt_cfg = 0xfc5dc05c
&eth5_udma0->s2m.s2m_q[11].qos_cfg = 0xfc5dc060
&eth5_udma0->s2m.s2m_q[11].q_sw_ctrl = 0xfc5dc064
&eth5_udma0->s2m.s2m_q[11].q_rx_pkt = 0xfc5dc068
&eth5_udma0->s2m.s2m_q[12].desc_pref_cfg = 0xfc5dd000
&eth5_udma0->s2m.s2m_q[12].cfg = 0xfc5dd020
&eth5_udma0->s2m.s2m_q[12].status = 0xfc5dd024
&eth5_udma0->s2m.s2m_q[12].rdrbp_low = 0xfc5dd028
&eth5_udma0->s2m.s2m_q[12].rdrbp_high = 0xfc5dd02c
&eth5_udma0->s2m.s2m_q[12].rdrl = 0xfc5dd030
&eth5_udma0->s2m.s2m_q[12].rdrhp = 0xfc5dd034
&eth5_udma0->s2m.s2m_q[12].rdrtp_inc = 0xfc5dd038
&eth5_udma0->s2m.s2m_q[12].rdrtp = 0xfc5dd03c
&eth5_udma0->s2m.s2m_q[12].rdcp = 0xfc5dd040
&eth5_udma0->s2m.s2m_q[12].rcrbp_low = 0xfc5dd044
&eth5_udma0->s2m.s2m_q[12].rcrbp_high = 0xfc5dd048
&eth5_udma0->s2m.s2m_q[12].rcrhp = 0xfc5dd04c
&eth5_udma0->s2m.s2m_q[12].rcrhp_internal = 0xfc5dd050
&eth5_udma0->s2m.s2m_q[12].comp_cfg = 0xfc5dd054
&eth5_udma0->s2m.s2m_q[12].comp_cfg_2 = 0xfc5dd058
&eth5_udma0->s2m.s2m_q[12].pkt_cfg = 0xfc5dd05c
&eth5_udma0->s2m.s2m_q[12].qos_cfg = 0xfc5dd060
&eth5_udma0->s2m.s2m_q[12].q_sw_ctrl = 0xfc5dd064
&eth5_udma0->s2m.s2m_q[12].q_rx_pkt = 0xfc5dd068
&eth5_udma0->s2m.s2m_q[13].desc_pref_cfg = 0xfc5de000
&eth5_udma0->s2m.s2m_q[13].cfg = 0xfc5de020
&eth5_udma0->s2m.s2m_q[13].status = 0xfc5de024
&eth5_udma0->s2m.s2m_q[13].rdrbp_low = 0xfc5de028
&eth5_udma0->s2m.s2m_q[13].rdrbp_high = 0xfc5de02c
&eth5_udma0->s2m.s2m_q[13].rdrl = 0xfc5de030
&eth5_udma0->s2m.s2m_q[13].rdrhp = 0xfc5de034
&eth5_udma0->s2m.s2m_q[13].rdrtp_inc = 0xfc5de038
&eth5_udma0->s2m.s2m_q[13].rdrtp = 0xfc5de03c
&eth5_udma0->s2m.s2m_q[13].rdcp = 0xfc5de040
&eth5_udma0->s2m.s2m_q[13].rcrbp_low = 0xfc5de044
&eth5_udma0->s2m.s2m_q[13].rcrbp_high = 0xfc5de048
&eth5_udma0->s2m.s2m_q[13].rcrhp = 0xfc5de04c
&eth5_udma0->s2m.s2m_q[13].rcrhp_internal = 0xfc5de050
&eth5_udma0->s2m.s2m_q[13].comp_cfg = 0xfc5de054
&eth5_udma0->s2m.s2m_q[13].comp_cfg_2 = 0xfc5de058
&eth5_udma0->s2m.s2m_q[13].pkt_cfg = 0xfc5de05c
&eth5_udma0->s2m.s2m_q[13].qos_cfg = 0xfc5de060
&eth5_udma0->s2m.s2m_q[13].q_sw_ctrl = 0xfc5de064
&eth5_udma0->s2m.s2m_q[13].q_rx_pkt = 0xfc5de068
&eth5_udma0->s2m.s2m_q[14].desc_pref_cfg = 0xfc5df000
&eth5_udma0->s2m.s2m_q[14].cfg = 0xfc5df020
&eth5_udma0->s2m.s2m_q[14].status = 0xfc5df024
&eth5_udma0->s2m.s2m_q[14].rdrbp_low = 0xfc5df028
&eth5_udma0->s2m.s2m_q[14].rdrbp_high = 0xfc5df02c
&eth5_udma0->s2m.s2m_q[14].rdrl = 0xfc5df030
&eth5_udma0->s2m.s2m_q[14].rdrhp = 0xfc5df034
&eth5_udma0->s2m.s2m_q[14].rdrtp_inc = 0xfc5df038
&eth5_udma0->s2m.s2m_q[14].rdrtp = 0xfc5df03c
&eth5_udma0->s2m.s2m_q[14].rdcp = 0xfc5df040
&eth5_udma0->s2m.s2m_q[14].rcrbp_low = 0xfc5df044
&eth5_udma0->s2m.s2m_q[14].rcrbp_high = 0xfc5df048
&eth5_udma0->s2m.s2m_q[14].rcrhp = 0xfc5df04c
&eth5_udma0->s2m.s2m_q[14].rcrhp_internal = 0xfc5df050
&eth5_udma0->s2m.s2m_q[14].comp_cfg = 0xfc5df054
&eth5_udma0->s2m.s2m_q[14].comp_cfg_2 = 0xfc5df058
&eth5_udma0->s2m.s2m_q[14].pkt_cfg = 0xfc5df05c
&eth5_udma0->s2m.s2m_q[14].qos_cfg = 0xfc5df060
&eth5_udma0->s2m.s2m_q[14].q_sw_ctrl = 0xfc5df064
&eth5_udma0->s2m.s2m_q[14].q_rx_pkt = 0xfc5df068
&eth5_udma0->s2m.s2m_q[15].desc_pref_cfg = 0xfc5e0000
&eth5_udma0->s2m.s2m_q[15].cfg = 0xfc5e0020
&eth5_udma0->s2m.s2m_q[15].status = 0xfc5e0024
&eth5_udma0->s2m.s2m_q[15].rdrbp_low = 0xfc5e0028
&eth5_udma0->s2m.s2m_q[15].rdrbp_high = 0xfc5e002c
&eth5_udma0->s2m.s2m_q[15].rdrl = 0xfc5e0030
&eth5_udma0->s2m.s2m_q[15].rdrhp = 0xfc5e0034
&eth5_udma0->s2m.s2m_q[15].rdrtp_inc = 0xfc5e0038
&eth5_udma0->s2m.s2m_q[15].rdrtp = 0xfc5e003c
&eth5_udma0->s2m.s2m_q[15].rdcp = 0xfc5e0040
&eth5_udma0->s2m.s2m_q[15].rcrbp_low = 0xfc5e0044
&eth5_udma0->s2m.s2m_q[15].rcrbp_high = 0xfc5e0048
&eth5_udma0->s2m.s2m_q[15].rcrhp = 0xfc5e004c
&eth5_udma0->s2m.s2m_q[15].rcrhp_internal = 0xfc5e0050
&eth5_udma0->s2m.s2m_q[15].comp_cfg = 0xfc5e0054
&eth5_udma0->s2m.s2m_q[15].comp_cfg_2 = 0xfc5e0058
&eth5_udma0->s2m.s2m_q[15].pkt_cfg = 0xfc5e005c
&eth5_udma0->s2m.s2m_q[15].qos_cfg = 0xfc5e0060
&eth5_udma0->s2m.s2m_q[15].q_sw_ctrl = 0xfc5e0064
&eth5_udma0->s2m.s2m_q[15].q_rx_pkt = 0xfc5e0068
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc5ea000
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc5ea008
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc5ea010
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc5ea018
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc5ea020
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc5ea028
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc5ea030
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc5ea038
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc5ea040
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc5ea048
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc5ea050
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc5ea058
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc5ea060
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc5ea068
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc5ea070
&eth5_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc5ea078
&eth5_udma0->gen.dma_misc.int_cfg = 0xfc5ea100
&eth5_udma0->gen.dma_misc.revision = 0xfc5ea104
&eth5_udma0->gen.dma_misc.general_cfg_1 = 0xfc5ea108
&eth5_udma0->gen.dma_misc.general_cfg_2 = 0xfc5ea10c
&eth5_udma0->gen.dma_misc.general_cfg_3 = 0xfc5ea110
&eth5_udma0->gen.dma_misc.general_cfg_4 = 0xfc5ea114
&eth5_udma0->gen.dma_misc.general_cfg_5 = 0xfc5ea118
&eth5_udma0->gen.dma_misc.abort_ctl = 0xfc5ea11c
&eth5_udma0->gen.dma_misc.bw_bug_fixes = 0xfc5ea120
&eth5_udma0->gen.mailbox[0].interrupt = 0xfc5ea200
&eth5_udma0->gen.mailbox[0].msg_out = 0xfc5ea204
&eth5_udma0->gen.mailbox[0].msg_in = 0xfc5ea208
&eth5_udma0->gen.mailbox[1].interrupt = 0xfc5ea240
&eth5_udma0->gen.mailbox[1].msg_out = 0xfc5ea244
&eth5_udma0->gen.mailbox[1].msg_in = 0xfc5ea248
&eth5_udma0->gen.mailbox[2].interrupt = 0xfc5ea280
&eth5_udma0->gen.mailbox[2].msg_out = 0xfc5ea284
&eth5_udma0->gen.mailbox[2].msg_in = 0xfc5ea288
&eth5_udma0->gen.mailbox[3].interrupt = 0xfc5ea2c0
&eth5_udma0->gen.mailbox[3].msg_out = 0xfc5ea2c4
&eth5_udma0->gen.mailbox[3].msg_in = 0xfc5ea2c8
&eth5_udma0->gen.axi.cfg_1 = 0xfc5ea300
&eth5_udma0->gen.axi.cfg_2 = 0xfc5ea304
&eth5_udma0->gen.axi.endian_cfg = 0xfc5ea308
&eth5_udma0->gen.sram_ctrl[0].timing = 0xfc5ea400
&eth5_udma0->gen.sram_ctrl[1].timing = 0xfc5ea404
&eth5_udma0->gen.sram_ctrl[2].timing = 0xfc5ea408
&eth5_udma0->gen.sram_ctrl[3].timing = 0xfc5ea40c
&eth5_udma0->gen.sram_ctrl[4].timing = 0xfc5ea410
&eth5_udma0->gen.sram_ctrl[5].timing = 0xfc5ea414
&eth5_udma0->gen.sram_ctrl[6].timing = 0xfc5ea418
&eth5_udma0->gen.sram_ctrl[7].timing = 0xfc5ea41c
&eth5_udma0->gen.sram_ctrl[8].timing = 0xfc5ea420
&eth5_udma0->gen.sram_ctrl[9].timing = 0xfc5ea424
&eth5_udma0->gen.sram_ctrl[10].timing = 0xfc5ea428
&eth5_udma0->gen.sram_ctrl[11].timing = 0xfc5ea42c
&eth5_udma0->gen.sram_ctrl[12].timing = 0xfc5ea430
&eth5_udma0->gen.sram_ctrl[13].timing = 0xfc5ea434
&eth5_udma0->gen.sram_ctrl[14].timing = 0xfc5ea438
&eth5_udma0->gen.sram_ctrl[15].timing = 0xfc5ea43c
&eth5_udma0->gen.sram_ctrl[16].timing = 0xfc5ea440
&eth5_udma0->gen.sram_ctrl[17].timing = 0xfc5ea444
&eth5_udma0->gen.sram_ctrl[18].timing = 0xfc5ea448
&eth5_udma0->gen.sram_ctrl[19].timing = 0xfc5ea44c
&eth5_udma0->gen.sram_ctrl[20].timing = 0xfc5ea450
&eth5_udma0->gen.sram_ctrl[21].timing = 0xfc5ea454
&eth5_udma0->gen.sram_ctrl[22].timing = 0xfc5ea458
&eth5_udma0->gen.sram_ctrl[23].timing = 0xfc5ea45c
&eth5_udma0->gen.sram_ctrl[24].timing = 0xfc5ea460
&eth5_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc5ea500
&eth5_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc5ea504
&eth5_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc5ea508
&eth5_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc5ea50c
&eth5_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc5ea510
&eth5_udma0->gen.tgtaddr[0].cfg_vm_ctrl = 0xfc5ea600
&eth5_udma0->gen.tgtaddr[0].cfg_tx_vm = 0xfc5ea608
&eth5_udma0->gen.tgtaddr[0].cfg_rx_vm = 0xfc5ea60c
&eth5_udma0->gen.tgtaddr[1].cfg_vm_ctrl = 0xfc5ea610
&eth5_udma0->gen.tgtaddr[1].cfg_tx_vm = 0xfc5ea618
&eth5_udma0->gen.tgtaddr[1].cfg_rx_vm = 0xfc5ea61c
&eth5_udma0->gen.tgtaddr[2].cfg_vm_ctrl = 0xfc5ea620
&eth5_udma0->gen.tgtaddr[2].cfg_tx_vm = 0xfc5ea628
&eth5_udma0->gen.tgtaddr[2].cfg_rx_vm = 0xfc5ea62c
&eth5_udma0->gen.tgtaddr[3].cfg_vm_ctrl = 0xfc5ea630
&eth5_udma0->gen.tgtaddr[3].cfg_tx_vm = 0xfc5ea638
&eth5_udma0->gen.tgtaddr[3].cfg_rx_vm = 0xfc5ea63c
&eth5_udma0->gen.tgtaddr[4].cfg_vm_ctrl = 0xfc5ea640
&eth5_udma0->gen.tgtaddr[4].cfg_tx_vm = 0xfc5ea648
&eth5_udma0->gen.tgtaddr[4].cfg_rx_vm = 0xfc5ea64c
&eth5_udma0->gen.tgtaddr[5].cfg_vm_ctrl = 0xfc5ea650
&eth5_udma0->gen.tgtaddr[5].cfg_tx_vm = 0xfc5ea658
&eth5_udma0->gen.tgtaddr[5].cfg_rx_vm = 0xfc5ea65c
&eth5_udma0->gen.tgtaddr[6].cfg_vm_ctrl = 0xfc5ea660
&eth5_udma0->gen.tgtaddr[6].cfg_tx_vm = 0xfc5ea668
&eth5_udma0->gen.tgtaddr[6].cfg_rx_vm = 0xfc5ea66c
&eth5_udma0->gen.tgtaddr[7].cfg_vm_ctrl = 0xfc5ea670
&eth5_udma0->gen.tgtaddr[7].cfg_tx_vm = 0xfc5ea678
&eth5_udma0->gen.tgtaddr[7].cfg_rx_vm = 0xfc5ea67c
&eth5_udma0->gen.tgtaddr[8].cfg_vm_ctrl = 0xfc5ea680
&eth5_udma0->gen.tgtaddr[8].cfg_tx_vm = 0xfc5ea688
&eth5_udma0->gen.tgtaddr[8].cfg_rx_vm = 0xfc5ea68c
&eth5_udma0->gen.tgtaddr[9].cfg_vm_ctrl = 0xfc5ea690
&eth5_udma0->gen.tgtaddr[9].cfg_tx_vm = 0xfc5ea698
&eth5_udma0->gen.tgtaddr[9].cfg_rx_vm = 0xfc5ea69c
&eth5_udma0->gen.tgtaddr[10].cfg_vm_ctrl = 0xfc5ea6a0
&eth5_udma0->gen.tgtaddr[10].cfg_tx_vm = 0xfc5ea6a8
&eth5_udma0->gen.tgtaddr[10].cfg_rx_vm = 0xfc5ea6ac
&eth5_udma0->gen.tgtaddr[11].cfg_vm_ctrl = 0xfc5ea6b0
&eth5_udma0->gen.tgtaddr[11].cfg_tx_vm = 0xfc5ea6b8
&eth5_udma0->gen.tgtaddr[11].cfg_rx_vm = 0xfc5ea6bc
&eth5_udma0->gen.tgtaddr[12].cfg_vm_ctrl = 0xfc5ea6c0
&eth5_udma0->gen.tgtaddr[12].cfg_tx_vm = 0xfc5ea6c8
&eth5_udma0->gen.tgtaddr[12].cfg_rx_vm = 0xfc5ea6cc
&eth5_udma0->gen.tgtaddr[13].cfg_vm_ctrl = 0xfc5ea6d0
&eth5_udma0->gen.tgtaddr[13].cfg_tx_vm = 0xfc5ea6d8
&eth5_udma0->gen.tgtaddr[13].cfg_rx_vm = 0xfc5ea6dc
&eth5_udma0->gen.tgtaddr[14].cfg_vm_ctrl = 0xfc5ea6e0
&eth5_udma0->gen.tgtaddr[14].cfg_tx_vm = 0xfc5ea6e8
&eth5_udma0->gen.tgtaddr[14].cfg_rx_vm = 0xfc5ea6ec
&eth5_udma0->gen.tgtaddr[15].cfg_vm_ctrl = 0xfc5ea6f0
&eth5_udma0->gen.tgtaddr[15].cfg_tx_vm = 0xfc5ea6f8
&eth5_udma0->gen.tgtaddr[15].cfg_rx_vm = 0xfc5ea6fc
&eth5_udma0->gen.axi_outstanding_cnt[0].tx_desc_read = 0xfc5ea700
&eth5_udma0->gen.axi_outstanding_cnt[0].tx_data_read = 0xfc5ea704
&eth5_udma0->gen.axi_outstanding_cnt[0].tx_cmpl_write = 0xfc5ea708
&eth5_udma0->gen.axi_outstanding_cnt[0].rx_desc_read = 0xfc5ea70c
&eth5_udma0->gen.axi_outstanding_cnt[0].rx_data_write = 0xfc5ea710
&eth5_udma0->gen.axi_outstanding_cnt[0].rx_cmpl_write = 0xfc5ea714
&eth5_udma0->gen.axi_outstanding_cnt[0].rst_counters = 0xfc5ea718
&eth5_udma0->gen.axi_outstanding_cnt[1].tx_desc_read = 0xfc5ea71c
&eth5_udma0->gen.axi_outstanding_cnt[1].tx_data_read = 0xfc5ea720
&eth5_udma0->gen.axi_outstanding_cnt[1].tx_cmpl_write = 0xfc5ea724
&eth5_udma0->gen.axi_outstanding_cnt[1].rx_desc_read = 0xfc5ea728
&eth5_udma0->gen.axi_outstanding_cnt[1].rx_data_write = 0xfc5ea72c
&eth5_udma0->gen.axi_outstanding_cnt[1].rx_cmpl_write = 0xfc5ea730
&eth5_udma0->gen.axi_outstanding_cnt[1].rst_counters = 0xfc5ea734
&eth5_udma0->gen.axi_outstanding_cnt[2].tx_desc_read = 0xfc5ea738
&eth5_udma0->gen.axi_outstanding_cnt[2].tx_data_read = 0xfc5ea73c
&eth5_udma0->gen.axi_outstanding_cnt[2].tx_cmpl_write = 0xfc5ea740
&eth5_udma0->gen.axi_outstanding_cnt[2].rx_desc_read = 0xfc5ea744
&eth5_udma0->gen.axi_outstanding_cnt[2].rx_data_write = 0xfc5ea748
&eth5_udma0->gen.axi_outstanding_cnt[2].rx_cmpl_write = 0xfc5ea74c
&eth5_udma0->gen.axi_outstanding_cnt[2].rst_counters = 0xfc5ea750
&eth5_udma0->gen.axi_outstanding_cnt[3].tx_desc_read = 0xfc5ea754
&eth5_udma0->gen.axi_outstanding_cnt[3].tx_data_read = 0xfc5ea758
&eth5_udma0->gen.axi_outstanding_cnt[3].tx_cmpl_write = 0xfc5ea75c
&eth5_udma0->gen.axi_outstanding_cnt[3].rx_desc_read = 0xfc5ea760
&eth5_udma0->gen.axi_outstanding_cnt[3].rx_data_write = 0xfc5ea764
&eth5_udma0->gen.axi_outstanding_cnt[3].rx_cmpl_write = 0xfc5ea768
&eth5_udma0->gen.axi_outstanding_cnt[3].rst_counters = 0xfc5ea76c
&eth5_udma0->gen.axi_outstanding_cnt[4].tx_desc_read = 0xfc5ea770
&eth5_udma0->gen.axi_outstanding_cnt[4].tx_data_read = 0xfc5ea774
&eth5_udma0->gen.axi_outstanding_cnt[4].tx_cmpl_write = 0xfc5ea778
&eth5_udma0->gen.axi_outstanding_cnt[4].rx_desc_read = 0xfc5ea77c
&eth5_udma0->gen.axi_outstanding_cnt[4].rx_data_write = 0xfc5ea780
&eth5_udma0->gen.axi_outstanding_cnt[4].rx_cmpl_write = 0xfc5ea784
&eth5_udma0->gen.axi_outstanding_cnt[4].rst_counters = 0xfc5ea788
&eth5_udma0->gen.axi_outstanding_cnt[5].tx_desc_read = 0xfc5ea78c
&eth5_udma0->gen.axi_outstanding_cnt[5].tx_data_read = 0xfc5ea790
&eth5_udma0->gen.axi_outstanding_cnt[5].tx_cmpl_write = 0xfc5ea794
&eth5_udma0->gen.axi_outstanding_cnt[5].rx_desc_read = 0xfc5ea798
&eth5_udma0->gen.axi_outstanding_cnt[5].rx_data_write = 0xfc5ea79c
&eth5_udma0->gen.axi_outstanding_cnt[5].rx_cmpl_write = 0xfc5ea7a0
&eth5_udma0->gen.axi_outstanding_cnt[5].rst_counters = 0xfc5ea7a4
&eth5_udma0->gen.axi_outstanding_cnt[6].tx_desc_read = 0xfc5ea7a8
&eth5_udma0->gen.axi_outstanding_cnt[6].tx_data_read = 0xfc5ea7ac
&eth5_udma0->gen.axi_outstanding_cnt[6].tx_cmpl_write = 0xfc5ea7b0
&eth5_udma0->gen.axi_outstanding_cnt[6].rx_desc_read = 0xfc5ea7b4
&eth5_udma0->gen.axi_outstanding_cnt[6].rx_data_write = 0xfc5ea7b8
&eth5_udma0->gen.axi_outstanding_cnt[6].rx_cmpl_write = 0xfc5ea7bc
&eth5_udma0->gen.axi_outstanding_cnt[6].rst_counters = 0xfc5ea7c0
&eth5_udma0->gen.axi_outstanding_cnt[7].tx_desc_read = 0xfc5ea7c4
&eth5_udma0->gen.axi_outstanding_cnt[7].tx_data_read = 0xfc5ea7c8
&eth5_udma0->gen.axi_outstanding_cnt[7].tx_cmpl_write = 0xfc5ea7cc
&eth5_udma0->gen.axi_outstanding_cnt[7].rx_desc_read = 0xfc5ea7d0
&eth5_udma0->gen.axi_outstanding_cnt[7].rx_data_write = 0xfc5ea7d4
&eth5_udma0->gen.axi_outstanding_cnt[7].rx_cmpl_write = 0xfc5ea7d8
&eth5_udma0->gen.axi_outstanding_cnt[7].rst_counters = 0xfc5ea7dc
&eth5_udma0->gen.axi_outstanding_cnt[8].tx_desc_read = 0xfc5ea7e0
&eth5_udma0->gen.axi_outstanding_cnt[8].tx_data_read = 0xfc5ea7e4
&eth5_udma0->gen.axi_outstanding_cnt[8].tx_cmpl_write = 0xfc5ea7e8
&eth5_udma0->gen.axi_outstanding_cnt[8].rx_desc_read = 0xfc5ea7ec
&eth5_udma0->gen.axi_outstanding_cnt[8].rx_data_write = 0xfc5ea7f0
&eth5_udma0->gen.axi_outstanding_cnt[8].rx_cmpl_write = 0xfc5ea7f4
&eth5_udma0->gen.axi_outstanding_cnt[8].rst_counters = 0xfc5ea7f8
&eth5_udma0->gen.axi_outstanding_cnt[9].tx_desc_read = 0xfc5ea7fc
&eth5_udma0->gen.axi_outstanding_cnt[9].tx_data_read = 0xfc5ea800
&eth5_udma0->gen.axi_outstanding_cnt[9].tx_cmpl_write = 0xfc5ea804
&eth5_udma0->gen.axi_outstanding_cnt[9].rx_desc_read = 0xfc5ea808
&eth5_udma0->gen.axi_outstanding_cnt[9].rx_data_write = 0xfc5ea80c
&eth5_udma0->gen.axi_outstanding_cnt[9].rx_cmpl_write = 0xfc5ea810
&eth5_udma0->gen.axi_outstanding_cnt[9].rst_counters = 0xfc5ea814
&eth5_udma0->gen.axi_outstanding_cnt[10].tx_desc_read = 0xfc5ea818
&eth5_udma0->gen.axi_outstanding_cnt[10].tx_data_read = 0xfc5ea81c
&eth5_udma0->gen.axi_outstanding_cnt[10].tx_cmpl_write = 0xfc5ea820
&eth5_udma0->gen.axi_outstanding_cnt[10].rx_desc_read = 0xfc5ea824
&eth5_udma0->gen.axi_outstanding_cnt[10].rx_data_write = 0xfc5ea828
&eth5_udma0->gen.axi_outstanding_cnt[10].rx_cmpl_write = 0xfc5ea82c
&eth5_udma0->gen.axi_outstanding_cnt[10].rst_counters = 0xfc5ea830
&eth5_udma0->gen.axi_outstanding_cnt[11].tx_desc_read = 0xfc5ea834
&eth5_udma0->gen.axi_outstanding_cnt[11].tx_data_read = 0xfc5ea838
&eth5_udma0->gen.axi_outstanding_cnt[11].tx_cmpl_write = 0xfc5ea83c
&eth5_udma0->gen.axi_outstanding_cnt[11].rx_desc_read = 0xfc5ea840
&eth5_udma0->gen.axi_outstanding_cnt[11].rx_data_write = 0xfc5ea844
&eth5_udma0->gen.axi_outstanding_cnt[11].rx_cmpl_write = 0xfc5ea848
&eth5_udma0->gen.axi_outstanding_cnt[11].rst_counters = 0xfc5ea84c
&eth5_udma0->gen.axi_outstanding_cnt[12].tx_desc_read = 0xfc5ea850
&eth5_udma0->gen.axi_outstanding_cnt[12].tx_data_read = 0xfc5ea854
&eth5_udma0->gen.axi_outstanding_cnt[12].tx_cmpl_write = 0xfc5ea858
&eth5_udma0->gen.axi_outstanding_cnt[12].rx_desc_read = 0xfc5ea85c
&eth5_udma0->gen.axi_outstanding_cnt[12].rx_data_write = 0xfc5ea860
&eth5_udma0->gen.axi_outstanding_cnt[12].rx_cmpl_write = 0xfc5ea864
&eth5_udma0->gen.axi_outstanding_cnt[12].rst_counters = 0xfc5ea868
&eth5_udma0->gen.axi_outstanding_cnt[13].tx_desc_read = 0xfc5ea86c
&eth5_udma0->gen.axi_outstanding_cnt[13].tx_data_read = 0xfc5ea870
&eth5_udma0->gen.axi_outstanding_cnt[13].tx_cmpl_write = 0xfc5ea874
&eth5_udma0->gen.axi_outstanding_cnt[13].rx_desc_read = 0xfc5ea878
&eth5_udma0->gen.axi_outstanding_cnt[13].rx_data_write = 0xfc5ea87c
&eth5_udma0->gen.axi_outstanding_cnt[13].rx_cmpl_write = 0xfc5ea880
&eth5_udma0->gen.axi_outstanding_cnt[13].rst_counters = 0xfc5ea884
&eth5_udma0->gen.axi_outstanding_cnt[14].tx_desc_read = 0xfc5ea888
&eth5_udma0->gen.axi_outstanding_cnt[14].tx_data_read = 0xfc5ea88c
&eth5_udma0->gen.axi_outstanding_cnt[14].tx_cmpl_write = 0xfc5ea890
&eth5_udma0->gen.axi_outstanding_cnt[14].rx_desc_read = 0xfc5ea894
&eth5_udma0->gen.axi_outstanding_cnt[14].rx_data_write = 0xfc5ea898
&eth5_udma0->gen.axi_outstanding_cnt[14].rx_cmpl_write = 0xfc5ea89c
&eth5_udma0->gen.axi_outstanding_cnt[14].rst_counters = 0xfc5ea8a0
&eth5_udma0->gen.axi_outstanding_cnt[15].tx_desc_read = 0xfc5ea8a4
&eth5_udma0->gen.axi_outstanding_cnt[15].tx_data_read = 0xfc5ea8a8
&eth5_udma0->gen.axi_outstanding_cnt[15].tx_cmpl_write = 0xfc5ea8ac
&eth5_udma0->gen.axi_outstanding_cnt[15].rx_desc_read = 0xfc5ea8b0
&eth5_udma0->gen.axi_outstanding_cnt[15].rx_data_write = 0xfc5ea8b4
&eth5_udma0->gen.axi_outstanding_cnt[15].rx_cmpl_write = 0xfc5ea8b8
&eth5_udma0->gen.axi_outstanding_cnt[15].rst_counters = 0xfc5ea8bc
&eth5_udma0->gen.axi_error_detection_table[0].addr0 = 0xfc5ea900
&eth5_udma0->gen.axi_error_detection_table[0].addr1 = 0xfc5ea904
&eth5_udma0->gen.axi_error_detection_table[0].addr2 = 0xfc5ea908
&eth5_udma0->gen.axi_error_detection_table[0].addr3 = 0xfc5ea90c
&eth5_udma0->gen.axi_error_detection_table[0].addr4 = 0xfc5ea910
&eth5_udma0->gen.axi_error_detection_table[0].addr5 = 0xfc5ea914
&eth5_udma0->gen.axi_error_detection_table[0].addr6 = 0xfc5ea918
&eth5_udma0->gen.axi_error_detection_table[0].addr7 = 0xfc5ea91c
&eth5_udma0->gen.axi_error_detection_table[0].addr8 = 0xfc5ea920
&eth5_udma0->gen.axi_error_detection_table[0].addr9 = 0xfc5ea924
&eth5_udma0->gen.axi_error_detection_table[0].addr10 = 0xfc5ea928
&eth5_udma0->gen.axi_error_detection_table[0].addr11 = 0xfc5ea92c
&eth5_udma0->gen.axi_error_detection_table[0].addr12 = 0xfc5ea930
&eth5_udma0->gen.axi_error_detection_table[0].addr13 = 0xfc5ea934
&eth5_udma0->gen.axi_error_detection_table[0].addr14 = 0xfc5ea938
&eth5_udma0->gen.axi_error_detection_table[0].addr15 = 0xfc5ea93c
&eth5_udma0->gen.axi_error_detection_table[1].addr0 = 0xfc5ea940
&eth5_udma0->gen.axi_error_detection_table[1].addr1 = 0xfc5ea944
&eth5_udma0->gen.axi_error_detection_table[1].addr2 = 0xfc5ea948
&eth5_udma0->gen.axi_error_detection_table[1].addr3 = 0xfc5ea94c
&eth5_udma0->gen.axi_error_detection_table[1].addr4 = 0xfc5ea950
&eth5_udma0->gen.axi_error_detection_table[1].addr5 = 0xfc5ea954
&eth5_udma0->gen.axi_error_detection_table[1].addr6 = 0xfc5ea958
&eth5_udma0->gen.axi_error_detection_table[1].addr7 = 0xfc5ea95c
&eth5_udma0->gen.axi_error_detection_table[1].addr8 = 0xfc5ea960
&eth5_udma0->gen.axi_error_detection_table[1].addr9 = 0xfc5ea964
&eth5_udma0->gen.axi_error_detection_table[1].addr10 = 0xfc5ea968
&eth5_udma0->gen.axi_error_detection_table[1].addr11 = 0xfc5ea96c
&eth5_udma0->gen.axi_error_detection_table[1].addr12 = 0xfc5ea970
&eth5_udma0->gen.axi_error_detection_table[1].addr13 = 0xfc5ea974
&eth5_udma0->gen.axi_error_detection_table[1].addr14 = 0xfc5ea978
&eth5_udma0->gen.axi_error_detection_table[1].addr15 = 0xfc5ea97c
&eth5_udma0->gen.axi_error_detection_table[2].addr0 = 0xfc5ea980
&eth5_udma0->gen.axi_error_detection_table[2].addr1 = 0xfc5ea984
&eth5_udma0->gen.axi_error_detection_table[2].addr2 = 0xfc5ea988
&eth5_udma0->gen.axi_error_detection_table[2].addr3 = 0xfc5ea98c
&eth5_udma0->gen.axi_error_detection_table[2].addr4 = 0xfc5ea990
&eth5_udma0->gen.axi_error_detection_table[2].addr5 = 0xfc5ea994
&eth5_udma0->gen.axi_error_detection_table[2].addr6 = 0xfc5ea998
&eth5_udma0->gen.axi_error_detection_table[2].addr7 = 0xfc5ea99c
&eth5_udma0->gen.axi_error_detection_table[2].addr8 = 0xfc5ea9a0
&eth5_udma0->gen.axi_error_detection_table[2].addr9 = 0xfc5ea9a4
&eth5_udma0->gen.axi_error_detection_table[2].addr10 = 0xfc5ea9a8
&eth5_udma0->gen.axi_error_detection_table[2].addr11 = 0xfc5ea9ac
&eth5_udma0->gen.axi_error_detection_table[2].addr12 = 0xfc5ea9b0
&eth5_udma0->gen.axi_error_detection_table[2].addr13 = 0xfc5ea9b4
&eth5_udma0->gen.axi_error_detection_table[2].addr14 = 0xfc5ea9b8
&eth5_udma0->gen.axi_error_detection_table[2].addr15 = 0xfc5ea9bc
&eth5_udma0->gen.axi_error_detection_table[3].addr0 = 0xfc5ea9c0
&eth5_udma0->gen.axi_error_detection_table[3].addr1 = 0xfc5ea9c4
&eth5_udma0->gen.axi_error_detection_table[3].addr2 = 0xfc5ea9c8
&eth5_udma0->gen.axi_error_detection_table[3].addr3 = 0xfc5ea9cc
&eth5_udma0->gen.axi_error_detection_table[3].addr4 = 0xfc5ea9d0
&eth5_udma0->gen.axi_error_detection_table[3].addr5 = 0xfc5ea9d4
&eth5_udma0->gen.axi_error_detection_table[3].addr6 = 0xfc5ea9d8
&eth5_udma0->gen.axi_error_detection_table[3].addr7 = 0xfc5ea9dc
&eth5_udma0->gen.axi_error_detection_table[3].addr8 = 0xfc5ea9e0
&eth5_udma0->gen.axi_error_detection_table[3].addr9 = 0xfc5ea9e4
&eth5_udma0->gen.axi_error_detection_table[3].addr10 = 0xfc5ea9e8
&eth5_udma0->gen.axi_error_detection_table[3].addr11 = 0xfc5ea9ec
&eth5_udma0->gen.axi_error_detection_table[3].addr12 = 0xfc5ea9f0
&eth5_udma0->gen.axi_error_detection_table[3].addr13 = 0xfc5ea9f4
&eth5_udma0->gen.axi_error_detection_table[3].addr14 = 0xfc5ea9f8
&eth5_udma0->gen.axi_error_detection_table[3].addr15 = 0xfc5ea9fc
&eth5_udma0->gen.axi_error_detection_table[4].addr0 = 0xfc5eaa00
&eth5_udma0->gen.axi_error_detection_table[4].addr1 = 0xfc5eaa04
&eth5_udma0->gen.axi_error_detection_table[4].addr2 = 0xfc5eaa08
&eth5_udma0->gen.axi_error_detection_table[4].addr3 = 0xfc5eaa0c
&eth5_udma0->gen.axi_error_detection_table[4].addr4 = 0xfc5eaa10
&eth5_udma0->gen.axi_error_detection_table[4].addr5 = 0xfc5eaa14
&eth5_udma0->gen.axi_error_detection_table[4].addr6 = 0xfc5eaa18
&eth5_udma0->gen.axi_error_detection_table[4].addr7 = 0xfc5eaa1c
&eth5_udma0->gen.axi_error_detection_table[4].addr8 = 0xfc5eaa20
&eth5_udma0->gen.axi_error_detection_table[4].addr9 = 0xfc5eaa24
&eth5_udma0->gen.axi_error_detection_table[4].addr10 = 0xfc5eaa28
&eth5_udma0->gen.axi_error_detection_table[4].addr11 = 0xfc5eaa2c
&eth5_udma0->gen.axi_error_detection_table[4].addr12 = 0xfc5eaa30
&eth5_udma0->gen.axi_error_detection_table[4].addr13 = 0xfc5eaa34
&eth5_udma0->gen.axi_error_detection_table[4].addr14 = 0xfc5eaa38
&eth5_udma0->gen.axi_error_detection_table[4].addr15 = 0xfc5eaa3c
&eth5_udma0->gen.axi_error_detection_table[5].addr0 = 0xfc5eaa40
&eth5_udma0->gen.axi_error_detection_table[5].addr1 = 0xfc5eaa44
&eth5_udma0->gen.axi_error_detection_table[5].addr2 = 0xfc5eaa48
&eth5_udma0->gen.axi_error_detection_table[5].addr3 = 0xfc5eaa4c
&eth5_udma0->gen.axi_error_detection_table[5].addr4 = 0xfc5eaa50
&eth5_udma0->gen.axi_error_detection_table[5].addr5 = 0xfc5eaa54
&eth5_udma0->gen.axi_error_detection_table[5].addr6 = 0xfc5eaa58
&eth5_udma0->gen.axi_error_detection_table[5].addr7 = 0xfc5eaa5c
&eth5_udma0->gen.axi_error_detection_table[5].addr8 = 0xfc5eaa60
&eth5_udma0->gen.axi_error_detection_table[5].addr9 = 0xfc5eaa64
&eth5_udma0->gen.axi_error_detection_table[5].addr10 = 0xfc5eaa68
&eth5_udma0->gen.axi_error_detection_table[5].addr11 = 0xfc5eaa6c
&eth5_udma0->gen.axi_error_detection_table[5].addr12 = 0xfc5eaa70
&eth5_udma0->gen.axi_error_detection_table[5].addr13 = 0xfc5eaa74
&eth5_udma0->gen.axi_error_detection_table[5].addr14 = 0xfc5eaa78
&eth5_udma0->gen.axi_error_detection_table[5].addr15 = 0xfc5eaa7c
&eth5_udma0->gen.axi_error_detection_table[6].addr0 = 0xfc5eaa80
&eth5_udma0->gen.axi_error_detection_table[6].addr1 = 0xfc5eaa84
&eth5_udma0->gen.axi_error_detection_table[6].addr2 = 0xfc5eaa88
&eth5_udma0->gen.axi_error_detection_table[6].addr3 = 0xfc5eaa8c
&eth5_udma0->gen.axi_error_detection_table[6].addr4 = 0xfc5eaa90
&eth5_udma0->gen.axi_error_detection_table[6].addr5 = 0xfc5eaa94
&eth5_udma0->gen.axi_error_detection_table[6].addr6 = 0xfc5eaa98
&eth5_udma0->gen.axi_error_detection_table[6].addr7 = 0xfc5eaa9c
&eth5_udma0->gen.axi_error_detection_table[6].addr8 = 0xfc5eaaa0
&eth5_udma0->gen.axi_error_detection_table[6].addr9 = 0xfc5eaaa4
&eth5_udma0->gen.axi_error_detection_table[6].addr10 = 0xfc5eaaa8
&eth5_udma0->gen.axi_error_detection_table[6].addr11 = 0xfc5eaaac
&eth5_udma0->gen.axi_error_detection_table[6].addr12 = 0xfc5eaab0
&eth5_udma0->gen.axi_error_detection_table[6].addr13 = 0xfc5eaab4
&eth5_udma0->gen.axi_error_detection_table[6].addr14 = 0xfc5eaab8
&eth5_udma0->gen.axi_error_detection_table[6].addr15 = 0xfc5eaabc
&eth5_udma0->gen.axi_error_control[0].table_addr = 0xfc5eab00
&eth5_udma0->gen.axi_error_control[0].table_data = 0xfc5eab04
&eth5_udma0->gen.axi_error_control[1].table_addr = 0xfc5eab08
&eth5_udma0->gen.axi_error_control[1].table_data = 0xfc5eab0c
&eth5_udma0->gen.axi_error_control[2].table_addr = 0xfc5eab10
&eth5_udma0->gen.axi_error_control[2].table_data = 0xfc5eab14
&eth5_udma0->gen.axi_error_control[3].table_addr = 0xfc5eab18
&eth5_udma0->gen.axi_error_control[3].table_data = 0xfc5eab1c
&eth5_udma0->gen.axi_error_control[4].table_addr = 0xfc5eab20
&eth5_udma0->gen.axi_error_control[4].table_data = 0xfc5eab24
&eth5_udma0->gen.axi_error_control[5].table_addr = 0xfc5eab28
&eth5_udma0->gen.axi_error_control[5].table_data = 0xfc5eab2c
&eth5_udma0->gen.axi_error_control[6].table_addr = 0xfc5eab30
&eth5_udma0->gen.axi_error_control[6].table_data = 0xfc5eab34
&eth5_udma0->gen.axi_queue[0].state_request = 0xfc5eac00
&eth5_udma0->gen.axi_queue[0].error_status = 0xfc5eac04
&eth5_udma0->gen.axi_queue[0].cfg = 0xfc5eac08
&eth5_udma0->gen.axi_queue[1].state_request = 0xfc5eac0c
&eth5_udma0->gen.axi_queue[1].error_status = 0xfc5eac10
&eth5_udma0->gen.axi_queue[1].cfg = 0xfc5eac14
&eth5_udma0->gen.axi_queue[2].state_request = 0xfc5eac18
&eth5_udma0->gen.axi_queue[2].error_status = 0xfc5eac1c
&eth5_udma0->gen.axi_queue[2].cfg = 0xfc5eac20
&eth5_udma0->gen.axi_queue[3].state_request = 0xfc5eac24
&eth5_udma0->gen.axi_queue[3].error_status = 0xfc5eac28
&eth5_udma0->gen.axi_queue[3].cfg = 0xfc5eac2c
&eth5_udma0->gen.axi_queue[4].state_request = 0xfc5eac30
&eth5_udma0->gen.axi_queue[4].error_status = 0xfc5eac34
&eth5_udma0->gen.axi_queue[4].cfg = 0xfc5eac38
&eth5_udma0->gen.axi_queue[5].state_request = 0xfc5eac3c
&eth5_udma0->gen.axi_queue[5].error_status = 0xfc5eac40
&eth5_udma0->gen.axi_queue[5].cfg = 0xfc5eac44
&eth5_udma0->gen.axi_queue[6].state_request = 0xfc5eac48
&eth5_udma0->gen.axi_queue[6].error_status = 0xfc5eac4c
&eth5_udma0->gen.axi_queue[6].cfg = 0xfc5eac50
&eth5_udma0->gen.axi_queue[7].state_request = 0xfc5eac54
&eth5_udma0->gen.axi_queue[7].error_status = 0xfc5eac58
&eth5_udma0->gen.axi_queue[7].cfg = 0xfc5eac5c
&eth5_udma0->gen.axi_queue[8].state_request = 0xfc5eac60
&eth5_udma0->gen.axi_queue[8].error_status = 0xfc5eac64
&eth5_udma0->gen.axi_queue[8].cfg = 0xfc5eac68
&eth5_udma0->gen.axi_queue[9].state_request = 0xfc5eac6c
&eth5_udma0->gen.axi_queue[9].error_status = 0xfc5eac70
&eth5_udma0->gen.axi_queue[9].cfg = 0xfc5eac74
&eth5_udma0->gen.axi_queue[10].state_request = 0xfc5eac78
&eth5_udma0->gen.axi_queue[10].error_status = 0xfc5eac7c
&eth5_udma0->gen.axi_queue[10].cfg = 0xfc5eac80
&eth5_udma0->gen.axi_queue[11].state_request = 0xfc5eac84
&eth5_udma0->gen.axi_queue[11].error_status = 0xfc5eac88
&eth5_udma0->gen.axi_queue[11].cfg = 0xfc5eac8c
&eth5_udma0->gen.axi_queue[12].state_request = 0xfc5eac90
&eth5_udma0->gen.axi_queue[12].error_status = 0xfc5eac94
&eth5_udma0->gen.axi_queue[12].cfg = 0xfc5eac98
&eth5_udma0->gen.axi_queue[13].state_request = 0xfc5eac9c
&eth5_udma0->gen.axi_queue[13].error_status = 0xfc5eaca0
&eth5_udma0->gen.axi_queue[13].cfg = 0xfc5eaca4
&eth5_udma0->gen.axi_queue[14].state_request = 0xfc5eaca8
&eth5_udma0->gen.axi_queue[14].error_status = 0xfc5eacac
&eth5_udma0->gen.axi_queue[14].cfg = 0xfc5eacb0
&eth5_udma0->gen.axi_queue[15].state_request = 0xfc5eacb4
&eth5_udma0->gen.axi_queue[15].error_status = 0xfc5eacb8
&eth5_udma0->gen.axi_queue[15].cfg = 0xfc5eacbc
&eth5_udma0->gen.iofic_base_m2s_desc_rd = 0xfc5ead00
&eth5_udma0->gen.iofic_base_m2s_data_rd = 0xfc5eae00
&eth5_udma0->gen.iofic_base_m2s_cmpl_wr = 0xfc5eaf00
&eth5_udma0->gen.iofic_base_s2m_desc_rd = 0xfc5eb000
&eth5_udma0->gen.iofic_base_s2m_data_wr = 0xfc5eb100
&eth5_udma0->gen.iofic_base_s2m_cmpl_wr = 0xfc5eb200
&eth5_udma0->gen.iofic_base_msix = 0xfc5eb300
&eth5_udma0->gen.pmu.rx_hdr = 0xfc5eb400
&eth5_udma0->gen.pmu.rx_data = 0xfc5eb404
&eth5_udma0->gen.pmu.tx_data = 0xfc5eb408
&eth5_udma0->gen.pmu.rx_drop = 0xfc5eb40c
&eth5_udma0->gen.init_memory.rx_init_trigger = 0xfc5eb420
&eth5_udma0->gen.init_memory.rx_init_in_progress = 0xfc5eb424
&eth5_udma0->gen.init_memory.tx_init_trigger = 0xfc5eb428
&eth5_udma0->gen.init_memory.tx_init_in_progress = 0xfc5eb42c
&eth5_udma0->gen.spare_reg.zeroes0 = 0xfc5eb460
&eth5_udma0->gen.spare_reg.zeroes1 = 0xfc5eb464
&eth5_udma0->gen.spare_reg.ones0 = 0xfc5eb468
&eth5_udma0->gen.spare_reg.ones1 = 0xfc5eb46c
&eth5_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc5ec400
&eth5_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc5ec404
&eth5_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc5ec408
&eth5_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc5ec40c
&eth5_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc5ec440
&eth5_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc5ec444
&eth5_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc5ec448
&eth5_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc5ec44c
&eth5_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc5ec480
&eth5_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc5ec484
&eth5_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc5ec488
&eth5_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc5ec48c
&eth5_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc5ec4c0
&eth5_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc5ec4c4
&eth5_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc5ec4c8
&eth5_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc5ec4cc
&eth5_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc5ec500
&eth5_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc5ec504
&eth5_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc5ec508
&eth5_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc5ec50c
&eth5_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc5ec540
&eth5_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc5ec544
&eth5_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc5ec548
&eth5_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc5ec54c
&eth5_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc5ec580
&eth5_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc5ec584
&eth5_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc5ec588
&eth5_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc5ec58c
&eth5_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc5ec5c0
&eth5_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc5ec5c4
&eth5_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc5ec5c8
&eth5_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc5ec5cc
&eth5_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc5ec600
&eth5_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc5ec604
&eth5_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc5ec608
&eth5_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc5ec60c
&eth5_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc5ec640
&eth5_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc5ec644
&eth5_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc5ec648
&eth5_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc5ec64c
&eth5_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc5ec680
&eth5_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc5ec684
&eth5_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc5ec688
&eth5_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc5ec68c
&eth5_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc5ec6c0
&eth5_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc5ec6c4
&eth5_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc5ec6c8
&eth5_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc5ec6cc
&eth5_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc5ec700
&eth5_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc5ec704
&eth5_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc5ec708
&eth5_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc5ec70c
&eth5_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc5ec740
&eth5_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc5ec744
&eth5_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc5ec748
&eth5_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc5ec74c
&eth5_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc5ec780
&eth5_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc5ec784
&eth5_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc5ec788
&eth5_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc5ec78c
&eth5_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc5ec7c0
&eth5_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc5ec7c4
&eth5_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc5ec7c8
&eth5_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc5ec7cc
&ssm0_adapter->pci_e_gen.device_id_vendor_id = 0xfc600000
&ssm0_adapter->pci_e_gen.pci_command_and_status = 0xfc600004
&ssm0_adapter->pci_e_gen.revision_and_class = 0xfc600008
&ssm0_adapter->pci_e_gen.pci_register_c = 0xfc60000c
&ssm0_adapter->pci_e_gen.pf_bar_0 = 0xfc600010
&ssm0_adapter->pci_e_gen.pf_bar_0_high = 0xfc600014
&ssm0_adapter->pci_e_gen.pf_bar_2 = 0xfc600018
&ssm0_adapter->pci_e_gen.pf_bar_2_high = 0xfc60001c
&ssm0_adapter->pci_e_gen.pf_bar_4 = 0xfc600020
&ssm0_adapter->pci_e_gen.pf_bar_4_high = 0xfc600024
&ssm0_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc600028
&ssm0_adapter->pci_e_gen.subsystem_id = 0xfc60002c
&ssm0_adapter->pci_e_gen.cap_pointer = 0xfc600034
&ssm0_adapter->pci_e_gen.interrupt_line_pin = 0xfc60003c
&ssm0_adapter->pci_e_cap.pci_e_cap = 0xfc600040
&ssm0_adapter->pci_e_cap.pci_e_device_cap = 0xfc600044
&ssm0_adapter->pci_e_cap.pci_e_control_and_status = 0xfc600048
&ssm0_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc600090
&ssm0_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc600094
&ssm0_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc600098
&ssm0_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc600110
&ssm0_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc600114
&ssm0_adapter->sub_master_cfg_ctrl[0].remap = 0xfc600118
&ssm0_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc60011c
&ssm0_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc600120
&ssm0_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc600130
&ssm0_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc600134
&ssm0_adapter->sub_master_cfg_ctrl[1].remap = 0xfc600138
&ssm0_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc60013c
&ssm0_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc600140
&ssm0_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc600150
&ssm0_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc600154
&ssm0_adapter->sub_master_cfg_ctrl[2].remap = 0xfc600158
&ssm0_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc60015c
&ssm0_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc600160
&ssm0_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc600170
&ssm0_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc600174
&ssm0_adapter->sub_master_cfg_ctrl[3].remap = 0xfc600178
&ssm0_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc60017c
&ssm0_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc600180
&ssm0_adapter->gen_ctrl_reg_0.data = 0xfc6001e0
&ssm0_adapter->gen_ctrl_reg_1.data = 0xfc6001e4
&ssm0_adapter->gen_ctrl_reg_2.data = 0xfc6001e8
&ssm0_adapter->gen_ctrl_reg_3.data = 0xfc6001ec
&ssm0_adapter->generic_status_registers.generic_status = 0xfc6001f0
&ssm0_adapter->metal_fix_registers.metal_fix = 0xfc600200
&ssm0_adapter->gen_ctrl_reg_4.data = 0xfc600204
&ssm0_adapter->gen_ctrl_reg_5.data = 0xfc600208
&ssm0_adapter->gen_ctrl_reg_6.data = 0xfc60020c
&ssm0_adapter->gen_ctrl_reg_7.data = 0xfc600210
&ssm0_adapter->gen_ctrl_reg_8.data = 0xfc600214
&ssm0_adapter->gen_ctrl_reg_9.data = 0xfc600218
&ssm0_adapter->gen_ctrl_reg_10.data = 0xfc60021c
&ssm0_adapter->gen_ctrl_reg_11.data = 0xfc600220
&ssm0_adapter->gen_ctrl_reg_12.data = 0xfc600224
&ssm0_adapter->gen_ctrl_reg_13.data = 0xfc600228
&ssm0_adapter->gen_ctrl_reg_14.data = 0xfc60022c
&ssm0_adapter->gen_ctrl_reg_15.data = 0xfc600230
&ssm0_adapter->gen_ctrl_reg_16.data = 0xfc600234
&ssm0_adapter->gen_ctrl_reg_17.data = 0xfc600238
&ssm0_adapter->gen_ctrl_reg_18.data = 0xfc60023c
&ssm0_adapter->gen_ctrl_reg_19.data = 0xfc600240
&ssm0_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc600300
&ssm0_adapter->sriov_cap.sriov_caps = 0xfc600304
&ssm0_adapter->sriov_cap.sriov_status_and_control = 0xfc600308
&ssm0_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc60030c
&ssm0_adapter->sriov_cap.sriov_register_10 = 0xfc600310
&ssm0_adapter->sriov_cap.sriov_register_14 = 0xfc600314
&ssm0_adapter->sriov_cap.sriov_vf_device_id = 0xfc600318
&ssm0_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc60031c
&ssm0_adapter->sriov_cap.sriov_system_page_size = 0xfc600320
&ssm0_adapter->sriov_cap.vf_bar_0 = 0xfc600324
&ssm0_adapter->sriov_cap.vf_bar_0_high = 0xfc600328
&ssm0_adapter->sriov_cap.vf_bar_2 = 0xfc60032c
&ssm0_adapter->sriov_cap.vf_bar_2_high = 0xfc600330
&ssm0_adapter->sriov_cap.vf_bar_4 = 0xfc600334
&ssm0_adapter->sriov_cap.vf_bar_4_high = 0xfc600338
&ssm0_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc601000
&ssm0_adapter->vf_regs[0].command_and_status_vf = 0xfc601004
&ssm0_adapter->vf_regs[0].revision_and_class_vf = 0xfc601008
&ssm0_adapter->vf_regs[0].pci_register_c_vf = 0xfc60100c
&ssm0_adapter->vf_regs[0].cap_pointer_vf = 0xfc601034
&ssm0_adapter->vf_regs[0].pci_e_cap_vf = 0xfc601040
&ssm0_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc601044
&ssm0_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc601048
&ssm0_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc601090
&ssm0_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc601094
&ssm0_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc601098
&ssm0_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc602000
&ssm0_adapter->vf_regs[1].command_and_status_vf = 0xfc602004
&ssm0_adapter->vf_regs[1].revision_and_class_vf = 0xfc602008
&ssm0_adapter->vf_regs[1].pci_register_c_vf = 0xfc60200c
&ssm0_adapter->vf_regs[1].cap_pointer_vf = 0xfc602034
&ssm0_adapter->vf_regs[1].pci_e_cap_vf = 0xfc602040
&ssm0_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc602044
&ssm0_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc602048
&ssm0_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc602090
&ssm0_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc602094
&ssm0_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc602098
&ssm0_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc603000
&ssm0_adapter->vf_regs[2].command_and_status_vf = 0xfc603004
&ssm0_adapter->vf_regs[2].revision_and_class_vf = 0xfc603008
&ssm0_adapter->vf_regs[2].pci_register_c_vf = 0xfc60300c
&ssm0_adapter->vf_regs[2].cap_pointer_vf = 0xfc603034
&ssm0_adapter->vf_regs[2].pci_e_cap_vf = 0xfc603040
&ssm0_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc603044
&ssm0_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc603048
&ssm0_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc603090
&ssm0_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc603094
&ssm0_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc603098
&ssm0_crypto->configuration.unit_conf = 0xfc620300
&ssm0_crypto->configuration.m2s_timeout = 0xfc620304
&ssm0_crypto->configuration.s2m_timeout = 0xfc620308
&ssm0_crypto->configuration.mem_test = 0xfc62030c
&ssm0_crypto->debug.unit_debug_conf = 0xfc620310
&ssm0_crypto->log.desc_word0 = 0xfc620320
&ssm0_crypto->log.desc_word1 = 0xfc620324
&ssm0_crypto->log.trans_info_1 = 0xfc620328
&ssm0_crypto->log.trans_info_2 = 0xfc62032c
&ssm0_crypto->crypto_perf_counter.exec_cnt = 0xfc620340
&ssm0_crypto->crypto_perf_counter.m2s_active_cnt = 0xfc620344
&ssm0_crypto->crypto_perf_counter.m2s_idle_cnt = 0xfc620348
&ssm0_crypto->crypto_perf_counter.m2s_backp_cnt = 0xfc62034c
&ssm0_crypto->crypto_perf_counter.s2m_active_cnt = 0xfc620350
&ssm0_crypto->crypto_perf_counter.s2m_idle_cnt = 0xfc620354
&ssm0_crypto->crypto_perf_counter.s2m_backp_cnt = 0xfc620358
&ssm0_crypto->crypto_perf_counter.cmd_dn_cnt = 0xfc62035c
&ssm0_crypto->crypto_perf_counter.src_blocks_cnt = 0xfc620360
&ssm0_crypto->crypto_perf_counter.dst_blocks_cnt = 0xfc620364
&ssm0_crypto->crypto_perf_counter.recover_err_cnt = 0xfc620368
&ssm0_crypto->crypto_perf_counter.src_data_beats = 0xfc62036c
&ssm0_crypto->crypto_perf_counter.dst_data_beats = 0xfc620370
&ssm0_crypto->perfm_cnt_cntl.conf = 0xfc620390
&ssm0_crypto->crypto_status.status = 0xfc620394
&ssm0_crypto->crypto_version.revision = 0xfc620398
&ssm0_crypto->crypto_version.date = 0xfc62039c
&ssm0_crypto->crypto_algorithms.encryption = 0xfc6203a0
&ssm0_crypto->crypto_algorithms.compression = 0xfc6203a4
&ssm0_crypto->sha3_round_consts[0].hi = 0xfc620400
&ssm0_crypto->sha3_round_consts[0].lo = 0xfc620404
&ssm0_crypto->sha3_round_consts[1].hi = 0xfc620408
&ssm0_crypto->sha3_round_consts[1].lo = 0xfc62040c
&ssm0_crypto->sha3_round_consts[2].hi = 0xfc620410
&ssm0_crypto->sha3_round_consts[2].lo = 0xfc620414
&ssm0_crypto->sha3_round_consts[3].hi = 0xfc620418
&ssm0_crypto->sha3_round_consts[3].lo = 0xfc62041c
&ssm0_crypto->sha3_round_consts[4].hi = 0xfc620420
&ssm0_crypto->sha3_round_consts[4].lo = 0xfc620424
&ssm0_crypto->sha3_round_consts[5].hi = 0xfc620428
&ssm0_crypto->sha3_round_consts[5].lo = 0xfc62042c
&ssm0_crypto->sha3_round_consts[6].hi = 0xfc620430
&ssm0_crypto->sha3_round_consts[6].lo = 0xfc620434
&ssm0_crypto->sha3_round_consts[7].hi = 0xfc620438
&ssm0_crypto->sha3_round_consts[7].lo = 0xfc62043c
&ssm0_crypto->sha3_round_consts[8].hi = 0xfc620440
&ssm0_crypto->sha3_round_consts[8].lo = 0xfc620444
&ssm0_crypto->sha3_round_consts[9].hi = 0xfc620448
&ssm0_crypto->sha3_round_consts[9].lo = 0xfc62044c
&ssm0_crypto->sha3_round_consts[10].hi = 0xfc620450
&ssm0_crypto->sha3_round_consts[10].lo = 0xfc620454
&ssm0_crypto->sha3_round_consts[11].hi = 0xfc620458
&ssm0_crypto->sha3_round_consts[11].lo = 0xfc62045c
&ssm0_crypto->sha3_round_consts[12].hi = 0xfc620460
&ssm0_crypto->sha3_round_consts[12].lo = 0xfc620464
&ssm0_crypto->sha3_round_consts[13].hi = 0xfc620468
&ssm0_crypto->sha3_round_consts[13].lo = 0xfc62046c
&ssm0_crypto->sha3_round_consts[14].hi = 0xfc620470
&ssm0_crypto->sha3_round_consts[14].lo = 0xfc620474
&ssm0_crypto->sha3_round_consts[15].hi = 0xfc620478
&ssm0_crypto->sha3_round_consts[15].lo = 0xfc62047c
&ssm0_crypto->sha3_round_consts[16].hi = 0xfc620480
&ssm0_crypto->sha3_round_consts[16].lo = 0xfc620484
&ssm0_crypto->sha3_round_consts[17].hi = 0xfc620488
&ssm0_crypto->sha3_round_consts[17].lo = 0xfc62048c
&ssm0_crypto->sha3_round_consts[18].hi = 0xfc620490
&ssm0_crypto->sha3_round_consts[18].lo = 0xfc620494
&ssm0_crypto->sha3_round_consts[19].hi = 0xfc620498
&ssm0_crypto->sha3_round_consts[19].lo = 0xfc62049c
&ssm0_crypto->sha3_round_consts[20].hi = 0xfc6204a0
&ssm0_crypto->sha3_round_consts[20].lo = 0xfc6204a4
&ssm0_crypto->sha3_round_consts[21].hi = 0xfc6204a8
&ssm0_crypto->sha3_round_consts[21].lo = 0xfc6204ac
&ssm0_crypto->sha3_round_consts[22].hi = 0xfc6204b0
&ssm0_crypto->sha3_round_consts[22].lo = 0xfc6204b4
&ssm0_crypto->sha3_round_consts[23].hi = 0xfc6204b8
&ssm0_crypto->sha3_round_consts[23].lo = 0xfc6204bc
&ssm0_crypto->sha3_round_consts[24].hi = 0xfc6204c0
&ssm0_crypto->sha3_round_consts[24].lo = 0xfc6204c4
&ssm0_crypto->sha3_round_consts[25].hi = 0xfc6204c8
&ssm0_crypto->sha3_round_consts[25].lo = 0xfc6204cc
&ssm0_crypto->sha3_round_consts[26].hi = 0xfc6204d0
&ssm0_crypto->sha3_round_consts[26].lo = 0xfc6204d4
&ssm0_crypto->sha3_round_consts[27].hi = 0xfc6204d8
&ssm0_crypto->sha3_round_consts[27].lo = 0xfc6204dc
&ssm0_crypto->sha3_round_consts[28].hi = 0xfc6204e0
&ssm0_crypto->sha3_round_consts[28].lo = 0xfc6204e4
&ssm0_crypto->sha3_round_consts[29].hi = 0xfc6204e8
&ssm0_crypto->sha3_round_consts[29].lo = 0xfc6204ec
&ssm0_crypto->sha3_round_consts[30].hi = 0xfc6204f0
&ssm0_crypto->sha3_round_consts[30].lo = 0xfc6204f4
&ssm0_crypto->sha3_round_consts[31].hi = 0xfc6204f8
&ssm0_crypto->sha3_round_consts[31].lo = 0xfc6204fc
&ssm0_crypto->sha3_round_consts[32].hi = 0xfc620500
&ssm0_crypto->sha3_round_consts[32].lo = 0xfc620504
&ssm0_crypto->sha3_round_consts[33].hi = 0xfc620508
&ssm0_crypto->sha3_round_consts[33].lo = 0xfc62050c
&ssm0_crypto->sha3_round_consts[34].hi = 0xfc620510
&ssm0_crypto->sha3_round_consts[34].lo = 0xfc620514
&ssm0_crypto->sha3_round_consts[35].hi = 0xfc620518
&ssm0_crypto->sha3_round_consts[35].lo = 0xfc62051c
&ssm0_crypto->sha3_round_consts[36].hi = 0xfc620520
&ssm0_crypto->sha3_round_consts[36].lo = 0xfc620524
&ssm0_crypto->sha3_round_consts[37].hi = 0xfc620528
&ssm0_crypto->sha3_round_consts[37].lo = 0xfc62052c
&ssm0_crypto->sha3_round_consts[38].hi = 0xfc620530
&ssm0_crypto->sha3_round_consts[38].lo = 0xfc620534
&ssm0_crypto->sha3_round_consts[39].hi = 0xfc620538
&ssm0_crypto->sha3_round_consts[39].lo = 0xfc62053c
&ssm0_crypto->sha3_round_consts[40].hi = 0xfc620540
&ssm0_crypto->sha3_round_consts[40].lo = 0xfc620544
&ssm0_crypto->sha3_round_consts[41].hi = 0xfc620548
&ssm0_crypto->sha3_round_consts[41].lo = 0xfc62054c
&ssm0_crypto->sha3_round_consts[42].hi = 0xfc620550
&ssm0_crypto->sha3_round_consts[42].lo = 0xfc620554
&ssm0_crypto->sha3_round_consts[43].hi = 0xfc620558
&ssm0_crypto->sha3_round_consts[43].lo = 0xfc62055c
&ssm0_crypto->sha3_round_consts[44].hi = 0xfc620560
&ssm0_crypto->sha3_round_consts[44].lo = 0xfc620564
&ssm0_crypto->sha3_round_consts[45].hi = 0xfc620568
&ssm0_crypto->sha3_round_consts[45].lo = 0xfc62056c
&ssm0_crypto->sha3_round_consts[46].hi = 0xfc620570
&ssm0_crypto->sha3_round_consts[46].lo = 0xfc620574
&ssm0_crypto->sha3_round_consts[47].hi = 0xfc620578
&ssm0_crypto->sha3_round_consts[47].lo = 0xfc62057c
&ssm0_crypto->sha3_round_consts[48].hi = 0xfc620580
&ssm0_crypto->sha3_round_consts[48].lo = 0xfc620584
&ssm0_crypto->sha3_round_consts[49].hi = 0xfc620588
&ssm0_crypto->sha3_round_consts[49].lo = 0xfc62058c
&ssm0_crypto->sha3_round_consts[50].hi = 0xfc620590
&ssm0_crypto->sha3_round_consts[50].lo = 0xfc620594
&ssm0_crypto->sha3_round_consts[51].hi = 0xfc620598
&ssm0_crypto->sha3_round_consts[51].lo = 0xfc62059c
&ssm0_crypto->sha3_round_consts[52].hi = 0xfc6205a0
&ssm0_crypto->sha3_round_consts[52].lo = 0xfc6205a4
&ssm0_crypto->sha3_round_consts[53].hi = 0xfc6205a8
&ssm0_crypto->sha3_round_consts[53].lo = 0xfc6205ac
&ssm0_crypto->sha3_round_consts[54].hi = 0xfc6205b0
&ssm0_crypto->sha3_round_consts[54].lo = 0xfc6205b4
&ssm0_crypto->sha3_round_consts[55].hi = 0xfc6205b8
&ssm0_crypto->sha3_round_consts[55].lo = 0xfc6205bc
&ssm0_crypto->sha3_round_consts[56].hi = 0xfc6205c0
&ssm0_crypto->sha3_round_consts[56].lo = 0xfc6205c4
&ssm0_crypto->sha3_round_consts[57].hi = 0xfc6205c8
&ssm0_crypto->sha3_round_consts[57].lo = 0xfc6205cc
&ssm0_crypto->sha3_round_consts[58].hi = 0xfc6205d0
&ssm0_crypto->sha3_round_consts[58].lo = 0xfc6205d4
&ssm0_crypto->sha3_round_consts[59].hi = 0xfc6205d8
&ssm0_crypto->sha3_round_consts[59].lo = 0xfc6205dc
&ssm0_crypto->sha3_round_consts[60].hi = 0xfc6205e0
&ssm0_crypto->sha3_round_consts[60].lo = 0xfc6205e4
&ssm0_crypto->sha3_round_consts[61].hi = 0xfc6205e8
&ssm0_crypto->sha3_round_consts[61].lo = 0xfc6205ec
&ssm0_crypto->sha3_round_consts[62].hi = 0xfc6205f0
&ssm0_crypto->sha3_round_consts[62].lo = 0xfc6205f4
&ssm0_crypto->sha3_round_consts[63].hi = 0xfc6205f8
&ssm0_crypto->sha3_round_consts[63].lo = 0xfc6205fc
&ssm0_crypto->sha3_params.num_rounds = 0xfc620600
&ssm0_crypto->sha3_params.bitrate_sha3_224 = 0xfc620604
&ssm0_crypto->sha3_params.bitrate_sha3_256 = 0xfc620608
&ssm0_crypto->sha3_params.bitrate_sha3_384 = 0xfc62060c
&ssm0_crypto->sha3_params.bitrate_sha3_512 = 0xfc620610
&ssm0_crypto->sha3_params.bitrate_shake_128 = 0xfc620614
&ssm0_crypto->sha3_params.bitrate_shake_256 = 0xfc620618
&ssm0_crypto->sha3_params.bitrate_default = 0xfc62061c
&ssm0_crypto->sha3_params.padding_sha3 = 0xfc620620
&ssm0_crypto->sha3_params.padding_shake = 0xfc620624
&ssm0_crypto->sha3_params.endianity = 0xfc620628
&ssm0_crypto->sha3_debug.fsm_state = 0xfc620630
&ssm0_crypto->xts_conf.lba_inc_0 = 0xfc620640
&ssm0_crypto->xts_conf.lba_inc_1 = 0xfc620644
&ssm0_crypto->xts_conf.lba_inc_2 = 0xfc620648
&ssm0_crypto->xts_conf.lba_inc_3 = 0xfc62064c
&ssm0_crypto->xts_conf.alpha_0 = 0xfc620650
&ssm0_crypto->xts_conf.alpha_1 = 0xfc620654
&ssm0_crypto->xts_conf.alpha_2 = 0xfc620658
&ssm0_crypto->xts_conf.alpha_3 = 0xfc62065c
&ssm0_crypto->xts_conf.tweak_calc_swap = 0xfc620660
&ssm0_crypto->gmac_conf.fsm_status = 0xfc620680
&ssm0_crypto->gmac_conf.override = 0xfc620684
&ssm0_crypto->gmac_conf.endianity_swap = 0xfc620688
&ssm0_crypto->gmac_conf.data_mask_polarity = 0xfc62068c
&ssm0_crypto->gmac_data_mask[0].id_0 = 0xfc620690
&ssm0_crypto->gmac_data_mask[0].id_1 = 0xfc620694
&ssm0_crypto->gmac_data_mask[0].id_2 = 0xfc620698
&ssm0_crypto->gmac_data_mask[0].id_3 = 0xfc62069c
&ssm0_crypto->gmac_data_mask[1].id_0 = 0xfc6206a0
&ssm0_crypto->gmac_data_mask[1].id_1 = 0xfc6206a4
&ssm0_crypto->gmac_data_mask[1].id_2 = 0xfc6206a8
&ssm0_crypto->gmac_data_mask[1].id_3 = 0xfc6206ac
&ssm0_crypto->gmac_data_mask[2].id_0 = 0xfc6206b0
&ssm0_crypto->gmac_data_mask[2].id_1 = 0xfc6206b4
&ssm0_crypto->gmac_data_mask[2].id_2 = 0xfc6206b8
&ssm0_crypto->gmac_data_mask[2].id_3 = 0xfc6206bc
&ssm0_crypto->gmac_data_mask[3].id_0 = 0xfc6206c0
&ssm0_crypto->gmac_data_mask[3].id_1 = 0xfc6206c4
&ssm0_crypto->gmac_data_mask[3].id_2 = 0xfc6206c8
&ssm0_crypto->gmac_data_mask[3].id_3 = 0xfc6206cc
&ssm0_crypto->gmac_data_mask[4].id_0 = 0xfc6206d0
&ssm0_crypto->gmac_data_mask[4].id_1 = 0xfc6206d4
&ssm0_crypto->gmac_data_mask[4].id_2 = 0xfc6206d8
&ssm0_crypto->gmac_data_mask[4].id_3 = 0xfc6206dc
&ssm0_crypto->gmac_data_mask[5].id_0 = 0xfc6206e0
&ssm0_crypto->gmac_data_mask[5].id_1 = 0xfc6206e4
&ssm0_crypto->gmac_data_mask[5].id_2 = 0xfc6206e8
&ssm0_crypto->gmac_data_mask[5].id_3 = 0xfc6206ec
&ssm0_crypto->gmac_data_mask[6].id_0 = 0xfc6206f0
&ssm0_crypto->gmac_data_mask[6].id_1 = 0xfc6206f4
&ssm0_crypto->gmac_data_mask[6].id_2 = 0xfc6206f8
&ssm0_crypto->gmac_data_mask[6].id_3 = 0xfc6206fc
&ssm0_crypto->gmac_data_mask[7].id_0 = 0xfc620700
&ssm0_crypto->gmac_data_mask[7].id_1 = 0xfc620704
&ssm0_crypto->gmac_data_mask[7].id_2 = 0xfc620708
&ssm0_crypto->gmac_data_mask[7].id_3 = 0xfc62070c
&ssm0_crypto->gmac_data_mask[8].id_0 = 0xfc620710
&ssm0_crypto->gmac_data_mask[8].id_1 = 0xfc620714
&ssm0_crypto->gmac_data_mask[8].id_2 = 0xfc620718
&ssm0_crypto->gmac_data_mask[8].id_3 = 0xfc62071c
&ssm0_crypto->gmac_data_mask[9].id_0 = 0xfc620720
&ssm0_crypto->gmac_data_mask[9].id_1 = 0xfc620724
&ssm0_crypto->gmac_data_mask[9].id_2 = 0xfc620728
&ssm0_crypto->gmac_data_mask[9].id_3 = 0xfc62072c
&ssm0_crypto->gmac_data_mask[10].id_0 = 0xfc620730
&ssm0_crypto->gmac_data_mask[10].id_1 = 0xfc620734
&ssm0_crypto->gmac_data_mask[10].id_2 = 0xfc620738
&ssm0_crypto->gmac_data_mask[10].id_3 = 0xfc62073c
&ssm0_crypto->gmac_data_mask[11].id_0 = 0xfc620740
&ssm0_crypto->gmac_data_mask[11].id_1 = 0xfc620744
&ssm0_crypto->gmac_data_mask[11].id_2 = 0xfc620748
&ssm0_crypto->gmac_data_mask[11].id_3 = 0xfc62074c
&ssm0_crypto->gmac_data_mask[12].id_0 = 0xfc620750
&ssm0_crypto->gmac_data_mask[12].id_1 = 0xfc620754
&ssm0_crypto->gmac_data_mask[12].id_2 = 0xfc620758
&ssm0_crypto->gmac_data_mask[12].id_3 = 0xfc62075c
&ssm0_crypto->gmac_data_mask[13].id_0 = 0xfc620760
&ssm0_crypto->gmac_data_mask[13].id_1 = 0xfc620764
&ssm0_crypto->gmac_data_mask[13].id_2 = 0xfc620768
&ssm0_crypto->gmac_data_mask[13].id_3 = 0xfc62076c
&ssm0_crypto->gmac_data_mask[14].id_0 = 0xfc620770
&ssm0_crypto->gmac_data_mask[14].id_1 = 0xfc620774
&ssm0_crypto->gmac_data_mask[14].id_2 = 0xfc620778
&ssm0_crypto->gmac_data_mask[14].id_3 = 0xfc62077c
&ssm0_crypto->gmac_data_mask[15].id_0 = 0xfc620780
&ssm0_crypto->gmac_data_mask[15].id_1 = 0xfc620784
&ssm0_crypto->gmac_data_mask[15].id_2 = 0xfc620788
&ssm0_crypto->gmac_data_mask[15].id_3 = 0xfc62078c
&ssm0_crypto->gmac_perf_counters.configuration = 0xfc620790
&ssm0_crypto->gmac_perf_counters.counter = 0xfc620794
&ssm0_crypto->lz_static_cfg.control = 0xfc620800
&ssm0_crypto->lz_static_cfg.enc_history_status = 0xfc620804
&ssm0_crypto->lz_static_cfg.dec_history_cache_status = 0xfc620808
&ssm0_crypto->lz_static_cfg.dec_history_memory_status = 0xfc62080c
&ssm0_crypto->lz_static_cfg.enc_perf_status = 0xfc620810
&ssm0_crypto->lz_static_cfg.dec_perf_status = 0xfc620814
&ssm0_crypto->lz_static_cfg.memory_init = 0xfc620818
&ssm0_crypto->lz_algorithm.entry_alg = 0xfc620820
&ssm0_crypto->lz_algorithm.flags_offset = 0xfc620824
&ssm0_crypto->lz_algorithm.flags_pos_0 = 0xfc620828
&ssm0_crypto->lz_algorithm.flags_pos_1 = 0xfc62082c
&ssm0_crypto->lz_algorithm.flags_pos_2 = 0xfc620830
&ssm0_crypto->lz_algorithm.flags_pos_3 = 0xfc620834
&ssm0_crypto->lz_algorithm.flags_cfg = 0xfc620838
&ssm0_crypto->lz_algorithm.cmprs_form = 0xfc62083c
&ssm0_crypto->lz_enc_profile.entry_enc_profile = 0xfc620840
&ssm0_crypto->lz_enc_profile.cfg_enc_profile = 0xfc620844
&ssm0_crypto->lz_enc_profile.thresholds_enc_profile = 0xfc620848
&ssm0_crypto->lz_enc_profile.eop_policy_profile = 0xfc62084c
&ssm0_crypto->lz_dec_profile.entry_dec_profile = 0xfc620850
&ssm0_crypto->lz_dec_profile.cfg = 0xfc620854
&ssm0_crypto->lz_dec_profile.alg = 0xfc620858
&ssm0_crypto->lz_output_arbiter.entry_out_arb = 0xfc620860
&ssm0_crypto->lz_output_arbiter.alu_data_0_1 = 0xfc620864
&ssm0_crypto->lz_output_arbiter.alu_data_2_3 = 0xfc620868
&ssm0_crypto->lz_output_arbiter.cfg_out_arb = 0xfc62086c
&ssm0_crypto->lz_format.entry_format = 0xfc620870
&ssm0_crypto->lz_format.offset = 0xfc620874
&ssm0_crypto->lz_format.alu_symbol_0 = 0xfc620878
&ssm0_crypto->lz_format.alu_symbol_1 = 0xfc62087c
&ssm0_crypto->lz_format.alu_length_0 = 0xfc620880
&ssm0_crypto->lz_format.alu_length_1 = 0xfc620884
&ssm0_crypto->lz_format.alu_offset_0 = 0xfc620888
&ssm0_crypto->lz_format.alu_offset_1 = 0xfc62088c
&ssm0_crypto->lz_format.cfg_format = 0xfc620890
&ssm0_crypto->lz_cam.entry_cam = 0xfc6208a0
&ssm0_crypto->lz_cam.cfg_cam = 0xfc6208a4
&ssm0_crypto->lz_cam.threshold_cam = 0xfc6208a8
&ssm0_crypto->lz_decoder_history_stat.counter_control = 0xfc6208b0
&ssm0_crypto->lz_decoder_history_stat.mca_sram = 0xfc6208b4
&ssm0_crypto->lz_decoder_history_stat.mca_large_cache = 0xfc6208b8
&ssm0_crypto->lz_decoder_history_stat.mca_small_cache = 0xfc6208bc
&ssm0_crypto->lz_decoder_history_stat.lsrh = 0xfc6208c0
&ssm0_crypto->lz_decoder_history_stat.larh = 0xfc6208c4
&ssm0_crypto->lz_decoder_history_stat.code_word_counter_msb = 0xfc6208c8
&ssm0_crypto->lz_decoder_history_stat.code_word_counter_lsb = 0xfc6208cc
&ssm0_crypto->huffman_static_table.entry = 0xfc620900
&ssm0_crypto->huffman_static_table.value = 0xfc620904
&ssm0_crypto->huffman_static_table.alphabet = 0xfc620908
&ssm0_crypto->comp_to_enc_sub_block_size.pad_0 = 0xfc620920
&ssm0_crypto->comp_to_enc_sub_block_size.pad_1 = 0xfc620924
&ssm0_crypto->comp_to_enc_sub_block_size.pad_2 = 0xfc620928
&ssm0_crypto->comp_to_enc_sub_block_size.pad_3 = 0xfc62092c
&ssm0_crypto->inline_crc_cfg.icrc_profile_table_idx = 0xfc621008
&ssm0_crypto->inline_crc_start_mask[0].c_mask_0 = 0xfc621040
&ssm0_crypto->inline_crc_start_mask[0].c_mask_1 = 0xfc621044
&ssm0_crypto->inline_crc_start_mask[0].c_mask_2 = 0xfc621048
&ssm0_crypto->inline_crc_start_mask[0].c_mask_3 = 0xfc62104c
&ssm0_crypto->inline_crc_start_mask[1].c_mask_0 = 0xfc621050
&ssm0_crypto->inline_crc_start_mask[1].c_mask_1 = 0xfc621054
&ssm0_crypto->inline_crc_start_mask[1].c_mask_2 = 0xfc621058
&ssm0_crypto->inline_crc_start_mask[1].c_mask_3 = 0xfc62105c
&ssm0_crypto->inline_crc_start_mask[2].c_mask_0 = 0xfc621060
&ssm0_crypto->inline_crc_start_mask[2].c_mask_1 = 0xfc621064
&ssm0_crypto->inline_crc_start_mask[2].c_mask_2 = 0xfc621068
&ssm0_crypto->inline_crc_start_mask[2].c_mask_3 = 0xfc62106c
&ssm0_crypto->inline_crc_start_mask[3].c_mask_0 = 0xfc621070
&ssm0_crypto->inline_crc_start_mask[3].c_mask_1 = 0xfc621074
&ssm0_crypto->inline_crc_start_mask[3].c_mask_2 = 0xfc621078
&ssm0_crypto->inline_crc_start_mask[3].c_mask_3 = 0xfc62107c
&ssm0_crypto->crc_profile_table.crc_addr = 0xfc621080
&ssm0_crypto->crc_profile_table.crc_data = 0xfc621084
&ssm0_crypto->spare.generate_1 = 0xfc625000
&ssm0_crypto->spare.generate_2 = 0xfc625004
&ssm0_crypto->spare.generate_3 = 0xfc625008
&ssm0_crypto->spare.generate_4 = 0xfc62500c
&ssm0_crypto->spare.transmit_1 = 0xfc625010
&ssm0_crypto->spare.transmit_2 = 0xfc625014
&ssm0_crypto->spare.transmit_3 = 0xfc625018
&ssm0_crypto->spare.transmit_4 = 0xfc62501c
&ssm0_crypto->spare.parse_1 = 0xfc625020
&ssm0_crypto->spare.parse_2 = 0xfc625024
&ssm0_crypto->spare.parse_3 = 0xfc625028
&ssm0_crypto->spare.parse_4 = 0xfc62502c
&ssm0_crypto->spare.extract_1 = 0xfc625030
&ssm0_crypto->spare.extract_2 = 0xfc625034
&ssm0_crypto->spare.extract_3 = 0xfc625038
&ssm0_crypto->spare.extract_4 = 0xfc62503c
&ssm0_crypto->spare.huffman_1 = 0xfc625040
&ssm0_crypto->spare.huffman_2 = 0xfc625044
&ssm0_crypto->spare.huffman_3 = 0xfc625048
&ssm0_crypto->spare.huffman_4 = 0xfc62504c
&ssm0_crypto->spare.ssmae_1 = 0xfc625050
&ssm0_crypto->spare.ssmae_2 = 0xfc625054
&ssm0_crypto->spare.ssmae_3 = 0xfc625058
&ssm0_crypto->spare.ssmae_4 = 0xfc62505c
&ssm0_raid->configuration.unit_conf = 0xfc640000
&ssm0_raid->configuration.mem_test = 0xfc640004
&ssm0_raid->log.desc_word0 = 0xfc640020
&ssm0_raid->log.desc_word1 = 0xfc640024
&ssm0_raid->log.trans_info_1 = 0xfc640028
&ssm0_raid->log.trans_info_2 = 0xfc64002c
&ssm0_raid->raid_perf_counter.exec_cnt = 0xfc640040
&ssm0_raid->raid_perf_counter.m2s_active_cnt = 0xfc640044
&ssm0_raid->raid_perf_counter.m2s_idle_cnt = 0xfc640048
&ssm0_raid->raid_perf_counter.m2s_backp_cnt = 0xfc64004c
&ssm0_raid->raid_perf_counter.s2m_active_cnt = 0xfc640050
&ssm0_raid->raid_perf_counter.s2m_idle_cnt = 0xfc640054
&ssm0_raid->raid_perf_counter.s2m_backp_cnt = 0xfc640058
&ssm0_raid->raid_perf_counter.cmd_dn_cnt = 0xfc64005c
&ssm0_raid->raid_perf_counter.src_blocks_cnt = 0xfc640060
&ssm0_raid->raid_perf_counter.dst_blocks_cnt = 0xfc640064
&ssm0_raid->raid_perf_counter.mem_cmd_dn_cnt = 0xfc640068
&ssm0_raid->raid_perf_counter.recover_err_cnt = 0xfc64006c
&ssm0_raid->raid_perf_counter.src_data_beats = 0xfc640070
&ssm0_raid->raid_perf_counter.dst_data_beats = 0xfc640074
&ssm0_raid->perfm_cnt_cntl.conf = 0xfc640090
&ssm0_raid->raid_status.status = 0xfc640094
&ssm0_raid->unit_id.unit_id = 0xfc640098
&ssm0_raid->gflog_table[0].w0_raw = 0xfc640100
&ssm0_raid->gflog_table[0].w1_raw = 0xfc640104
&ssm0_raid->gflog_table[0].w2_raw = 0xfc640108
&ssm0_raid->gflog_table[0].w3_raw = 0xfc64010c
&ssm0_raid->gflog_table[1].w0_raw = 0xfc640110
&ssm0_raid->gflog_table[1].w1_raw = 0xfc640114
&ssm0_raid->gflog_table[1].w2_raw = 0xfc640118
&ssm0_raid->gflog_table[1].w3_raw = 0xfc64011c
&ssm0_raid->gflog_table[2].w0_raw = 0xfc640120
&ssm0_raid->gflog_table[2].w1_raw = 0xfc640124
&ssm0_raid->gflog_table[2].w2_raw = 0xfc640128
&ssm0_raid->gflog_table[2].w3_raw = 0xfc64012c
&ssm0_raid->gflog_table[3].w0_raw = 0xfc640130
&ssm0_raid->gflog_table[3].w1_raw = 0xfc640134
&ssm0_raid->gflog_table[3].w2_raw = 0xfc640138
&ssm0_raid->gflog_table[3].w3_raw = 0xfc64013c
&ssm0_raid->gflog_table[4].w0_raw = 0xfc640140
&ssm0_raid->gflog_table[4].w1_raw = 0xfc640144
&ssm0_raid->gflog_table[4].w2_raw = 0xfc640148
&ssm0_raid->gflog_table[4].w3_raw = 0xfc64014c
&ssm0_raid->gflog_table[5].w0_raw = 0xfc640150
&ssm0_raid->gflog_table[5].w1_raw = 0xfc640154
&ssm0_raid->gflog_table[5].w2_raw = 0xfc640158
&ssm0_raid->gflog_table[5].w3_raw = 0xfc64015c
&ssm0_raid->gflog_table[6].w0_raw = 0xfc640160
&ssm0_raid->gflog_table[6].w1_raw = 0xfc640164
&ssm0_raid->gflog_table[6].w2_raw = 0xfc640168
&ssm0_raid->gflog_table[6].w3_raw = 0xfc64016c
&ssm0_raid->gflog_table[7].w0_raw = 0xfc640170
&ssm0_raid->gflog_table[7].w1_raw = 0xfc640174
&ssm0_raid->gflog_table[7].w2_raw = 0xfc640178
&ssm0_raid->gflog_table[7].w3_raw = 0xfc64017c
&ssm0_raid->gflog_table[8].w0_raw = 0xfc640180
&ssm0_raid->gflog_table[8].w1_raw = 0xfc640184
&ssm0_raid->gflog_table[8].w2_raw = 0xfc640188
&ssm0_raid->gflog_table[8].w3_raw = 0xfc64018c
&ssm0_raid->gflog_table[9].w0_raw = 0xfc640190
&ssm0_raid->gflog_table[9].w1_raw = 0xfc640194
&ssm0_raid->gflog_table[9].w2_raw = 0xfc640198
&ssm0_raid->gflog_table[9].w3_raw = 0xfc64019c
&ssm0_raid->gflog_table[10].w0_raw = 0xfc6401a0
&ssm0_raid->gflog_table[10].w1_raw = 0xfc6401a4
&ssm0_raid->gflog_table[10].w2_raw = 0xfc6401a8
&ssm0_raid->gflog_table[10].w3_raw = 0xfc6401ac
&ssm0_raid->gflog_table[11].w0_raw = 0xfc6401b0
&ssm0_raid->gflog_table[11].w1_raw = 0xfc6401b4
&ssm0_raid->gflog_table[11].w2_raw = 0xfc6401b8
&ssm0_raid->gflog_table[11].w3_raw = 0xfc6401bc
&ssm0_raid->gflog_table[12].w0_raw = 0xfc6401c0
&ssm0_raid->gflog_table[12].w1_raw = 0xfc6401c4
&ssm0_raid->gflog_table[12].w2_raw = 0xfc6401c8
&ssm0_raid->gflog_table[12].w3_raw = 0xfc6401cc
&ssm0_raid->gflog_table[13].w0_raw = 0xfc6401d0
&ssm0_raid->gflog_table[13].w1_raw = 0xfc6401d4
&ssm0_raid->gflog_table[13].w2_raw = 0xfc6401d8
&ssm0_raid->gflog_table[13].w3_raw = 0xfc6401dc
&ssm0_raid->gflog_table[14].w0_raw = 0xfc6401e0
&ssm0_raid->gflog_table[14].w1_raw = 0xfc6401e4
&ssm0_raid->gflog_table[14].w2_raw = 0xfc6401e8
&ssm0_raid->gflog_table[14].w3_raw = 0xfc6401ec
&ssm0_raid->gflog_table[15].w0_raw = 0xfc6401f0
&ssm0_raid->gflog_table[15].w1_raw = 0xfc6401f4
&ssm0_raid->gflog_table[15].w2_raw = 0xfc6401f8
&ssm0_raid->gflog_table[15].w3_raw = 0xfc6401fc
&ssm0_raid->gfilog_table[0].w0_r = 0xfc640200
&ssm0_raid->gfilog_table[0].w1_r = 0xfc640204
&ssm0_raid->gfilog_table[0].w2_r = 0xfc640208
&ssm0_raid->gfilog_table[0].w3_r = 0xfc64020c
&ssm0_raid->gfilog_table[1].w0_r = 0xfc640210
&ssm0_raid->gfilog_table[1].w1_r = 0xfc640214
&ssm0_raid->gfilog_table[1].w2_r = 0xfc640218
&ssm0_raid->gfilog_table[1].w3_r = 0xfc64021c
&ssm0_raid->gfilog_table[2].w0_r = 0xfc640220
&ssm0_raid->gfilog_table[2].w1_r = 0xfc640224
&ssm0_raid->gfilog_table[2].w2_r = 0xfc640228
&ssm0_raid->gfilog_table[2].w3_r = 0xfc64022c
&ssm0_raid->gfilog_table[3].w0_r = 0xfc640230
&ssm0_raid->gfilog_table[3].w1_r = 0xfc640234
&ssm0_raid->gfilog_table[3].w2_r = 0xfc640238
&ssm0_raid->gfilog_table[3].w3_r = 0xfc64023c
&ssm0_raid->gfilog_table[4].w0_r = 0xfc640240
&ssm0_raid->gfilog_table[4].w1_r = 0xfc640244
&ssm0_raid->gfilog_table[4].w2_r = 0xfc640248
&ssm0_raid->gfilog_table[4].w3_r = 0xfc64024c
&ssm0_raid->gfilog_table[5].w0_r = 0xfc640250
&ssm0_raid->gfilog_table[5].w1_r = 0xfc640254
&ssm0_raid->gfilog_table[5].w2_r = 0xfc640258
&ssm0_raid->gfilog_table[5].w3_r = 0xfc64025c
&ssm0_raid->gfilog_table[6].w0_r = 0xfc640260
&ssm0_raid->gfilog_table[6].w1_r = 0xfc640264
&ssm0_raid->gfilog_table[6].w2_r = 0xfc640268
&ssm0_raid->gfilog_table[6].w3_r = 0xfc64026c
&ssm0_raid->gfilog_table[7].w0_r = 0xfc640270
&ssm0_raid->gfilog_table[7].w1_r = 0xfc640274
&ssm0_raid->gfilog_table[7].w2_r = 0xfc640278
&ssm0_raid->gfilog_table[7].w3_r = 0xfc64027c
&ssm0_raid->gfilog_table[8].w0_r = 0xfc640280
&ssm0_raid->gfilog_table[8].w1_r = 0xfc640284
&ssm0_raid->gfilog_table[8].w2_r = 0xfc640288
&ssm0_raid->gfilog_table[8].w3_r = 0xfc64028c
&ssm0_raid->gfilog_table[9].w0_r = 0xfc640290
&ssm0_raid->gfilog_table[9].w1_r = 0xfc640294
&ssm0_raid->gfilog_table[9].w2_r = 0xfc640298
&ssm0_raid->gfilog_table[9].w3_r = 0xfc64029c
&ssm0_raid->gfilog_table[10].w0_r = 0xfc6402a0
&ssm0_raid->gfilog_table[10].w1_r = 0xfc6402a4
&ssm0_raid->gfilog_table[10].w2_r = 0xfc6402a8
&ssm0_raid->gfilog_table[10].w3_r = 0xfc6402ac
&ssm0_raid->gfilog_table[11].w0_r = 0xfc6402b0
&ssm0_raid->gfilog_table[11].w1_r = 0xfc6402b4
&ssm0_raid->gfilog_table[11].w2_r = 0xfc6402b8
&ssm0_raid->gfilog_table[11].w3_r = 0xfc6402bc
&ssm0_raid->gfilog_table[12].w0_r = 0xfc6402c0
&ssm0_raid->gfilog_table[12].w1_r = 0xfc6402c4
&ssm0_raid->gfilog_table[12].w2_r = 0xfc6402c8
&ssm0_raid->gfilog_table[12].w3_r = 0xfc6402cc
&ssm0_raid->gfilog_table[13].w0_r = 0xfc6402d0
&ssm0_raid->gfilog_table[13].w1_r = 0xfc6402d4
&ssm0_raid->gfilog_table[13].w2_r = 0xfc6402d8
&ssm0_raid->gfilog_table[13].w3_r = 0xfc6402dc
&ssm0_raid->gfilog_table[14].w0_r = 0xfc6402e0
&ssm0_raid->gfilog_table[14].w1_r = 0xfc6402e4
&ssm0_raid->gfilog_table[14].w2_r = 0xfc6402e8
&ssm0_raid->gfilog_table[14].w3_r = 0xfc6402ec
&ssm0_raid->gfilog_table[15].w0_r = 0xfc6402f0
&ssm0_raid->gfilog_table[15].w1_r = 0xfc6402f4
&ssm0_raid->gfilog_table[15].w2_r = 0xfc6402f8
&ssm0_raid->gfilog_table[15].w3_r = 0xfc6402fc
&ssm0_raid->interrupt_grp_a.int_cause_grp_a = 0xfc641000
&ssm0_raid->interrupt_grp_a.int_cause_set_grp_a = 0xfc641008
&ssm0_raid->interrupt_grp_a.int_mask_grp_a = 0xfc641010
&ssm0_raid->interrupt_grp_a.int_mask_clear_grp_a = 0xfc641018
&ssm0_raid->interrupt_grp_a.int_status_grp_a = 0xfc641020
&ssm0_raid->interrupt_grp_a.int_control_grp_a = 0xfc641028
&ssm0_raid->interrupt_grp_a.int_abort_msk_grp_a = 0xfc641030
&ssm0_raid->interrupt_grp_a.int_log_msk_grp_a = 0xfc641038
&ssm0_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfc700100
&ssm0_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfc700104
&ssm0_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfc700108
&ssm0_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfc70010c
&ssm0_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfc700110
&ssm0_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfc700114
&ssm0_udma0->m2s.axi_m2s.data_rd_cfg = 0xfc700118
&ssm0_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfc70011c
&ssm0_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfc700120
&ssm0_udma0->m2s.axi_m2s.ostand_cfg = 0xfc700124
&ssm0_udma0->m2s.m2s.state = 0xfc700200
&ssm0_udma0->m2s.m2s.change_state = 0xfc700204
&ssm0_udma0->m2s.m2s.err_log_mask = 0xfc70020c
&ssm0_udma0->m2s.m2s.log_0 = 0xfc700214
&ssm0_udma0->m2s.m2s.log_1 = 0xfc700218
&ssm0_udma0->m2s.m2s.log_2 = 0xfc70021c
&ssm0_udma0->m2s.m2s.log_3 = 0xfc700220
&ssm0_udma0->m2s.m2s.clear_err_log = 0xfc700224
&ssm0_udma0->m2s.m2s.data_fifo_status = 0xfc700228
&ssm0_udma0->m2s.m2s.header_fifo_status = 0xfc70022c
&ssm0_udma0->m2s.m2s.unack_fifo_status = 0xfc700230
&ssm0_udma0->m2s.m2s.indirect_ctrl = 0xfc700234
&ssm0_udma0->m2s.m2s.sel_pref_fifo_status = 0xfc700238
&ssm0_udma0->m2s.m2s.sel_comp_fifo_status = 0xfc70023c
&ssm0_udma0->m2s.m2s.sel_rate_limit_status = 0xfc700240
&ssm0_udma0->m2s.m2s.sel_dwrr_status = 0xfc700244
&ssm0_udma0->m2s.m2s.clear_ctrl = 0xfc700248
&ssm0_udma0->m2s.m2s.check_en = 0xfc70024c
&ssm0_udma0->m2s.m2s.fifo_en = 0xfc700250
&ssm0_udma0->m2s.m2s.cfg_len = 0xfc700254
&ssm0_udma0->m2s.m2s.stream_cfg = 0xfc700258
&ssm0_udma0->m2s.m2s.pref_queue_en = 0xfc70025c
&ssm0_udma0->m2s.m2s.stream_cfg2 = 0xfc700260
&ssm0_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfc700300
&ssm0_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfc700304
&ssm0_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfc700308
&ssm0_udma0->m2s.m2s_rd.data_cfg = 0xfc700310
&ssm0_udma0->m2s.m2s_dwrr.cfg_sched = 0xfc700340
&ssm0_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfc700344
&ssm0_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfc700380
&ssm0_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfc700384
&ssm0_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfc700388
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfc7003c0
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfc7003c4
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfc7003c8
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfc7003cc
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfc7003d0
&ssm0_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfc7003d4
&ssm0_udma0->m2s.m2s_comp.cfg_1c = 0xfc700400
&ssm0_udma0->m2s.m2s_comp.cfg_coal = 0xfc700404
&ssm0_udma0->m2s.m2s_comp.cfg_application_ack = 0xfc700408
&ssm0_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfc70040c
&ssm0_udma0->m2s.m2s_stat.cfg_st = 0xfc700500
&ssm0_udma0->m2s.m2s_stat.tx_pkt = 0xfc700504
&ssm0_udma0->m2s.m2s_stat.tx_bytes_low = 0xfc700508
&ssm0_udma0->m2s.m2s_stat.tx_bytes_high = 0xfc70050c
&ssm0_udma0->m2s.m2s_stat.prefed_desc = 0xfc700510
&ssm0_udma0->m2s.m2s_stat.comp_pkt = 0xfc700514
&ssm0_udma0->m2s.m2s_stat.comp_desc = 0xfc700518
&ssm0_udma0->m2s.m2s_stat.ack_pkts = 0xfc70051c
&ssm0_udma0->m2s.m2s_feature.reg_1 = 0xfc700600
&ssm0_udma0->m2s.m2s_feature.dma_version = 0xfc700604
&ssm0_udma0->m2s.m2s_feature.reg_3 = 0xfc700608
&ssm0_udma0->m2s.m2s_feature.reg_4 = 0xfc70060c
&ssm0_udma0->m2s.m2s_feature.reg_5 = 0xfc700610
&ssm0_udma0->m2s.m2s_feature.reg_6 = 0xfc700614
&ssm0_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfc701000
&ssm0_udma0->m2s.m2s_q[0].cfg = 0xfc701020
&ssm0_udma0->m2s.m2s_q[0].status = 0xfc701024
&ssm0_udma0->m2s.m2s_q[0].tdrbp_low = 0xfc701028
&ssm0_udma0->m2s.m2s_q[0].tdrbp_high = 0xfc70102c
&ssm0_udma0->m2s.m2s_q[0].tdrl = 0xfc701030
&ssm0_udma0->m2s.m2s_q[0].tdrhp = 0xfc701034
&ssm0_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfc701038
&ssm0_udma0->m2s.m2s_q[0].tdrtp = 0xfc70103c
&ssm0_udma0->m2s.m2s_q[0].tdcp = 0xfc701040
&ssm0_udma0->m2s.m2s_q[0].tcrbp_low = 0xfc701044
&ssm0_udma0->m2s.m2s_q[0].tcrbp_high = 0xfc701048
&ssm0_udma0->m2s.m2s_q[0].tcrhp = 0xfc70104c
&ssm0_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfc701050
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfc701060
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfc701064
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfc701068
&ssm0_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfc70106c
&ssm0_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfc701070
&ssm0_udma0->m2s.m2s_q[0].rlimit.mask = 0xfc701074
&ssm0_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfc701080
&ssm0_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfc701084
&ssm0_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfc701088
&ssm0_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfc70108c
&ssm0_udma0->m2s.m2s_q[0].comp_cfg = 0xfc7010a0
&ssm0_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfc7010b0
&ssm0_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfc7010c0
&ssm0_udma0->m2s.m2s_q[0].read_data_snp = 0xfc7010d0
&ssm0_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfc702000
&ssm0_udma0->m2s.m2s_q[1].cfg = 0xfc702020
&ssm0_udma0->m2s.m2s_q[1].status = 0xfc702024
&ssm0_udma0->m2s.m2s_q[1].tdrbp_low = 0xfc702028
&ssm0_udma0->m2s.m2s_q[1].tdrbp_high = 0xfc70202c
&ssm0_udma0->m2s.m2s_q[1].tdrl = 0xfc702030
&ssm0_udma0->m2s.m2s_q[1].tdrhp = 0xfc702034
&ssm0_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfc702038
&ssm0_udma0->m2s.m2s_q[1].tdrtp = 0xfc70203c
&ssm0_udma0->m2s.m2s_q[1].tdcp = 0xfc702040
&ssm0_udma0->m2s.m2s_q[1].tcrbp_low = 0xfc702044
&ssm0_udma0->m2s.m2s_q[1].tcrbp_high = 0xfc702048
&ssm0_udma0->m2s.m2s_q[1].tcrhp = 0xfc70204c
&ssm0_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfc702050
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfc702060
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfc702064
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfc702068
&ssm0_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfc70206c
&ssm0_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfc702070
&ssm0_udma0->m2s.m2s_q[1].rlimit.mask = 0xfc702074
&ssm0_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfc702080
&ssm0_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfc702084
&ssm0_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfc702088
&ssm0_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfc70208c
&ssm0_udma0->m2s.m2s_q[1].comp_cfg = 0xfc7020a0
&ssm0_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfc7020b0
&ssm0_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfc7020c0
&ssm0_udma0->m2s.m2s_q[1].read_data_snp = 0xfc7020d0
&ssm0_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfc703000
&ssm0_udma0->m2s.m2s_q[2].cfg = 0xfc703020
&ssm0_udma0->m2s.m2s_q[2].status = 0xfc703024
&ssm0_udma0->m2s.m2s_q[2].tdrbp_low = 0xfc703028
&ssm0_udma0->m2s.m2s_q[2].tdrbp_high = 0xfc70302c
&ssm0_udma0->m2s.m2s_q[2].tdrl = 0xfc703030
&ssm0_udma0->m2s.m2s_q[2].tdrhp = 0xfc703034
&ssm0_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfc703038
&ssm0_udma0->m2s.m2s_q[2].tdrtp = 0xfc70303c
&ssm0_udma0->m2s.m2s_q[2].tdcp = 0xfc703040
&ssm0_udma0->m2s.m2s_q[2].tcrbp_low = 0xfc703044
&ssm0_udma0->m2s.m2s_q[2].tcrbp_high = 0xfc703048
&ssm0_udma0->m2s.m2s_q[2].tcrhp = 0xfc70304c
&ssm0_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfc703050
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfc703060
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfc703064
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfc703068
&ssm0_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfc70306c
&ssm0_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfc703070
&ssm0_udma0->m2s.m2s_q[2].rlimit.mask = 0xfc703074
&ssm0_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfc703080
&ssm0_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfc703084
&ssm0_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfc703088
&ssm0_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfc70308c
&ssm0_udma0->m2s.m2s_q[2].comp_cfg = 0xfc7030a0
&ssm0_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfc7030b0
&ssm0_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfc7030c0
&ssm0_udma0->m2s.m2s_q[2].read_data_snp = 0xfc7030d0
&ssm0_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfc704000
&ssm0_udma0->m2s.m2s_q[3].cfg = 0xfc704020
&ssm0_udma0->m2s.m2s_q[3].status = 0xfc704024
&ssm0_udma0->m2s.m2s_q[3].tdrbp_low = 0xfc704028
&ssm0_udma0->m2s.m2s_q[3].tdrbp_high = 0xfc70402c
&ssm0_udma0->m2s.m2s_q[3].tdrl = 0xfc704030
&ssm0_udma0->m2s.m2s_q[3].tdrhp = 0xfc704034
&ssm0_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfc704038
&ssm0_udma0->m2s.m2s_q[3].tdrtp = 0xfc70403c
&ssm0_udma0->m2s.m2s_q[3].tdcp = 0xfc704040
&ssm0_udma0->m2s.m2s_q[3].tcrbp_low = 0xfc704044
&ssm0_udma0->m2s.m2s_q[3].tcrbp_high = 0xfc704048
&ssm0_udma0->m2s.m2s_q[3].tcrhp = 0xfc70404c
&ssm0_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfc704050
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfc704060
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfc704064
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfc704068
&ssm0_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfc70406c
&ssm0_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfc704070
&ssm0_udma0->m2s.m2s_q[3].rlimit.mask = 0xfc704074
&ssm0_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfc704080
&ssm0_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfc704084
&ssm0_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfc704088
&ssm0_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfc70408c
&ssm0_udma0->m2s.m2s_q[3].comp_cfg = 0xfc7040a0
&ssm0_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfc7040b0
&ssm0_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfc7040c0
&ssm0_udma0->m2s.m2s_q[3].read_data_snp = 0xfc7040d0
&ssm0_udma0->m2s.m2s_q[4].desc_pref_cfg = 0xfc705000
&ssm0_udma0->m2s.m2s_q[4].cfg = 0xfc705020
&ssm0_udma0->m2s.m2s_q[4].status = 0xfc705024
&ssm0_udma0->m2s.m2s_q[4].tdrbp_low = 0xfc705028
&ssm0_udma0->m2s.m2s_q[4].tdrbp_high = 0xfc70502c
&ssm0_udma0->m2s.m2s_q[4].tdrl = 0xfc705030
&ssm0_udma0->m2s.m2s_q[4].tdrhp = 0xfc705034
&ssm0_udma0->m2s.m2s_q[4].tdrtp_inc = 0xfc705038
&ssm0_udma0->m2s.m2s_q[4].tdrtp = 0xfc70503c
&ssm0_udma0->m2s.m2s_q[4].tdcp = 0xfc705040
&ssm0_udma0->m2s.m2s_q[4].tcrbp_low = 0xfc705044
&ssm0_udma0->m2s.m2s_q[4].tcrbp_high = 0xfc705048
&ssm0_udma0->m2s.m2s_q[4].tcrhp = 0xfc70504c
&ssm0_udma0->m2s.m2s_q[4].tcrhp_internal = 0xfc705050
&ssm0_udma0->m2s.m2s_q[4].rlimit.cfg_1s = 0xfc705060
&ssm0_udma0->m2s.m2s_q[4].rlimit.cfg_cycle = 0xfc705064
&ssm0_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_1 = 0xfc705068
&ssm0_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_2 = 0xfc70506c
&ssm0_udma0->m2s.m2s_q[4].rlimit.sw_ctrl = 0xfc705070
&ssm0_udma0->m2s.m2s_q[4].rlimit.mask = 0xfc705074
&ssm0_udma0->m2s.m2s_q[4].dwrr_cfg_1 = 0xfc705080
&ssm0_udma0->m2s.m2s_q[4].dwrr_cfg_2 = 0xfc705084
&ssm0_udma0->m2s.m2s_q[4].dwrr_cfg_3 = 0xfc705088
&ssm0_udma0->m2s.m2s_q[4].dwrr_sw_ctrl = 0xfc70508c
&ssm0_udma0->m2s.m2s_q[4].comp_cfg = 0xfc7050a0
&ssm0_udma0->m2s.m2s_q[4].q_sw_ctrl = 0xfc7050b0
&ssm0_udma0->m2s.m2s_q[4].q_tx_pkt = 0xfc7050c0
&ssm0_udma0->m2s.m2s_q[4].read_data_snp = 0xfc7050d0
&ssm0_udma0->m2s.m2s_q[5].desc_pref_cfg = 0xfc706000
&ssm0_udma0->m2s.m2s_q[5].cfg = 0xfc706020
&ssm0_udma0->m2s.m2s_q[5].status = 0xfc706024
&ssm0_udma0->m2s.m2s_q[5].tdrbp_low = 0xfc706028
&ssm0_udma0->m2s.m2s_q[5].tdrbp_high = 0xfc70602c
&ssm0_udma0->m2s.m2s_q[5].tdrl = 0xfc706030
&ssm0_udma0->m2s.m2s_q[5].tdrhp = 0xfc706034
&ssm0_udma0->m2s.m2s_q[5].tdrtp_inc = 0xfc706038
&ssm0_udma0->m2s.m2s_q[5].tdrtp = 0xfc70603c
&ssm0_udma0->m2s.m2s_q[5].tdcp = 0xfc706040
&ssm0_udma0->m2s.m2s_q[5].tcrbp_low = 0xfc706044
&ssm0_udma0->m2s.m2s_q[5].tcrbp_high = 0xfc706048
&ssm0_udma0->m2s.m2s_q[5].tcrhp = 0xfc70604c
&ssm0_udma0->m2s.m2s_q[5].tcrhp_internal = 0xfc706050
&ssm0_udma0->m2s.m2s_q[5].rlimit.cfg_1s = 0xfc706060
&ssm0_udma0->m2s.m2s_q[5].rlimit.cfg_cycle = 0xfc706064
&ssm0_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_1 = 0xfc706068
&ssm0_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_2 = 0xfc70606c
&ssm0_udma0->m2s.m2s_q[5].rlimit.sw_ctrl = 0xfc706070
&ssm0_udma0->m2s.m2s_q[5].rlimit.mask = 0xfc706074
&ssm0_udma0->m2s.m2s_q[5].dwrr_cfg_1 = 0xfc706080
&ssm0_udma0->m2s.m2s_q[5].dwrr_cfg_2 = 0xfc706084
&ssm0_udma0->m2s.m2s_q[5].dwrr_cfg_3 = 0xfc706088
&ssm0_udma0->m2s.m2s_q[5].dwrr_sw_ctrl = 0xfc70608c
&ssm0_udma0->m2s.m2s_q[5].comp_cfg = 0xfc7060a0
&ssm0_udma0->m2s.m2s_q[5].q_sw_ctrl = 0xfc7060b0
&ssm0_udma0->m2s.m2s_q[5].q_tx_pkt = 0xfc7060c0
&ssm0_udma0->m2s.m2s_q[5].read_data_snp = 0xfc7060d0
&ssm0_udma0->m2s.m2s_q[6].desc_pref_cfg = 0xfc707000
&ssm0_udma0->m2s.m2s_q[6].cfg = 0xfc707020
&ssm0_udma0->m2s.m2s_q[6].status = 0xfc707024
&ssm0_udma0->m2s.m2s_q[6].tdrbp_low = 0xfc707028
&ssm0_udma0->m2s.m2s_q[6].tdrbp_high = 0xfc70702c
&ssm0_udma0->m2s.m2s_q[6].tdrl = 0xfc707030
&ssm0_udma0->m2s.m2s_q[6].tdrhp = 0xfc707034
&ssm0_udma0->m2s.m2s_q[6].tdrtp_inc = 0xfc707038
&ssm0_udma0->m2s.m2s_q[6].tdrtp = 0xfc70703c
&ssm0_udma0->m2s.m2s_q[6].tdcp = 0xfc707040
&ssm0_udma0->m2s.m2s_q[6].tcrbp_low = 0xfc707044
&ssm0_udma0->m2s.m2s_q[6].tcrbp_high = 0xfc707048
&ssm0_udma0->m2s.m2s_q[6].tcrhp = 0xfc70704c
&ssm0_udma0->m2s.m2s_q[6].tcrhp_internal = 0xfc707050
&ssm0_udma0->m2s.m2s_q[6].rlimit.cfg_1s = 0xfc707060
&ssm0_udma0->m2s.m2s_q[6].rlimit.cfg_cycle = 0xfc707064
&ssm0_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_1 = 0xfc707068
&ssm0_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_2 = 0xfc70706c
&ssm0_udma0->m2s.m2s_q[6].rlimit.sw_ctrl = 0xfc707070
&ssm0_udma0->m2s.m2s_q[6].rlimit.mask = 0xfc707074
&ssm0_udma0->m2s.m2s_q[6].dwrr_cfg_1 = 0xfc707080
&ssm0_udma0->m2s.m2s_q[6].dwrr_cfg_2 = 0xfc707084
&ssm0_udma0->m2s.m2s_q[6].dwrr_cfg_3 = 0xfc707088
&ssm0_udma0->m2s.m2s_q[6].dwrr_sw_ctrl = 0xfc70708c
&ssm0_udma0->m2s.m2s_q[6].comp_cfg = 0xfc7070a0
&ssm0_udma0->m2s.m2s_q[6].q_sw_ctrl = 0xfc7070b0
&ssm0_udma0->m2s.m2s_q[6].q_tx_pkt = 0xfc7070c0
&ssm0_udma0->m2s.m2s_q[6].read_data_snp = 0xfc7070d0
&ssm0_udma0->m2s.m2s_q[7].desc_pref_cfg = 0xfc708000
&ssm0_udma0->m2s.m2s_q[7].cfg = 0xfc708020
&ssm0_udma0->m2s.m2s_q[7].status = 0xfc708024
&ssm0_udma0->m2s.m2s_q[7].tdrbp_low = 0xfc708028
&ssm0_udma0->m2s.m2s_q[7].tdrbp_high = 0xfc70802c
&ssm0_udma0->m2s.m2s_q[7].tdrl = 0xfc708030
&ssm0_udma0->m2s.m2s_q[7].tdrhp = 0xfc708034
&ssm0_udma0->m2s.m2s_q[7].tdrtp_inc = 0xfc708038
&ssm0_udma0->m2s.m2s_q[7].tdrtp = 0xfc70803c
&ssm0_udma0->m2s.m2s_q[7].tdcp = 0xfc708040
&ssm0_udma0->m2s.m2s_q[7].tcrbp_low = 0xfc708044
&ssm0_udma0->m2s.m2s_q[7].tcrbp_high = 0xfc708048
&ssm0_udma0->m2s.m2s_q[7].tcrhp = 0xfc70804c
&ssm0_udma0->m2s.m2s_q[7].tcrhp_internal = 0xfc708050
&ssm0_udma0->m2s.m2s_q[7].rlimit.cfg_1s = 0xfc708060
&ssm0_udma0->m2s.m2s_q[7].rlimit.cfg_cycle = 0xfc708064
&ssm0_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_1 = 0xfc708068
&ssm0_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_2 = 0xfc70806c
&ssm0_udma0->m2s.m2s_q[7].rlimit.sw_ctrl = 0xfc708070
&ssm0_udma0->m2s.m2s_q[7].rlimit.mask = 0xfc708074
&ssm0_udma0->m2s.m2s_q[7].dwrr_cfg_1 = 0xfc708080
&ssm0_udma0->m2s.m2s_q[7].dwrr_cfg_2 = 0xfc708084
&ssm0_udma0->m2s.m2s_q[7].dwrr_cfg_3 = 0xfc708088
&ssm0_udma0->m2s.m2s_q[7].dwrr_sw_ctrl = 0xfc70808c
&ssm0_udma0->m2s.m2s_q[7].comp_cfg = 0xfc7080a0
&ssm0_udma0->m2s.m2s_q[7].q_sw_ctrl = 0xfc7080b0
&ssm0_udma0->m2s.m2s_q[7].q_tx_pkt = 0xfc7080c0
&ssm0_udma0->m2s.m2s_q[7].read_data_snp = 0xfc7080d0
&ssm0_udma0->m2s.m2s_q[8].desc_pref_cfg = 0xfc709000
&ssm0_udma0->m2s.m2s_q[8].cfg = 0xfc709020
&ssm0_udma0->m2s.m2s_q[8].status = 0xfc709024
&ssm0_udma0->m2s.m2s_q[8].tdrbp_low = 0xfc709028
&ssm0_udma0->m2s.m2s_q[8].tdrbp_high = 0xfc70902c
&ssm0_udma0->m2s.m2s_q[8].tdrl = 0xfc709030
&ssm0_udma0->m2s.m2s_q[8].tdrhp = 0xfc709034
&ssm0_udma0->m2s.m2s_q[8].tdrtp_inc = 0xfc709038
&ssm0_udma0->m2s.m2s_q[8].tdrtp = 0xfc70903c
&ssm0_udma0->m2s.m2s_q[8].tdcp = 0xfc709040
&ssm0_udma0->m2s.m2s_q[8].tcrbp_low = 0xfc709044
&ssm0_udma0->m2s.m2s_q[8].tcrbp_high = 0xfc709048
&ssm0_udma0->m2s.m2s_q[8].tcrhp = 0xfc70904c
&ssm0_udma0->m2s.m2s_q[8].tcrhp_internal = 0xfc709050
&ssm0_udma0->m2s.m2s_q[8].rlimit.cfg_1s = 0xfc709060
&ssm0_udma0->m2s.m2s_q[8].rlimit.cfg_cycle = 0xfc709064
&ssm0_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_1 = 0xfc709068
&ssm0_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_2 = 0xfc70906c
&ssm0_udma0->m2s.m2s_q[8].rlimit.sw_ctrl = 0xfc709070
&ssm0_udma0->m2s.m2s_q[8].rlimit.mask = 0xfc709074
&ssm0_udma0->m2s.m2s_q[8].dwrr_cfg_1 = 0xfc709080
&ssm0_udma0->m2s.m2s_q[8].dwrr_cfg_2 = 0xfc709084
&ssm0_udma0->m2s.m2s_q[8].dwrr_cfg_3 = 0xfc709088
&ssm0_udma0->m2s.m2s_q[8].dwrr_sw_ctrl = 0xfc70908c
&ssm0_udma0->m2s.m2s_q[8].comp_cfg = 0xfc7090a0
&ssm0_udma0->m2s.m2s_q[8].q_sw_ctrl = 0xfc7090b0
&ssm0_udma0->m2s.m2s_q[8].q_tx_pkt = 0xfc7090c0
&ssm0_udma0->m2s.m2s_q[8].read_data_snp = 0xfc7090d0
&ssm0_udma0->m2s.m2s_q[9].desc_pref_cfg = 0xfc70a000
&ssm0_udma0->m2s.m2s_q[9].cfg = 0xfc70a020
&ssm0_udma0->m2s.m2s_q[9].status = 0xfc70a024
&ssm0_udma0->m2s.m2s_q[9].tdrbp_low = 0xfc70a028
&ssm0_udma0->m2s.m2s_q[9].tdrbp_high = 0xfc70a02c
&ssm0_udma0->m2s.m2s_q[9].tdrl = 0xfc70a030
&ssm0_udma0->m2s.m2s_q[9].tdrhp = 0xfc70a034
&ssm0_udma0->m2s.m2s_q[9].tdrtp_inc = 0xfc70a038
&ssm0_udma0->m2s.m2s_q[9].tdrtp = 0xfc70a03c
&ssm0_udma0->m2s.m2s_q[9].tdcp = 0xfc70a040
&ssm0_udma0->m2s.m2s_q[9].tcrbp_low = 0xfc70a044
&ssm0_udma0->m2s.m2s_q[9].tcrbp_high = 0xfc70a048
&ssm0_udma0->m2s.m2s_q[9].tcrhp = 0xfc70a04c
&ssm0_udma0->m2s.m2s_q[9].tcrhp_internal = 0xfc70a050
&ssm0_udma0->m2s.m2s_q[9].rlimit.cfg_1s = 0xfc70a060
&ssm0_udma0->m2s.m2s_q[9].rlimit.cfg_cycle = 0xfc70a064
&ssm0_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_1 = 0xfc70a068
&ssm0_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_2 = 0xfc70a06c
&ssm0_udma0->m2s.m2s_q[9].rlimit.sw_ctrl = 0xfc70a070
&ssm0_udma0->m2s.m2s_q[9].rlimit.mask = 0xfc70a074
&ssm0_udma0->m2s.m2s_q[9].dwrr_cfg_1 = 0xfc70a080
&ssm0_udma0->m2s.m2s_q[9].dwrr_cfg_2 = 0xfc70a084
&ssm0_udma0->m2s.m2s_q[9].dwrr_cfg_3 = 0xfc70a088
&ssm0_udma0->m2s.m2s_q[9].dwrr_sw_ctrl = 0xfc70a08c
&ssm0_udma0->m2s.m2s_q[9].comp_cfg = 0xfc70a0a0
&ssm0_udma0->m2s.m2s_q[9].q_sw_ctrl = 0xfc70a0b0
&ssm0_udma0->m2s.m2s_q[9].q_tx_pkt = 0xfc70a0c0
&ssm0_udma0->m2s.m2s_q[9].read_data_snp = 0xfc70a0d0
&ssm0_udma0->m2s.m2s_q[10].desc_pref_cfg = 0xfc70b000
&ssm0_udma0->m2s.m2s_q[10].cfg = 0xfc70b020
&ssm0_udma0->m2s.m2s_q[10].status = 0xfc70b024
&ssm0_udma0->m2s.m2s_q[10].tdrbp_low = 0xfc70b028
&ssm0_udma0->m2s.m2s_q[10].tdrbp_high = 0xfc70b02c
&ssm0_udma0->m2s.m2s_q[10].tdrl = 0xfc70b030
&ssm0_udma0->m2s.m2s_q[10].tdrhp = 0xfc70b034
&ssm0_udma0->m2s.m2s_q[10].tdrtp_inc = 0xfc70b038
&ssm0_udma0->m2s.m2s_q[10].tdrtp = 0xfc70b03c
&ssm0_udma0->m2s.m2s_q[10].tdcp = 0xfc70b040
&ssm0_udma0->m2s.m2s_q[10].tcrbp_low = 0xfc70b044
&ssm0_udma0->m2s.m2s_q[10].tcrbp_high = 0xfc70b048
&ssm0_udma0->m2s.m2s_q[10].tcrhp = 0xfc70b04c
&ssm0_udma0->m2s.m2s_q[10].tcrhp_internal = 0xfc70b050
&ssm0_udma0->m2s.m2s_q[10].rlimit.cfg_1s = 0xfc70b060
&ssm0_udma0->m2s.m2s_q[10].rlimit.cfg_cycle = 0xfc70b064
&ssm0_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_1 = 0xfc70b068
&ssm0_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_2 = 0xfc70b06c
&ssm0_udma0->m2s.m2s_q[10].rlimit.sw_ctrl = 0xfc70b070
&ssm0_udma0->m2s.m2s_q[10].rlimit.mask = 0xfc70b074
&ssm0_udma0->m2s.m2s_q[10].dwrr_cfg_1 = 0xfc70b080
&ssm0_udma0->m2s.m2s_q[10].dwrr_cfg_2 = 0xfc70b084
&ssm0_udma0->m2s.m2s_q[10].dwrr_cfg_3 = 0xfc70b088
&ssm0_udma0->m2s.m2s_q[10].dwrr_sw_ctrl = 0xfc70b08c
&ssm0_udma0->m2s.m2s_q[10].comp_cfg = 0xfc70b0a0
&ssm0_udma0->m2s.m2s_q[10].q_sw_ctrl = 0xfc70b0b0
&ssm0_udma0->m2s.m2s_q[10].q_tx_pkt = 0xfc70b0c0
&ssm0_udma0->m2s.m2s_q[10].read_data_snp = 0xfc70b0d0
&ssm0_udma0->m2s.m2s_q[11].desc_pref_cfg = 0xfc70c000
&ssm0_udma0->m2s.m2s_q[11].cfg = 0xfc70c020
&ssm0_udma0->m2s.m2s_q[11].status = 0xfc70c024
&ssm0_udma0->m2s.m2s_q[11].tdrbp_low = 0xfc70c028
&ssm0_udma0->m2s.m2s_q[11].tdrbp_high = 0xfc70c02c
&ssm0_udma0->m2s.m2s_q[11].tdrl = 0xfc70c030
&ssm0_udma0->m2s.m2s_q[11].tdrhp = 0xfc70c034
&ssm0_udma0->m2s.m2s_q[11].tdrtp_inc = 0xfc70c038
&ssm0_udma0->m2s.m2s_q[11].tdrtp = 0xfc70c03c
&ssm0_udma0->m2s.m2s_q[11].tdcp = 0xfc70c040
&ssm0_udma0->m2s.m2s_q[11].tcrbp_low = 0xfc70c044
&ssm0_udma0->m2s.m2s_q[11].tcrbp_high = 0xfc70c048
&ssm0_udma0->m2s.m2s_q[11].tcrhp = 0xfc70c04c
&ssm0_udma0->m2s.m2s_q[11].tcrhp_internal = 0xfc70c050
&ssm0_udma0->m2s.m2s_q[11].rlimit.cfg_1s = 0xfc70c060
&ssm0_udma0->m2s.m2s_q[11].rlimit.cfg_cycle = 0xfc70c064
&ssm0_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_1 = 0xfc70c068
&ssm0_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_2 = 0xfc70c06c
&ssm0_udma0->m2s.m2s_q[11].rlimit.sw_ctrl = 0xfc70c070
&ssm0_udma0->m2s.m2s_q[11].rlimit.mask = 0xfc70c074
&ssm0_udma0->m2s.m2s_q[11].dwrr_cfg_1 = 0xfc70c080
&ssm0_udma0->m2s.m2s_q[11].dwrr_cfg_2 = 0xfc70c084
&ssm0_udma0->m2s.m2s_q[11].dwrr_cfg_3 = 0xfc70c088
&ssm0_udma0->m2s.m2s_q[11].dwrr_sw_ctrl = 0xfc70c08c
&ssm0_udma0->m2s.m2s_q[11].comp_cfg = 0xfc70c0a0
&ssm0_udma0->m2s.m2s_q[11].q_sw_ctrl = 0xfc70c0b0
&ssm0_udma0->m2s.m2s_q[11].q_tx_pkt = 0xfc70c0c0
&ssm0_udma0->m2s.m2s_q[11].read_data_snp = 0xfc70c0d0
&ssm0_udma0->m2s.m2s_q[12].desc_pref_cfg = 0xfc70d000
&ssm0_udma0->m2s.m2s_q[12].cfg = 0xfc70d020
&ssm0_udma0->m2s.m2s_q[12].status = 0xfc70d024
&ssm0_udma0->m2s.m2s_q[12].tdrbp_low = 0xfc70d028
&ssm0_udma0->m2s.m2s_q[12].tdrbp_high = 0xfc70d02c
&ssm0_udma0->m2s.m2s_q[12].tdrl = 0xfc70d030
&ssm0_udma0->m2s.m2s_q[12].tdrhp = 0xfc70d034
&ssm0_udma0->m2s.m2s_q[12].tdrtp_inc = 0xfc70d038
&ssm0_udma0->m2s.m2s_q[12].tdrtp = 0xfc70d03c
&ssm0_udma0->m2s.m2s_q[12].tdcp = 0xfc70d040
&ssm0_udma0->m2s.m2s_q[12].tcrbp_low = 0xfc70d044
&ssm0_udma0->m2s.m2s_q[12].tcrbp_high = 0xfc70d048
&ssm0_udma0->m2s.m2s_q[12].tcrhp = 0xfc70d04c
&ssm0_udma0->m2s.m2s_q[12].tcrhp_internal = 0xfc70d050
&ssm0_udma0->m2s.m2s_q[12].rlimit.cfg_1s = 0xfc70d060
&ssm0_udma0->m2s.m2s_q[12].rlimit.cfg_cycle = 0xfc70d064
&ssm0_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_1 = 0xfc70d068
&ssm0_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_2 = 0xfc70d06c
&ssm0_udma0->m2s.m2s_q[12].rlimit.sw_ctrl = 0xfc70d070
&ssm0_udma0->m2s.m2s_q[12].rlimit.mask = 0xfc70d074
&ssm0_udma0->m2s.m2s_q[12].dwrr_cfg_1 = 0xfc70d080
&ssm0_udma0->m2s.m2s_q[12].dwrr_cfg_2 = 0xfc70d084
&ssm0_udma0->m2s.m2s_q[12].dwrr_cfg_3 = 0xfc70d088
&ssm0_udma0->m2s.m2s_q[12].dwrr_sw_ctrl = 0xfc70d08c
&ssm0_udma0->m2s.m2s_q[12].comp_cfg = 0xfc70d0a0
&ssm0_udma0->m2s.m2s_q[12].q_sw_ctrl = 0xfc70d0b0
&ssm0_udma0->m2s.m2s_q[12].q_tx_pkt = 0xfc70d0c0
&ssm0_udma0->m2s.m2s_q[12].read_data_snp = 0xfc70d0d0
&ssm0_udma0->m2s.m2s_q[13].desc_pref_cfg = 0xfc70e000
&ssm0_udma0->m2s.m2s_q[13].cfg = 0xfc70e020
&ssm0_udma0->m2s.m2s_q[13].status = 0xfc70e024
&ssm0_udma0->m2s.m2s_q[13].tdrbp_low = 0xfc70e028
&ssm0_udma0->m2s.m2s_q[13].tdrbp_high = 0xfc70e02c
&ssm0_udma0->m2s.m2s_q[13].tdrl = 0xfc70e030
&ssm0_udma0->m2s.m2s_q[13].tdrhp = 0xfc70e034
&ssm0_udma0->m2s.m2s_q[13].tdrtp_inc = 0xfc70e038
&ssm0_udma0->m2s.m2s_q[13].tdrtp = 0xfc70e03c
&ssm0_udma0->m2s.m2s_q[13].tdcp = 0xfc70e040
&ssm0_udma0->m2s.m2s_q[13].tcrbp_low = 0xfc70e044
&ssm0_udma0->m2s.m2s_q[13].tcrbp_high = 0xfc70e048
&ssm0_udma0->m2s.m2s_q[13].tcrhp = 0xfc70e04c
&ssm0_udma0->m2s.m2s_q[13].tcrhp_internal = 0xfc70e050
&ssm0_udma0->m2s.m2s_q[13].rlimit.cfg_1s = 0xfc70e060
&ssm0_udma0->m2s.m2s_q[13].rlimit.cfg_cycle = 0xfc70e064
&ssm0_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_1 = 0xfc70e068
&ssm0_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_2 = 0xfc70e06c
&ssm0_udma0->m2s.m2s_q[13].rlimit.sw_ctrl = 0xfc70e070
&ssm0_udma0->m2s.m2s_q[13].rlimit.mask = 0xfc70e074
&ssm0_udma0->m2s.m2s_q[13].dwrr_cfg_1 = 0xfc70e080
&ssm0_udma0->m2s.m2s_q[13].dwrr_cfg_2 = 0xfc70e084
&ssm0_udma0->m2s.m2s_q[13].dwrr_cfg_3 = 0xfc70e088
&ssm0_udma0->m2s.m2s_q[13].dwrr_sw_ctrl = 0xfc70e08c
&ssm0_udma0->m2s.m2s_q[13].comp_cfg = 0xfc70e0a0
&ssm0_udma0->m2s.m2s_q[13].q_sw_ctrl = 0xfc70e0b0
&ssm0_udma0->m2s.m2s_q[13].q_tx_pkt = 0xfc70e0c0
&ssm0_udma0->m2s.m2s_q[13].read_data_snp = 0xfc70e0d0
&ssm0_udma0->m2s.m2s_q[14].desc_pref_cfg = 0xfc70f000
&ssm0_udma0->m2s.m2s_q[14].cfg = 0xfc70f020
&ssm0_udma0->m2s.m2s_q[14].status = 0xfc70f024
&ssm0_udma0->m2s.m2s_q[14].tdrbp_low = 0xfc70f028
&ssm0_udma0->m2s.m2s_q[14].tdrbp_high = 0xfc70f02c
&ssm0_udma0->m2s.m2s_q[14].tdrl = 0xfc70f030
&ssm0_udma0->m2s.m2s_q[14].tdrhp = 0xfc70f034
&ssm0_udma0->m2s.m2s_q[14].tdrtp_inc = 0xfc70f038
&ssm0_udma0->m2s.m2s_q[14].tdrtp = 0xfc70f03c
&ssm0_udma0->m2s.m2s_q[14].tdcp = 0xfc70f040
&ssm0_udma0->m2s.m2s_q[14].tcrbp_low = 0xfc70f044
&ssm0_udma0->m2s.m2s_q[14].tcrbp_high = 0xfc70f048
&ssm0_udma0->m2s.m2s_q[14].tcrhp = 0xfc70f04c
&ssm0_udma0->m2s.m2s_q[14].tcrhp_internal = 0xfc70f050
&ssm0_udma0->m2s.m2s_q[14].rlimit.cfg_1s = 0xfc70f060
&ssm0_udma0->m2s.m2s_q[14].rlimit.cfg_cycle = 0xfc70f064
&ssm0_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_1 = 0xfc70f068
&ssm0_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_2 = 0xfc70f06c
&ssm0_udma0->m2s.m2s_q[14].rlimit.sw_ctrl = 0xfc70f070
&ssm0_udma0->m2s.m2s_q[14].rlimit.mask = 0xfc70f074
&ssm0_udma0->m2s.m2s_q[14].dwrr_cfg_1 = 0xfc70f080
&ssm0_udma0->m2s.m2s_q[14].dwrr_cfg_2 = 0xfc70f084
&ssm0_udma0->m2s.m2s_q[14].dwrr_cfg_3 = 0xfc70f088
&ssm0_udma0->m2s.m2s_q[14].dwrr_sw_ctrl = 0xfc70f08c
&ssm0_udma0->m2s.m2s_q[14].comp_cfg = 0xfc70f0a0
&ssm0_udma0->m2s.m2s_q[14].q_sw_ctrl = 0xfc70f0b0
&ssm0_udma0->m2s.m2s_q[14].q_tx_pkt = 0xfc70f0c0
&ssm0_udma0->m2s.m2s_q[14].read_data_snp = 0xfc70f0d0
&ssm0_udma0->m2s.m2s_q[15].desc_pref_cfg = 0xfc710000
&ssm0_udma0->m2s.m2s_q[15].cfg = 0xfc710020
&ssm0_udma0->m2s.m2s_q[15].status = 0xfc710024
&ssm0_udma0->m2s.m2s_q[15].tdrbp_low = 0xfc710028
&ssm0_udma0->m2s.m2s_q[15].tdrbp_high = 0xfc71002c
&ssm0_udma0->m2s.m2s_q[15].tdrl = 0xfc710030
&ssm0_udma0->m2s.m2s_q[15].tdrhp = 0xfc710034
&ssm0_udma0->m2s.m2s_q[15].tdrtp_inc = 0xfc710038
&ssm0_udma0->m2s.m2s_q[15].tdrtp = 0xfc71003c
&ssm0_udma0->m2s.m2s_q[15].tdcp = 0xfc710040
&ssm0_udma0->m2s.m2s_q[15].tcrbp_low = 0xfc710044
&ssm0_udma0->m2s.m2s_q[15].tcrbp_high = 0xfc710048
&ssm0_udma0->m2s.m2s_q[15].tcrhp = 0xfc71004c
&ssm0_udma0->m2s.m2s_q[15].tcrhp_internal = 0xfc710050
&ssm0_udma0->m2s.m2s_q[15].rlimit.cfg_1s = 0xfc710060
&ssm0_udma0->m2s.m2s_q[15].rlimit.cfg_cycle = 0xfc710064
&ssm0_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_1 = 0xfc710068
&ssm0_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_2 = 0xfc71006c
&ssm0_udma0->m2s.m2s_q[15].rlimit.sw_ctrl = 0xfc710070
&ssm0_udma0->m2s.m2s_q[15].rlimit.mask = 0xfc710074
&ssm0_udma0->m2s.m2s_q[15].dwrr_cfg_1 = 0xfc710080
&ssm0_udma0->m2s.m2s_q[15].dwrr_cfg_2 = 0xfc710084
&ssm0_udma0->m2s.m2s_q[15].dwrr_cfg_3 = 0xfc710088
&ssm0_udma0->m2s.m2s_q[15].dwrr_sw_ctrl = 0xfc71008c
&ssm0_udma0->m2s.m2s_q[15].comp_cfg = 0xfc7100a0
&ssm0_udma0->m2s.m2s_q[15].q_sw_ctrl = 0xfc7100b0
&ssm0_udma0->m2s.m2s_q[15].q_tx_pkt = 0xfc7100c0
&ssm0_udma0->m2s.m2s_q[15].read_data_snp = 0xfc7100d0
&ssm0_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfc720100
&ssm0_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfc720104
&ssm0_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfc720108
&ssm0_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfc72010c
&ssm0_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfc720110
&ssm0_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfc720114
&ssm0_udma0->s2m.axi_s2m.data_wr_cfg = 0xfc720118
&ssm0_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfc72011c
&ssm0_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfc720120
&ssm0_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfc720124
&ssm0_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfc720128
&ssm0_udma0->s2m.s2m.state = 0xfc720200
&ssm0_udma0->s2m.s2m.change_state = 0xfc720204
&ssm0_udma0->s2m.s2m.err_log_mask = 0xfc72020c
&ssm0_udma0->s2m.s2m.log_0 = 0xfc720214
&ssm0_udma0->s2m.s2m.log_1 = 0xfc720218
&ssm0_udma0->s2m.s2m.log_2 = 0xfc72021c
&ssm0_udma0->s2m.s2m.log_3 = 0xfc720220
&ssm0_udma0->s2m.s2m.clear_err_log = 0xfc720224
&ssm0_udma0->s2m.s2m.s_data_fifo_status = 0xfc720228
&ssm0_udma0->s2m.s2m.s_header_fifo_status = 0xfc72022c
&ssm0_udma0->s2m.s2m.axi_data_fifo_status = 0xfc720230
&ssm0_udma0->s2m.s2m.unack_fifo_status = 0xfc720234
&ssm0_udma0->s2m.s2m.indirect_ctrl = 0xfc720238
&ssm0_udma0->s2m.s2m.sel_pref_fifo_status = 0xfc72023c
&ssm0_udma0->s2m.s2m.sel_comp_fifo_status = 0xfc720240
&ssm0_udma0->s2m.s2m.clear_ctrl = 0xfc720244
&ssm0_udma0->s2m.s2m.check_en = 0xfc720248
&ssm0_udma0->s2m.s2m.fifo_en = 0xfc72024c
&ssm0_udma0->s2m.s2m.stream_cfg = 0xfc720250
&ssm0_udma0->s2m.s2m.pref_queue_en = 0xfc720254
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfc720300
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfc720304
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfc720308
&ssm0_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfc72030c
&ssm0_udma0->s2m.s2m_wr.data_cfg_1 = 0xfc720340
&ssm0_udma0->s2m.s2m_wr.data_cfg_2 = 0xfc720344
&ssm0_udma0->s2m.s2m_comp.cfg_1c = 0xfc720380
&ssm0_udma0->s2m.s2m_comp.cfg_2c = 0xfc720384
&ssm0_udma0->s2m.s2m_comp.cfg_application_ack = 0xfc72038c
&ssm0_udma0->s2m.s2m_stat.drop_pkt = 0xfc720504
&ssm0_udma0->s2m.s2m_stat.rx_bytes_low = 0xfc720508
&ssm0_udma0->s2m.s2m_stat.rx_bytes_high = 0xfc72050c
&ssm0_udma0->s2m.s2m_stat.prefed_desc = 0xfc720510
&ssm0_udma0->s2m.s2m_stat.comp_pkt = 0xfc720514
&ssm0_udma0->s2m.s2m_stat.comp_desc = 0xfc720518
&ssm0_udma0->s2m.s2m_stat.ack_pkts = 0xfc72051c
&ssm0_udma0->s2m.s2m_feature.reg_1 = 0xfc720600
&ssm0_udma0->s2m.s2m_feature.reg_2 = 0xfc720604
&ssm0_udma0->s2m.s2m_feature.reg_3 = 0xfc720608
&ssm0_udma0->s2m.s2m_feature.reg_4 = 0xfc72060c
&ssm0_udma0->s2m.s2m_feature.reg_5 = 0xfc720610
&ssm0_udma0->s2m.s2m_feature.reg_6 = 0xfc720614
&ssm0_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfc721000
&ssm0_udma0->s2m.s2m_q[0].cfg = 0xfc721020
&ssm0_udma0->s2m.s2m_q[0].status = 0xfc721024
&ssm0_udma0->s2m.s2m_q[0].rdrbp_low = 0xfc721028
&ssm0_udma0->s2m.s2m_q[0].rdrbp_high = 0xfc72102c
&ssm0_udma0->s2m.s2m_q[0].rdrl = 0xfc721030
&ssm0_udma0->s2m.s2m_q[0].rdrhp = 0xfc721034
&ssm0_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfc721038
&ssm0_udma0->s2m.s2m_q[0].rdrtp = 0xfc72103c
&ssm0_udma0->s2m.s2m_q[0].rdcp = 0xfc721040
&ssm0_udma0->s2m.s2m_q[0].rcrbp_low = 0xfc721044
&ssm0_udma0->s2m.s2m_q[0].rcrbp_high = 0xfc721048
&ssm0_udma0->s2m.s2m_q[0].rcrhp = 0xfc72104c
&ssm0_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfc721050
&ssm0_udma0->s2m.s2m_q[0].comp_cfg = 0xfc721054
&ssm0_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfc721058
&ssm0_udma0->s2m.s2m_q[0].pkt_cfg = 0xfc72105c
&ssm0_udma0->s2m.s2m_q[0].qos_cfg = 0xfc721060
&ssm0_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfc721064
&ssm0_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfc721068
&ssm0_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfc722000
&ssm0_udma0->s2m.s2m_q[1].cfg = 0xfc722020
&ssm0_udma0->s2m.s2m_q[1].status = 0xfc722024
&ssm0_udma0->s2m.s2m_q[1].rdrbp_low = 0xfc722028
&ssm0_udma0->s2m.s2m_q[1].rdrbp_high = 0xfc72202c
&ssm0_udma0->s2m.s2m_q[1].rdrl = 0xfc722030
&ssm0_udma0->s2m.s2m_q[1].rdrhp = 0xfc722034
&ssm0_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfc722038
&ssm0_udma0->s2m.s2m_q[1].rdrtp = 0xfc72203c
&ssm0_udma0->s2m.s2m_q[1].rdcp = 0xfc722040
&ssm0_udma0->s2m.s2m_q[1].rcrbp_low = 0xfc722044
&ssm0_udma0->s2m.s2m_q[1].rcrbp_high = 0xfc722048
&ssm0_udma0->s2m.s2m_q[1].rcrhp = 0xfc72204c
&ssm0_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfc722050
&ssm0_udma0->s2m.s2m_q[1].comp_cfg = 0xfc722054
&ssm0_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfc722058
&ssm0_udma0->s2m.s2m_q[1].pkt_cfg = 0xfc72205c
&ssm0_udma0->s2m.s2m_q[1].qos_cfg = 0xfc722060
&ssm0_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfc722064
&ssm0_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfc722068
&ssm0_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfc723000
&ssm0_udma0->s2m.s2m_q[2].cfg = 0xfc723020
&ssm0_udma0->s2m.s2m_q[2].status = 0xfc723024
&ssm0_udma0->s2m.s2m_q[2].rdrbp_low = 0xfc723028
&ssm0_udma0->s2m.s2m_q[2].rdrbp_high = 0xfc72302c
&ssm0_udma0->s2m.s2m_q[2].rdrl = 0xfc723030
&ssm0_udma0->s2m.s2m_q[2].rdrhp = 0xfc723034
&ssm0_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfc723038
&ssm0_udma0->s2m.s2m_q[2].rdrtp = 0xfc72303c
&ssm0_udma0->s2m.s2m_q[2].rdcp = 0xfc723040
&ssm0_udma0->s2m.s2m_q[2].rcrbp_low = 0xfc723044
&ssm0_udma0->s2m.s2m_q[2].rcrbp_high = 0xfc723048
&ssm0_udma0->s2m.s2m_q[2].rcrhp = 0xfc72304c
&ssm0_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfc723050
&ssm0_udma0->s2m.s2m_q[2].comp_cfg = 0xfc723054
&ssm0_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfc723058
&ssm0_udma0->s2m.s2m_q[2].pkt_cfg = 0xfc72305c
&ssm0_udma0->s2m.s2m_q[2].qos_cfg = 0xfc723060
&ssm0_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfc723064
&ssm0_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfc723068
&ssm0_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfc724000
&ssm0_udma0->s2m.s2m_q[3].cfg = 0xfc724020
&ssm0_udma0->s2m.s2m_q[3].status = 0xfc724024
&ssm0_udma0->s2m.s2m_q[3].rdrbp_low = 0xfc724028
&ssm0_udma0->s2m.s2m_q[3].rdrbp_high = 0xfc72402c
&ssm0_udma0->s2m.s2m_q[3].rdrl = 0xfc724030
&ssm0_udma0->s2m.s2m_q[3].rdrhp = 0xfc724034
&ssm0_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfc724038
&ssm0_udma0->s2m.s2m_q[3].rdrtp = 0xfc72403c
&ssm0_udma0->s2m.s2m_q[3].rdcp = 0xfc724040
&ssm0_udma0->s2m.s2m_q[3].rcrbp_low = 0xfc724044
&ssm0_udma0->s2m.s2m_q[3].rcrbp_high = 0xfc724048
&ssm0_udma0->s2m.s2m_q[3].rcrhp = 0xfc72404c
&ssm0_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfc724050
&ssm0_udma0->s2m.s2m_q[3].comp_cfg = 0xfc724054
&ssm0_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfc724058
&ssm0_udma0->s2m.s2m_q[3].pkt_cfg = 0xfc72405c
&ssm0_udma0->s2m.s2m_q[3].qos_cfg = 0xfc724060
&ssm0_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfc724064
&ssm0_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfc724068
&ssm0_udma0->s2m.s2m_q[4].desc_pref_cfg = 0xfc725000
&ssm0_udma0->s2m.s2m_q[4].cfg = 0xfc725020
&ssm0_udma0->s2m.s2m_q[4].status = 0xfc725024
&ssm0_udma0->s2m.s2m_q[4].rdrbp_low = 0xfc725028
&ssm0_udma0->s2m.s2m_q[4].rdrbp_high = 0xfc72502c
&ssm0_udma0->s2m.s2m_q[4].rdrl = 0xfc725030
&ssm0_udma0->s2m.s2m_q[4].rdrhp = 0xfc725034
&ssm0_udma0->s2m.s2m_q[4].rdrtp_inc = 0xfc725038
&ssm0_udma0->s2m.s2m_q[4].rdrtp = 0xfc72503c
&ssm0_udma0->s2m.s2m_q[4].rdcp = 0xfc725040
&ssm0_udma0->s2m.s2m_q[4].rcrbp_low = 0xfc725044
&ssm0_udma0->s2m.s2m_q[4].rcrbp_high = 0xfc725048
&ssm0_udma0->s2m.s2m_q[4].rcrhp = 0xfc72504c
&ssm0_udma0->s2m.s2m_q[4].rcrhp_internal = 0xfc725050
&ssm0_udma0->s2m.s2m_q[4].comp_cfg = 0xfc725054
&ssm0_udma0->s2m.s2m_q[4].comp_cfg_2 = 0xfc725058
&ssm0_udma0->s2m.s2m_q[4].pkt_cfg = 0xfc72505c
&ssm0_udma0->s2m.s2m_q[4].qos_cfg = 0xfc725060
&ssm0_udma0->s2m.s2m_q[4].q_sw_ctrl = 0xfc725064
&ssm0_udma0->s2m.s2m_q[4].q_rx_pkt = 0xfc725068
&ssm0_udma0->s2m.s2m_q[5].desc_pref_cfg = 0xfc726000
&ssm0_udma0->s2m.s2m_q[5].cfg = 0xfc726020
&ssm0_udma0->s2m.s2m_q[5].status = 0xfc726024
&ssm0_udma0->s2m.s2m_q[5].rdrbp_low = 0xfc726028
&ssm0_udma0->s2m.s2m_q[5].rdrbp_high = 0xfc72602c
&ssm0_udma0->s2m.s2m_q[5].rdrl = 0xfc726030
&ssm0_udma0->s2m.s2m_q[5].rdrhp = 0xfc726034
&ssm0_udma0->s2m.s2m_q[5].rdrtp_inc = 0xfc726038
&ssm0_udma0->s2m.s2m_q[5].rdrtp = 0xfc72603c
&ssm0_udma0->s2m.s2m_q[5].rdcp = 0xfc726040
&ssm0_udma0->s2m.s2m_q[5].rcrbp_low = 0xfc726044
&ssm0_udma0->s2m.s2m_q[5].rcrbp_high = 0xfc726048
&ssm0_udma0->s2m.s2m_q[5].rcrhp = 0xfc72604c
&ssm0_udma0->s2m.s2m_q[5].rcrhp_internal = 0xfc726050
&ssm0_udma0->s2m.s2m_q[5].comp_cfg = 0xfc726054
&ssm0_udma0->s2m.s2m_q[5].comp_cfg_2 = 0xfc726058
&ssm0_udma0->s2m.s2m_q[5].pkt_cfg = 0xfc72605c
&ssm0_udma0->s2m.s2m_q[5].qos_cfg = 0xfc726060
&ssm0_udma0->s2m.s2m_q[5].q_sw_ctrl = 0xfc726064
&ssm0_udma0->s2m.s2m_q[5].q_rx_pkt = 0xfc726068
&ssm0_udma0->s2m.s2m_q[6].desc_pref_cfg = 0xfc727000
&ssm0_udma0->s2m.s2m_q[6].cfg = 0xfc727020
&ssm0_udma0->s2m.s2m_q[6].status = 0xfc727024
&ssm0_udma0->s2m.s2m_q[6].rdrbp_low = 0xfc727028
&ssm0_udma0->s2m.s2m_q[6].rdrbp_high = 0xfc72702c
&ssm0_udma0->s2m.s2m_q[6].rdrl = 0xfc727030
&ssm0_udma0->s2m.s2m_q[6].rdrhp = 0xfc727034
&ssm0_udma0->s2m.s2m_q[6].rdrtp_inc = 0xfc727038
&ssm0_udma0->s2m.s2m_q[6].rdrtp = 0xfc72703c
&ssm0_udma0->s2m.s2m_q[6].rdcp = 0xfc727040
&ssm0_udma0->s2m.s2m_q[6].rcrbp_low = 0xfc727044
&ssm0_udma0->s2m.s2m_q[6].rcrbp_high = 0xfc727048
&ssm0_udma0->s2m.s2m_q[6].rcrhp = 0xfc72704c
&ssm0_udma0->s2m.s2m_q[6].rcrhp_internal = 0xfc727050
&ssm0_udma0->s2m.s2m_q[6].comp_cfg = 0xfc727054
&ssm0_udma0->s2m.s2m_q[6].comp_cfg_2 = 0xfc727058
&ssm0_udma0->s2m.s2m_q[6].pkt_cfg = 0xfc72705c
&ssm0_udma0->s2m.s2m_q[6].qos_cfg = 0xfc727060
&ssm0_udma0->s2m.s2m_q[6].q_sw_ctrl = 0xfc727064
&ssm0_udma0->s2m.s2m_q[6].q_rx_pkt = 0xfc727068
&ssm0_udma0->s2m.s2m_q[7].desc_pref_cfg = 0xfc728000
&ssm0_udma0->s2m.s2m_q[7].cfg = 0xfc728020
&ssm0_udma0->s2m.s2m_q[7].status = 0xfc728024
&ssm0_udma0->s2m.s2m_q[7].rdrbp_low = 0xfc728028
&ssm0_udma0->s2m.s2m_q[7].rdrbp_high = 0xfc72802c
&ssm0_udma0->s2m.s2m_q[7].rdrl = 0xfc728030
&ssm0_udma0->s2m.s2m_q[7].rdrhp = 0xfc728034
&ssm0_udma0->s2m.s2m_q[7].rdrtp_inc = 0xfc728038
&ssm0_udma0->s2m.s2m_q[7].rdrtp = 0xfc72803c
&ssm0_udma0->s2m.s2m_q[7].rdcp = 0xfc728040
&ssm0_udma0->s2m.s2m_q[7].rcrbp_low = 0xfc728044
&ssm0_udma0->s2m.s2m_q[7].rcrbp_high = 0xfc728048
&ssm0_udma0->s2m.s2m_q[7].rcrhp = 0xfc72804c
&ssm0_udma0->s2m.s2m_q[7].rcrhp_internal = 0xfc728050
&ssm0_udma0->s2m.s2m_q[7].comp_cfg = 0xfc728054
&ssm0_udma0->s2m.s2m_q[7].comp_cfg_2 = 0xfc728058
&ssm0_udma0->s2m.s2m_q[7].pkt_cfg = 0xfc72805c
&ssm0_udma0->s2m.s2m_q[7].qos_cfg = 0xfc728060
&ssm0_udma0->s2m.s2m_q[7].q_sw_ctrl = 0xfc728064
&ssm0_udma0->s2m.s2m_q[7].q_rx_pkt = 0xfc728068
&ssm0_udma0->s2m.s2m_q[8].desc_pref_cfg = 0xfc729000
&ssm0_udma0->s2m.s2m_q[8].cfg = 0xfc729020
&ssm0_udma0->s2m.s2m_q[8].status = 0xfc729024
&ssm0_udma0->s2m.s2m_q[8].rdrbp_low = 0xfc729028
&ssm0_udma0->s2m.s2m_q[8].rdrbp_high = 0xfc72902c
&ssm0_udma0->s2m.s2m_q[8].rdrl = 0xfc729030
&ssm0_udma0->s2m.s2m_q[8].rdrhp = 0xfc729034
&ssm0_udma0->s2m.s2m_q[8].rdrtp_inc = 0xfc729038
&ssm0_udma0->s2m.s2m_q[8].rdrtp = 0xfc72903c
&ssm0_udma0->s2m.s2m_q[8].rdcp = 0xfc729040
&ssm0_udma0->s2m.s2m_q[8].rcrbp_low = 0xfc729044
&ssm0_udma0->s2m.s2m_q[8].rcrbp_high = 0xfc729048
&ssm0_udma0->s2m.s2m_q[8].rcrhp = 0xfc72904c
&ssm0_udma0->s2m.s2m_q[8].rcrhp_internal = 0xfc729050
&ssm0_udma0->s2m.s2m_q[8].comp_cfg = 0xfc729054
&ssm0_udma0->s2m.s2m_q[8].comp_cfg_2 = 0xfc729058
&ssm0_udma0->s2m.s2m_q[8].pkt_cfg = 0xfc72905c
&ssm0_udma0->s2m.s2m_q[8].qos_cfg = 0xfc729060
&ssm0_udma0->s2m.s2m_q[8].q_sw_ctrl = 0xfc729064
&ssm0_udma0->s2m.s2m_q[8].q_rx_pkt = 0xfc729068
&ssm0_udma0->s2m.s2m_q[9].desc_pref_cfg = 0xfc72a000
&ssm0_udma0->s2m.s2m_q[9].cfg = 0xfc72a020
&ssm0_udma0->s2m.s2m_q[9].status = 0xfc72a024
&ssm0_udma0->s2m.s2m_q[9].rdrbp_low = 0xfc72a028
&ssm0_udma0->s2m.s2m_q[9].rdrbp_high = 0xfc72a02c
&ssm0_udma0->s2m.s2m_q[9].rdrl = 0xfc72a030
&ssm0_udma0->s2m.s2m_q[9].rdrhp = 0xfc72a034
&ssm0_udma0->s2m.s2m_q[9].rdrtp_inc = 0xfc72a038
&ssm0_udma0->s2m.s2m_q[9].rdrtp = 0xfc72a03c
&ssm0_udma0->s2m.s2m_q[9].rdcp = 0xfc72a040
&ssm0_udma0->s2m.s2m_q[9].rcrbp_low = 0xfc72a044
&ssm0_udma0->s2m.s2m_q[9].rcrbp_high = 0xfc72a048
&ssm0_udma0->s2m.s2m_q[9].rcrhp = 0xfc72a04c
&ssm0_udma0->s2m.s2m_q[9].rcrhp_internal = 0xfc72a050
&ssm0_udma0->s2m.s2m_q[9].comp_cfg = 0xfc72a054
&ssm0_udma0->s2m.s2m_q[9].comp_cfg_2 = 0xfc72a058
&ssm0_udma0->s2m.s2m_q[9].pkt_cfg = 0xfc72a05c
&ssm0_udma0->s2m.s2m_q[9].qos_cfg = 0xfc72a060
&ssm0_udma0->s2m.s2m_q[9].q_sw_ctrl = 0xfc72a064
&ssm0_udma0->s2m.s2m_q[9].q_rx_pkt = 0xfc72a068
&ssm0_udma0->s2m.s2m_q[10].desc_pref_cfg = 0xfc72b000
&ssm0_udma0->s2m.s2m_q[10].cfg = 0xfc72b020
&ssm0_udma0->s2m.s2m_q[10].status = 0xfc72b024
&ssm0_udma0->s2m.s2m_q[10].rdrbp_low = 0xfc72b028
&ssm0_udma0->s2m.s2m_q[10].rdrbp_high = 0xfc72b02c
&ssm0_udma0->s2m.s2m_q[10].rdrl = 0xfc72b030
&ssm0_udma0->s2m.s2m_q[10].rdrhp = 0xfc72b034
&ssm0_udma0->s2m.s2m_q[10].rdrtp_inc = 0xfc72b038
&ssm0_udma0->s2m.s2m_q[10].rdrtp = 0xfc72b03c
&ssm0_udma0->s2m.s2m_q[10].rdcp = 0xfc72b040
&ssm0_udma0->s2m.s2m_q[10].rcrbp_low = 0xfc72b044
&ssm0_udma0->s2m.s2m_q[10].rcrbp_high = 0xfc72b048
&ssm0_udma0->s2m.s2m_q[10].rcrhp = 0xfc72b04c
&ssm0_udma0->s2m.s2m_q[10].rcrhp_internal = 0xfc72b050
&ssm0_udma0->s2m.s2m_q[10].comp_cfg = 0xfc72b054
&ssm0_udma0->s2m.s2m_q[10].comp_cfg_2 = 0xfc72b058
&ssm0_udma0->s2m.s2m_q[10].pkt_cfg = 0xfc72b05c
&ssm0_udma0->s2m.s2m_q[10].qos_cfg = 0xfc72b060
&ssm0_udma0->s2m.s2m_q[10].q_sw_ctrl = 0xfc72b064
&ssm0_udma0->s2m.s2m_q[10].q_rx_pkt = 0xfc72b068
&ssm0_udma0->s2m.s2m_q[11].desc_pref_cfg = 0xfc72c000
&ssm0_udma0->s2m.s2m_q[11].cfg = 0xfc72c020
&ssm0_udma0->s2m.s2m_q[11].status = 0xfc72c024
&ssm0_udma0->s2m.s2m_q[11].rdrbp_low = 0xfc72c028
&ssm0_udma0->s2m.s2m_q[11].rdrbp_high = 0xfc72c02c
&ssm0_udma0->s2m.s2m_q[11].rdrl = 0xfc72c030
&ssm0_udma0->s2m.s2m_q[11].rdrhp = 0xfc72c034
&ssm0_udma0->s2m.s2m_q[11].rdrtp_inc = 0xfc72c038
&ssm0_udma0->s2m.s2m_q[11].rdrtp = 0xfc72c03c
&ssm0_udma0->s2m.s2m_q[11].rdcp = 0xfc72c040
&ssm0_udma0->s2m.s2m_q[11].rcrbp_low = 0xfc72c044
&ssm0_udma0->s2m.s2m_q[11].rcrbp_high = 0xfc72c048
&ssm0_udma0->s2m.s2m_q[11].rcrhp = 0xfc72c04c
&ssm0_udma0->s2m.s2m_q[11].rcrhp_internal = 0xfc72c050
&ssm0_udma0->s2m.s2m_q[11].comp_cfg = 0xfc72c054
&ssm0_udma0->s2m.s2m_q[11].comp_cfg_2 = 0xfc72c058
&ssm0_udma0->s2m.s2m_q[11].pkt_cfg = 0xfc72c05c
&ssm0_udma0->s2m.s2m_q[11].qos_cfg = 0xfc72c060
&ssm0_udma0->s2m.s2m_q[11].q_sw_ctrl = 0xfc72c064
&ssm0_udma0->s2m.s2m_q[11].q_rx_pkt = 0xfc72c068
&ssm0_udma0->s2m.s2m_q[12].desc_pref_cfg = 0xfc72d000
&ssm0_udma0->s2m.s2m_q[12].cfg = 0xfc72d020
&ssm0_udma0->s2m.s2m_q[12].status = 0xfc72d024
&ssm0_udma0->s2m.s2m_q[12].rdrbp_low = 0xfc72d028
&ssm0_udma0->s2m.s2m_q[12].rdrbp_high = 0xfc72d02c
&ssm0_udma0->s2m.s2m_q[12].rdrl = 0xfc72d030
&ssm0_udma0->s2m.s2m_q[12].rdrhp = 0xfc72d034
&ssm0_udma0->s2m.s2m_q[12].rdrtp_inc = 0xfc72d038
&ssm0_udma0->s2m.s2m_q[12].rdrtp = 0xfc72d03c
&ssm0_udma0->s2m.s2m_q[12].rdcp = 0xfc72d040
&ssm0_udma0->s2m.s2m_q[12].rcrbp_low = 0xfc72d044
&ssm0_udma0->s2m.s2m_q[12].rcrbp_high = 0xfc72d048
&ssm0_udma0->s2m.s2m_q[12].rcrhp = 0xfc72d04c
&ssm0_udma0->s2m.s2m_q[12].rcrhp_internal = 0xfc72d050
&ssm0_udma0->s2m.s2m_q[12].comp_cfg = 0xfc72d054
&ssm0_udma0->s2m.s2m_q[12].comp_cfg_2 = 0xfc72d058
&ssm0_udma0->s2m.s2m_q[12].pkt_cfg = 0xfc72d05c
&ssm0_udma0->s2m.s2m_q[12].qos_cfg = 0xfc72d060
&ssm0_udma0->s2m.s2m_q[12].q_sw_ctrl = 0xfc72d064
&ssm0_udma0->s2m.s2m_q[12].q_rx_pkt = 0xfc72d068
&ssm0_udma0->s2m.s2m_q[13].desc_pref_cfg = 0xfc72e000
&ssm0_udma0->s2m.s2m_q[13].cfg = 0xfc72e020
&ssm0_udma0->s2m.s2m_q[13].status = 0xfc72e024
&ssm0_udma0->s2m.s2m_q[13].rdrbp_low = 0xfc72e028
&ssm0_udma0->s2m.s2m_q[13].rdrbp_high = 0xfc72e02c
&ssm0_udma0->s2m.s2m_q[13].rdrl = 0xfc72e030
&ssm0_udma0->s2m.s2m_q[13].rdrhp = 0xfc72e034
&ssm0_udma0->s2m.s2m_q[13].rdrtp_inc = 0xfc72e038
&ssm0_udma0->s2m.s2m_q[13].rdrtp = 0xfc72e03c
&ssm0_udma0->s2m.s2m_q[13].rdcp = 0xfc72e040
&ssm0_udma0->s2m.s2m_q[13].rcrbp_low = 0xfc72e044
&ssm0_udma0->s2m.s2m_q[13].rcrbp_high = 0xfc72e048
&ssm0_udma0->s2m.s2m_q[13].rcrhp = 0xfc72e04c
&ssm0_udma0->s2m.s2m_q[13].rcrhp_internal = 0xfc72e050
&ssm0_udma0->s2m.s2m_q[13].comp_cfg = 0xfc72e054
&ssm0_udma0->s2m.s2m_q[13].comp_cfg_2 = 0xfc72e058
&ssm0_udma0->s2m.s2m_q[13].pkt_cfg = 0xfc72e05c
&ssm0_udma0->s2m.s2m_q[13].qos_cfg = 0xfc72e060
&ssm0_udma0->s2m.s2m_q[13].q_sw_ctrl = 0xfc72e064
&ssm0_udma0->s2m.s2m_q[13].q_rx_pkt = 0xfc72e068
&ssm0_udma0->s2m.s2m_q[14].desc_pref_cfg = 0xfc72f000
&ssm0_udma0->s2m.s2m_q[14].cfg = 0xfc72f020
&ssm0_udma0->s2m.s2m_q[14].status = 0xfc72f024
&ssm0_udma0->s2m.s2m_q[14].rdrbp_low = 0xfc72f028
&ssm0_udma0->s2m.s2m_q[14].rdrbp_high = 0xfc72f02c
&ssm0_udma0->s2m.s2m_q[14].rdrl = 0xfc72f030
&ssm0_udma0->s2m.s2m_q[14].rdrhp = 0xfc72f034
&ssm0_udma0->s2m.s2m_q[14].rdrtp_inc = 0xfc72f038
&ssm0_udma0->s2m.s2m_q[14].rdrtp = 0xfc72f03c
&ssm0_udma0->s2m.s2m_q[14].rdcp = 0xfc72f040
&ssm0_udma0->s2m.s2m_q[14].rcrbp_low = 0xfc72f044
&ssm0_udma0->s2m.s2m_q[14].rcrbp_high = 0xfc72f048
&ssm0_udma0->s2m.s2m_q[14].rcrhp = 0xfc72f04c
&ssm0_udma0->s2m.s2m_q[14].rcrhp_internal = 0xfc72f050
&ssm0_udma0->s2m.s2m_q[14].comp_cfg = 0xfc72f054
&ssm0_udma0->s2m.s2m_q[14].comp_cfg_2 = 0xfc72f058
&ssm0_udma0->s2m.s2m_q[14].pkt_cfg = 0xfc72f05c
&ssm0_udma0->s2m.s2m_q[14].qos_cfg = 0xfc72f060
&ssm0_udma0->s2m.s2m_q[14].q_sw_ctrl = 0xfc72f064
&ssm0_udma0->s2m.s2m_q[14].q_rx_pkt = 0xfc72f068
&ssm0_udma0->s2m.s2m_q[15].desc_pref_cfg = 0xfc730000
&ssm0_udma0->s2m.s2m_q[15].cfg = 0xfc730020
&ssm0_udma0->s2m.s2m_q[15].status = 0xfc730024
&ssm0_udma0->s2m.s2m_q[15].rdrbp_low = 0xfc730028
&ssm0_udma0->s2m.s2m_q[15].rdrbp_high = 0xfc73002c
&ssm0_udma0->s2m.s2m_q[15].rdrl = 0xfc730030
&ssm0_udma0->s2m.s2m_q[15].rdrhp = 0xfc730034
&ssm0_udma0->s2m.s2m_q[15].rdrtp_inc = 0xfc730038
&ssm0_udma0->s2m.s2m_q[15].rdrtp = 0xfc73003c
&ssm0_udma0->s2m.s2m_q[15].rdcp = 0xfc730040
&ssm0_udma0->s2m.s2m_q[15].rcrbp_low = 0xfc730044
&ssm0_udma0->s2m.s2m_q[15].rcrbp_high = 0xfc730048
&ssm0_udma0->s2m.s2m_q[15].rcrhp = 0xfc73004c
&ssm0_udma0->s2m.s2m_q[15].rcrhp_internal = 0xfc730050
&ssm0_udma0->s2m.s2m_q[15].comp_cfg = 0xfc730054
&ssm0_udma0->s2m.s2m_q[15].comp_cfg_2 = 0xfc730058
&ssm0_udma0->s2m.s2m_q[15].pkt_cfg = 0xfc73005c
&ssm0_udma0->s2m.s2m_q[15].qos_cfg = 0xfc730060
&ssm0_udma0->s2m.s2m_q[15].q_sw_ctrl = 0xfc730064
&ssm0_udma0->s2m.s2m_q[15].q_rx_pkt = 0xfc730068
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfc73a000
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfc73a008
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfc73a010
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfc73a018
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfc73a020
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfc73a028
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfc73a030
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfc73a038
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfc73a040
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfc73a048
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfc73a050
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfc73a058
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfc73a060
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfc73a068
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfc73a070
&ssm0_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfc73a078
&ssm0_udma0->gen.dma_misc.int_cfg = 0xfc73a100
&ssm0_udma0->gen.dma_misc.revision = 0xfc73a104
&ssm0_udma0->gen.dma_misc.general_cfg_1 = 0xfc73a108
&ssm0_udma0->gen.dma_misc.general_cfg_2 = 0xfc73a10c
&ssm0_udma0->gen.dma_misc.general_cfg_3 = 0xfc73a110
&ssm0_udma0->gen.dma_misc.general_cfg_4 = 0xfc73a114
&ssm0_udma0->gen.dma_misc.general_cfg_5 = 0xfc73a118
&ssm0_udma0->gen.dma_misc.abort_ctl = 0xfc73a11c
&ssm0_udma0->gen.dma_misc.bw_bug_fixes = 0xfc73a120
&ssm0_udma0->gen.mailbox[0].interrupt = 0xfc73a200
&ssm0_udma0->gen.mailbox[0].msg_out = 0xfc73a204
&ssm0_udma0->gen.mailbox[0].msg_in = 0xfc73a208
&ssm0_udma0->gen.mailbox[1].interrupt = 0xfc73a240
&ssm0_udma0->gen.mailbox[1].msg_out = 0xfc73a244
&ssm0_udma0->gen.mailbox[1].msg_in = 0xfc73a248
&ssm0_udma0->gen.mailbox[2].interrupt = 0xfc73a280
&ssm0_udma0->gen.mailbox[2].msg_out = 0xfc73a284
&ssm0_udma0->gen.mailbox[2].msg_in = 0xfc73a288
&ssm0_udma0->gen.mailbox[3].interrupt = 0xfc73a2c0
&ssm0_udma0->gen.mailbox[3].msg_out = 0xfc73a2c4
&ssm0_udma0->gen.mailbox[3].msg_in = 0xfc73a2c8
&ssm0_udma0->gen.axi.cfg_1 = 0xfc73a300
&ssm0_udma0->gen.axi.cfg_2 = 0xfc73a304
&ssm0_udma0->gen.axi.endian_cfg = 0xfc73a308
&ssm0_udma0->gen.sram_ctrl[0].timing = 0xfc73a400
&ssm0_udma0->gen.sram_ctrl[1].timing = 0xfc73a404
&ssm0_udma0->gen.sram_ctrl[2].timing = 0xfc73a408
&ssm0_udma0->gen.sram_ctrl[3].timing = 0xfc73a40c
&ssm0_udma0->gen.sram_ctrl[4].timing = 0xfc73a410
&ssm0_udma0->gen.sram_ctrl[5].timing = 0xfc73a414
&ssm0_udma0->gen.sram_ctrl[6].timing = 0xfc73a418
&ssm0_udma0->gen.sram_ctrl[7].timing = 0xfc73a41c
&ssm0_udma0->gen.sram_ctrl[8].timing = 0xfc73a420
&ssm0_udma0->gen.sram_ctrl[9].timing = 0xfc73a424
&ssm0_udma0->gen.sram_ctrl[10].timing = 0xfc73a428
&ssm0_udma0->gen.sram_ctrl[11].timing = 0xfc73a42c
&ssm0_udma0->gen.sram_ctrl[12].timing = 0xfc73a430
&ssm0_udma0->gen.sram_ctrl[13].timing = 0xfc73a434
&ssm0_udma0->gen.sram_ctrl[14].timing = 0xfc73a438
&ssm0_udma0->gen.sram_ctrl[15].timing = 0xfc73a43c
&ssm0_udma0->gen.sram_ctrl[16].timing = 0xfc73a440
&ssm0_udma0->gen.sram_ctrl[17].timing = 0xfc73a444
&ssm0_udma0->gen.sram_ctrl[18].timing = 0xfc73a448
&ssm0_udma0->gen.sram_ctrl[19].timing = 0xfc73a44c
&ssm0_udma0->gen.sram_ctrl[20].timing = 0xfc73a450
&ssm0_udma0->gen.sram_ctrl[21].timing = 0xfc73a454
&ssm0_udma0->gen.sram_ctrl[22].timing = 0xfc73a458
&ssm0_udma0->gen.sram_ctrl[23].timing = 0xfc73a45c
&ssm0_udma0->gen.sram_ctrl[24].timing = 0xfc73a460
&ssm0_udma0->gen.tgtid.cfg_tgtid_0 = 0xfc73a500
&ssm0_udma0->gen.tgtid.cfg_tgtid_1 = 0xfc73a504
&ssm0_udma0->gen.tgtid.cfg_tgtid_2 = 0xfc73a508
&ssm0_udma0->gen.tgtid.cfg_tgtid_3 = 0xfc73a50c
&ssm0_udma0->gen.tgtid.cfg_tgtid_4 = 0xfc73a510
&ssm0_udma0->gen.tgtaddr[0].cfg_vm_ctrl = 0xfc73a600
&ssm0_udma0->gen.tgtaddr[0].cfg_tx_vm = 0xfc73a608
&ssm0_udma0->gen.tgtaddr[0].cfg_rx_vm = 0xfc73a60c
&ssm0_udma0->gen.tgtaddr[1].cfg_vm_ctrl = 0xfc73a610
&ssm0_udma0->gen.tgtaddr[1].cfg_tx_vm = 0xfc73a618
&ssm0_udma0->gen.tgtaddr[1].cfg_rx_vm = 0xfc73a61c
&ssm0_udma0->gen.tgtaddr[2].cfg_vm_ctrl = 0xfc73a620
&ssm0_udma0->gen.tgtaddr[2].cfg_tx_vm = 0xfc73a628
&ssm0_udma0->gen.tgtaddr[2].cfg_rx_vm = 0xfc73a62c
&ssm0_udma0->gen.tgtaddr[3].cfg_vm_ctrl = 0xfc73a630
&ssm0_udma0->gen.tgtaddr[3].cfg_tx_vm = 0xfc73a638
&ssm0_udma0->gen.tgtaddr[3].cfg_rx_vm = 0xfc73a63c
&ssm0_udma0->gen.tgtaddr[4].cfg_vm_ctrl = 0xfc73a640
&ssm0_udma0->gen.tgtaddr[4].cfg_tx_vm = 0xfc73a648
&ssm0_udma0->gen.tgtaddr[4].cfg_rx_vm = 0xfc73a64c
&ssm0_udma0->gen.tgtaddr[5].cfg_vm_ctrl = 0xfc73a650
&ssm0_udma0->gen.tgtaddr[5].cfg_tx_vm = 0xfc73a658
&ssm0_udma0->gen.tgtaddr[5].cfg_rx_vm = 0xfc73a65c
&ssm0_udma0->gen.tgtaddr[6].cfg_vm_ctrl = 0xfc73a660
&ssm0_udma0->gen.tgtaddr[6].cfg_tx_vm = 0xfc73a668
&ssm0_udma0->gen.tgtaddr[6].cfg_rx_vm = 0xfc73a66c
&ssm0_udma0->gen.tgtaddr[7].cfg_vm_ctrl = 0xfc73a670
&ssm0_udma0->gen.tgtaddr[7].cfg_tx_vm = 0xfc73a678
&ssm0_udma0->gen.tgtaddr[7].cfg_rx_vm = 0xfc73a67c
&ssm0_udma0->gen.tgtaddr[8].cfg_vm_ctrl = 0xfc73a680
&ssm0_udma0->gen.tgtaddr[8].cfg_tx_vm = 0xfc73a688
&ssm0_udma0->gen.tgtaddr[8].cfg_rx_vm = 0xfc73a68c
&ssm0_udma0->gen.tgtaddr[9].cfg_vm_ctrl = 0xfc73a690
&ssm0_udma0->gen.tgtaddr[9].cfg_tx_vm = 0xfc73a698
&ssm0_udma0->gen.tgtaddr[9].cfg_rx_vm = 0xfc73a69c
&ssm0_udma0->gen.tgtaddr[10].cfg_vm_ctrl = 0xfc73a6a0
&ssm0_udma0->gen.tgtaddr[10].cfg_tx_vm = 0xfc73a6a8
&ssm0_udma0->gen.tgtaddr[10].cfg_rx_vm = 0xfc73a6ac
&ssm0_udma0->gen.tgtaddr[11].cfg_vm_ctrl = 0xfc73a6b0
&ssm0_udma0->gen.tgtaddr[11].cfg_tx_vm = 0xfc73a6b8
&ssm0_udma0->gen.tgtaddr[11].cfg_rx_vm = 0xfc73a6bc
&ssm0_udma0->gen.tgtaddr[12].cfg_vm_ctrl = 0xfc73a6c0
&ssm0_udma0->gen.tgtaddr[12].cfg_tx_vm = 0xfc73a6c8
&ssm0_udma0->gen.tgtaddr[12].cfg_rx_vm = 0xfc73a6cc
&ssm0_udma0->gen.tgtaddr[13].cfg_vm_ctrl = 0xfc73a6d0
&ssm0_udma0->gen.tgtaddr[13].cfg_tx_vm = 0xfc73a6d8
&ssm0_udma0->gen.tgtaddr[13].cfg_rx_vm = 0xfc73a6dc
&ssm0_udma0->gen.tgtaddr[14].cfg_vm_ctrl = 0xfc73a6e0
&ssm0_udma0->gen.tgtaddr[14].cfg_tx_vm = 0xfc73a6e8
&ssm0_udma0->gen.tgtaddr[14].cfg_rx_vm = 0xfc73a6ec
&ssm0_udma0->gen.tgtaddr[15].cfg_vm_ctrl = 0xfc73a6f0
&ssm0_udma0->gen.tgtaddr[15].cfg_tx_vm = 0xfc73a6f8
&ssm0_udma0->gen.tgtaddr[15].cfg_rx_vm = 0xfc73a6fc
&ssm0_udma0->gen.axi_outstanding_cnt[0].tx_desc_read = 0xfc73a700
&ssm0_udma0->gen.axi_outstanding_cnt[0].tx_data_read = 0xfc73a704
&ssm0_udma0->gen.axi_outstanding_cnt[0].tx_cmpl_write = 0xfc73a708
&ssm0_udma0->gen.axi_outstanding_cnt[0].rx_desc_read = 0xfc73a70c
&ssm0_udma0->gen.axi_outstanding_cnt[0].rx_data_write = 0xfc73a710
&ssm0_udma0->gen.axi_outstanding_cnt[0].rx_cmpl_write = 0xfc73a714
&ssm0_udma0->gen.axi_outstanding_cnt[0].rst_counters = 0xfc73a718
&ssm0_udma0->gen.axi_outstanding_cnt[1].tx_desc_read = 0xfc73a71c
&ssm0_udma0->gen.axi_outstanding_cnt[1].tx_data_read = 0xfc73a720
&ssm0_udma0->gen.axi_outstanding_cnt[1].tx_cmpl_write = 0xfc73a724
&ssm0_udma0->gen.axi_outstanding_cnt[1].rx_desc_read = 0xfc73a728
&ssm0_udma0->gen.axi_outstanding_cnt[1].rx_data_write = 0xfc73a72c
&ssm0_udma0->gen.axi_outstanding_cnt[1].rx_cmpl_write = 0xfc73a730
&ssm0_udma0->gen.axi_outstanding_cnt[1].rst_counters = 0xfc73a734
&ssm0_udma0->gen.axi_outstanding_cnt[2].tx_desc_read = 0xfc73a738
&ssm0_udma0->gen.axi_outstanding_cnt[2].tx_data_read = 0xfc73a73c
&ssm0_udma0->gen.axi_outstanding_cnt[2].tx_cmpl_write = 0xfc73a740
&ssm0_udma0->gen.axi_outstanding_cnt[2].rx_desc_read = 0xfc73a744
&ssm0_udma0->gen.axi_outstanding_cnt[2].rx_data_write = 0xfc73a748
&ssm0_udma0->gen.axi_outstanding_cnt[2].rx_cmpl_write = 0xfc73a74c
&ssm0_udma0->gen.axi_outstanding_cnt[2].rst_counters = 0xfc73a750
&ssm0_udma0->gen.axi_outstanding_cnt[3].tx_desc_read = 0xfc73a754
&ssm0_udma0->gen.axi_outstanding_cnt[3].tx_data_read = 0xfc73a758
&ssm0_udma0->gen.axi_outstanding_cnt[3].tx_cmpl_write = 0xfc73a75c
&ssm0_udma0->gen.axi_outstanding_cnt[3].rx_desc_read = 0xfc73a760
&ssm0_udma0->gen.axi_outstanding_cnt[3].rx_data_write = 0xfc73a764
&ssm0_udma0->gen.axi_outstanding_cnt[3].rx_cmpl_write = 0xfc73a768
&ssm0_udma0->gen.axi_outstanding_cnt[3].rst_counters = 0xfc73a76c
&ssm0_udma0->gen.axi_outstanding_cnt[4].tx_desc_read = 0xfc73a770
&ssm0_udma0->gen.axi_outstanding_cnt[4].tx_data_read = 0xfc73a774
&ssm0_udma0->gen.axi_outstanding_cnt[4].tx_cmpl_write = 0xfc73a778
&ssm0_udma0->gen.axi_outstanding_cnt[4].rx_desc_read = 0xfc73a77c
&ssm0_udma0->gen.axi_outstanding_cnt[4].rx_data_write = 0xfc73a780
&ssm0_udma0->gen.axi_outstanding_cnt[4].rx_cmpl_write = 0xfc73a784
&ssm0_udma0->gen.axi_outstanding_cnt[4].rst_counters = 0xfc73a788
&ssm0_udma0->gen.axi_outstanding_cnt[5].tx_desc_read = 0xfc73a78c
&ssm0_udma0->gen.axi_outstanding_cnt[5].tx_data_read = 0xfc73a790
&ssm0_udma0->gen.axi_outstanding_cnt[5].tx_cmpl_write = 0xfc73a794
&ssm0_udma0->gen.axi_outstanding_cnt[5].rx_desc_read = 0xfc73a798
&ssm0_udma0->gen.axi_outstanding_cnt[5].rx_data_write = 0xfc73a79c
&ssm0_udma0->gen.axi_outstanding_cnt[5].rx_cmpl_write = 0xfc73a7a0
&ssm0_udma0->gen.axi_outstanding_cnt[5].rst_counters = 0xfc73a7a4
&ssm0_udma0->gen.axi_outstanding_cnt[6].tx_desc_read = 0xfc73a7a8
&ssm0_udma0->gen.axi_outstanding_cnt[6].tx_data_read = 0xfc73a7ac
&ssm0_udma0->gen.axi_outstanding_cnt[6].tx_cmpl_write = 0xfc73a7b0
&ssm0_udma0->gen.axi_outstanding_cnt[6].rx_desc_read = 0xfc73a7b4
&ssm0_udma0->gen.axi_outstanding_cnt[6].rx_data_write = 0xfc73a7b8
&ssm0_udma0->gen.axi_outstanding_cnt[6].rx_cmpl_write = 0xfc73a7bc
&ssm0_udma0->gen.axi_outstanding_cnt[6].rst_counters = 0xfc73a7c0
&ssm0_udma0->gen.axi_outstanding_cnt[7].tx_desc_read = 0xfc73a7c4
&ssm0_udma0->gen.axi_outstanding_cnt[7].tx_data_read = 0xfc73a7c8
&ssm0_udma0->gen.axi_outstanding_cnt[7].tx_cmpl_write = 0xfc73a7cc
&ssm0_udma0->gen.axi_outstanding_cnt[7].rx_desc_read = 0xfc73a7d0
&ssm0_udma0->gen.axi_outstanding_cnt[7].rx_data_write = 0xfc73a7d4
&ssm0_udma0->gen.axi_outstanding_cnt[7].rx_cmpl_write = 0xfc73a7d8
&ssm0_udma0->gen.axi_outstanding_cnt[7].rst_counters = 0xfc73a7dc
&ssm0_udma0->gen.axi_outstanding_cnt[8].tx_desc_read = 0xfc73a7e0
&ssm0_udma0->gen.axi_outstanding_cnt[8].tx_data_read = 0xfc73a7e4
&ssm0_udma0->gen.axi_outstanding_cnt[8].tx_cmpl_write = 0xfc73a7e8
&ssm0_udma0->gen.axi_outstanding_cnt[8].rx_desc_read = 0xfc73a7ec
&ssm0_udma0->gen.axi_outstanding_cnt[8].rx_data_write = 0xfc73a7f0
&ssm0_udma0->gen.axi_outstanding_cnt[8].rx_cmpl_write = 0xfc73a7f4
&ssm0_udma0->gen.axi_outstanding_cnt[8].rst_counters = 0xfc73a7f8
&ssm0_udma0->gen.axi_outstanding_cnt[9].tx_desc_read = 0xfc73a7fc
&ssm0_udma0->gen.axi_outstanding_cnt[9].tx_data_read = 0xfc73a800
&ssm0_udma0->gen.axi_outstanding_cnt[9].tx_cmpl_write = 0xfc73a804
&ssm0_udma0->gen.axi_outstanding_cnt[9].rx_desc_read = 0xfc73a808
&ssm0_udma0->gen.axi_outstanding_cnt[9].rx_data_write = 0xfc73a80c
&ssm0_udma0->gen.axi_outstanding_cnt[9].rx_cmpl_write = 0xfc73a810
&ssm0_udma0->gen.axi_outstanding_cnt[9].rst_counters = 0xfc73a814
&ssm0_udma0->gen.axi_outstanding_cnt[10].tx_desc_read = 0xfc73a818
&ssm0_udma0->gen.axi_outstanding_cnt[10].tx_data_read = 0xfc73a81c
&ssm0_udma0->gen.axi_outstanding_cnt[10].tx_cmpl_write = 0xfc73a820
&ssm0_udma0->gen.axi_outstanding_cnt[10].rx_desc_read = 0xfc73a824
&ssm0_udma0->gen.axi_outstanding_cnt[10].rx_data_write = 0xfc73a828
&ssm0_udma0->gen.axi_outstanding_cnt[10].rx_cmpl_write = 0xfc73a82c
&ssm0_udma0->gen.axi_outstanding_cnt[10].rst_counters = 0xfc73a830
&ssm0_udma0->gen.axi_outstanding_cnt[11].tx_desc_read = 0xfc73a834
&ssm0_udma0->gen.axi_outstanding_cnt[11].tx_data_read = 0xfc73a838
&ssm0_udma0->gen.axi_outstanding_cnt[11].tx_cmpl_write = 0xfc73a83c
&ssm0_udma0->gen.axi_outstanding_cnt[11].rx_desc_read = 0xfc73a840
&ssm0_udma0->gen.axi_outstanding_cnt[11].rx_data_write = 0xfc73a844
&ssm0_udma0->gen.axi_outstanding_cnt[11].rx_cmpl_write = 0xfc73a848
&ssm0_udma0->gen.axi_outstanding_cnt[11].rst_counters = 0xfc73a84c
&ssm0_udma0->gen.axi_outstanding_cnt[12].tx_desc_read = 0xfc73a850
&ssm0_udma0->gen.axi_outstanding_cnt[12].tx_data_read = 0xfc73a854
&ssm0_udma0->gen.axi_outstanding_cnt[12].tx_cmpl_write = 0xfc73a858
&ssm0_udma0->gen.axi_outstanding_cnt[12].rx_desc_read = 0xfc73a85c
&ssm0_udma0->gen.axi_outstanding_cnt[12].rx_data_write = 0xfc73a860
&ssm0_udma0->gen.axi_outstanding_cnt[12].rx_cmpl_write = 0xfc73a864
&ssm0_udma0->gen.axi_outstanding_cnt[12].rst_counters = 0xfc73a868
&ssm0_udma0->gen.axi_outstanding_cnt[13].tx_desc_read = 0xfc73a86c
&ssm0_udma0->gen.axi_outstanding_cnt[13].tx_data_read = 0xfc73a870
&ssm0_udma0->gen.axi_outstanding_cnt[13].tx_cmpl_write = 0xfc73a874
&ssm0_udma0->gen.axi_outstanding_cnt[13].rx_desc_read = 0xfc73a878
&ssm0_udma0->gen.axi_outstanding_cnt[13].rx_data_write = 0xfc73a87c
&ssm0_udma0->gen.axi_outstanding_cnt[13].rx_cmpl_write = 0xfc73a880
&ssm0_udma0->gen.axi_outstanding_cnt[13].rst_counters = 0xfc73a884
&ssm0_udma0->gen.axi_outstanding_cnt[14].tx_desc_read = 0xfc73a888
&ssm0_udma0->gen.axi_outstanding_cnt[14].tx_data_read = 0xfc73a88c
&ssm0_udma0->gen.axi_outstanding_cnt[14].tx_cmpl_write = 0xfc73a890
&ssm0_udma0->gen.axi_outstanding_cnt[14].rx_desc_read = 0xfc73a894
&ssm0_udma0->gen.axi_outstanding_cnt[14].rx_data_write = 0xfc73a898
&ssm0_udma0->gen.axi_outstanding_cnt[14].rx_cmpl_write = 0xfc73a89c
&ssm0_udma0->gen.axi_outstanding_cnt[14].rst_counters = 0xfc73a8a0
&ssm0_udma0->gen.axi_outstanding_cnt[15].tx_desc_read = 0xfc73a8a4
&ssm0_udma0->gen.axi_outstanding_cnt[15].tx_data_read = 0xfc73a8a8
&ssm0_udma0->gen.axi_outstanding_cnt[15].tx_cmpl_write = 0xfc73a8ac
&ssm0_udma0->gen.axi_outstanding_cnt[15].rx_desc_read = 0xfc73a8b0
&ssm0_udma0->gen.axi_outstanding_cnt[15].rx_data_write = 0xfc73a8b4
&ssm0_udma0->gen.axi_outstanding_cnt[15].rx_cmpl_write = 0xfc73a8b8
&ssm0_udma0->gen.axi_outstanding_cnt[15].rst_counters = 0xfc73a8bc
&ssm0_udma0->gen.axi_error_detection_table[0].addr0 = 0xfc73a900
&ssm0_udma0->gen.axi_error_detection_table[0].addr1 = 0xfc73a904
&ssm0_udma0->gen.axi_error_detection_table[0].addr2 = 0xfc73a908
&ssm0_udma0->gen.axi_error_detection_table[0].addr3 = 0xfc73a90c
&ssm0_udma0->gen.axi_error_detection_table[0].addr4 = 0xfc73a910
&ssm0_udma0->gen.axi_error_detection_table[0].addr5 = 0xfc73a914
&ssm0_udma0->gen.axi_error_detection_table[0].addr6 = 0xfc73a918
&ssm0_udma0->gen.axi_error_detection_table[0].addr7 = 0xfc73a91c
&ssm0_udma0->gen.axi_error_detection_table[0].addr8 = 0xfc73a920
&ssm0_udma0->gen.axi_error_detection_table[0].addr9 = 0xfc73a924
&ssm0_udma0->gen.axi_error_detection_table[0].addr10 = 0xfc73a928
&ssm0_udma0->gen.axi_error_detection_table[0].addr11 = 0xfc73a92c
&ssm0_udma0->gen.axi_error_detection_table[0].addr12 = 0xfc73a930
&ssm0_udma0->gen.axi_error_detection_table[0].addr13 = 0xfc73a934
&ssm0_udma0->gen.axi_error_detection_table[0].addr14 = 0xfc73a938
&ssm0_udma0->gen.axi_error_detection_table[0].addr15 = 0xfc73a93c
&ssm0_udma0->gen.axi_error_detection_table[1].addr0 = 0xfc73a940
&ssm0_udma0->gen.axi_error_detection_table[1].addr1 = 0xfc73a944
&ssm0_udma0->gen.axi_error_detection_table[1].addr2 = 0xfc73a948
&ssm0_udma0->gen.axi_error_detection_table[1].addr3 = 0xfc73a94c
&ssm0_udma0->gen.axi_error_detection_table[1].addr4 = 0xfc73a950
&ssm0_udma0->gen.axi_error_detection_table[1].addr5 = 0xfc73a954
&ssm0_udma0->gen.axi_error_detection_table[1].addr6 = 0xfc73a958
&ssm0_udma0->gen.axi_error_detection_table[1].addr7 = 0xfc73a95c
&ssm0_udma0->gen.axi_error_detection_table[1].addr8 = 0xfc73a960
&ssm0_udma0->gen.axi_error_detection_table[1].addr9 = 0xfc73a964
&ssm0_udma0->gen.axi_error_detection_table[1].addr10 = 0xfc73a968
&ssm0_udma0->gen.axi_error_detection_table[1].addr11 = 0xfc73a96c
&ssm0_udma0->gen.axi_error_detection_table[1].addr12 = 0xfc73a970
&ssm0_udma0->gen.axi_error_detection_table[1].addr13 = 0xfc73a974
&ssm0_udma0->gen.axi_error_detection_table[1].addr14 = 0xfc73a978
&ssm0_udma0->gen.axi_error_detection_table[1].addr15 = 0xfc73a97c
&ssm0_udma0->gen.axi_error_detection_table[2].addr0 = 0xfc73a980
&ssm0_udma0->gen.axi_error_detection_table[2].addr1 = 0xfc73a984
&ssm0_udma0->gen.axi_error_detection_table[2].addr2 = 0xfc73a988
&ssm0_udma0->gen.axi_error_detection_table[2].addr3 = 0xfc73a98c
&ssm0_udma0->gen.axi_error_detection_table[2].addr4 = 0xfc73a990
&ssm0_udma0->gen.axi_error_detection_table[2].addr5 = 0xfc73a994
&ssm0_udma0->gen.axi_error_detection_table[2].addr6 = 0xfc73a998
&ssm0_udma0->gen.axi_error_detection_table[2].addr7 = 0xfc73a99c
&ssm0_udma0->gen.axi_error_detection_table[2].addr8 = 0xfc73a9a0
&ssm0_udma0->gen.axi_error_detection_table[2].addr9 = 0xfc73a9a4
&ssm0_udma0->gen.axi_error_detection_table[2].addr10 = 0xfc73a9a8
&ssm0_udma0->gen.axi_error_detection_table[2].addr11 = 0xfc73a9ac
&ssm0_udma0->gen.axi_error_detection_table[2].addr12 = 0xfc73a9b0
&ssm0_udma0->gen.axi_error_detection_table[2].addr13 = 0xfc73a9b4
&ssm0_udma0->gen.axi_error_detection_table[2].addr14 = 0xfc73a9b8
&ssm0_udma0->gen.axi_error_detection_table[2].addr15 = 0xfc73a9bc
&ssm0_udma0->gen.axi_error_detection_table[3].addr0 = 0xfc73a9c0
&ssm0_udma0->gen.axi_error_detection_table[3].addr1 = 0xfc73a9c4
&ssm0_udma0->gen.axi_error_detection_table[3].addr2 = 0xfc73a9c8
&ssm0_udma0->gen.axi_error_detection_table[3].addr3 = 0xfc73a9cc
&ssm0_udma0->gen.axi_error_detection_table[3].addr4 = 0xfc73a9d0
&ssm0_udma0->gen.axi_error_detection_table[3].addr5 = 0xfc73a9d4
&ssm0_udma0->gen.axi_error_detection_table[3].addr6 = 0xfc73a9d8
&ssm0_udma0->gen.axi_error_detection_table[3].addr7 = 0xfc73a9dc
&ssm0_udma0->gen.axi_error_detection_table[3].addr8 = 0xfc73a9e0
&ssm0_udma0->gen.axi_error_detection_table[3].addr9 = 0xfc73a9e4
&ssm0_udma0->gen.axi_error_detection_table[3].addr10 = 0xfc73a9e8
&ssm0_udma0->gen.axi_error_detection_table[3].addr11 = 0xfc73a9ec
&ssm0_udma0->gen.axi_error_detection_table[3].addr12 = 0xfc73a9f0
&ssm0_udma0->gen.axi_error_detection_table[3].addr13 = 0xfc73a9f4
&ssm0_udma0->gen.axi_error_detection_table[3].addr14 = 0xfc73a9f8
&ssm0_udma0->gen.axi_error_detection_table[3].addr15 = 0xfc73a9fc
&ssm0_udma0->gen.axi_error_detection_table[4].addr0 = 0xfc73aa00
&ssm0_udma0->gen.axi_error_detection_table[4].addr1 = 0xfc73aa04
&ssm0_udma0->gen.axi_error_detection_table[4].addr2 = 0xfc73aa08
&ssm0_udma0->gen.axi_error_detection_table[4].addr3 = 0xfc73aa0c
&ssm0_udma0->gen.axi_error_detection_table[4].addr4 = 0xfc73aa10
&ssm0_udma0->gen.axi_error_detection_table[4].addr5 = 0xfc73aa14
&ssm0_udma0->gen.axi_error_detection_table[4].addr6 = 0xfc73aa18
&ssm0_udma0->gen.axi_error_detection_table[4].addr7 = 0xfc73aa1c
&ssm0_udma0->gen.axi_error_detection_table[4].addr8 = 0xfc73aa20
&ssm0_udma0->gen.axi_error_detection_table[4].addr9 = 0xfc73aa24
&ssm0_udma0->gen.axi_error_detection_table[4].addr10 = 0xfc73aa28
&ssm0_udma0->gen.axi_error_detection_table[4].addr11 = 0xfc73aa2c
&ssm0_udma0->gen.axi_error_detection_table[4].addr12 = 0xfc73aa30
&ssm0_udma0->gen.axi_error_detection_table[4].addr13 = 0xfc73aa34
&ssm0_udma0->gen.axi_error_detection_table[4].addr14 = 0xfc73aa38
&ssm0_udma0->gen.axi_error_detection_table[4].addr15 = 0xfc73aa3c
&ssm0_udma0->gen.axi_error_detection_table[5].addr0 = 0xfc73aa40
&ssm0_udma0->gen.axi_error_detection_table[5].addr1 = 0xfc73aa44
&ssm0_udma0->gen.axi_error_detection_table[5].addr2 = 0xfc73aa48
&ssm0_udma0->gen.axi_error_detection_table[5].addr3 = 0xfc73aa4c
&ssm0_udma0->gen.axi_error_detection_table[5].addr4 = 0xfc73aa50
&ssm0_udma0->gen.axi_error_detection_table[5].addr5 = 0xfc73aa54
&ssm0_udma0->gen.axi_error_detection_table[5].addr6 = 0xfc73aa58
&ssm0_udma0->gen.axi_error_detection_table[5].addr7 = 0xfc73aa5c
&ssm0_udma0->gen.axi_error_detection_table[5].addr8 = 0xfc73aa60
&ssm0_udma0->gen.axi_error_detection_table[5].addr9 = 0xfc73aa64
&ssm0_udma0->gen.axi_error_detection_table[5].addr10 = 0xfc73aa68
&ssm0_udma0->gen.axi_error_detection_table[5].addr11 = 0xfc73aa6c
&ssm0_udma0->gen.axi_error_detection_table[5].addr12 = 0xfc73aa70
&ssm0_udma0->gen.axi_error_detection_table[5].addr13 = 0xfc73aa74
&ssm0_udma0->gen.axi_error_detection_table[5].addr14 = 0xfc73aa78
&ssm0_udma0->gen.axi_error_detection_table[5].addr15 = 0xfc73aa7c
&ssm0_udma0->gen.axi_error_detection_table[6].addr0 = 0xfc73aa80
&ssm0_udma0->gen.axi_error_detection_table[6].addr1 = 0xfc73aa84
&ssm0_udma0->gen.axi_error_detection_table[6].addr2 = 0xfc73aa88
&ssm0_udma0->gen.axi_error_detection_table[6].addr3 = 0xfc73aa8c
&ssm0_udma0->gen.axi_error_detection_table[6].addr4 = 0xfc73aa90
&ssm0_udma0->gen.axi_error_detection_table[6].addr5 = 0xfc73aa94
&ssm0_udma0->gen.axi_error_detection_table[6].addr6 = 0xfc73aa98
&ssm0_udma0->gen.axi_error_detection_table[6].addr7 = 0xfc73aa9c
&ssm0_udma0->gen.axi_error_detection_table[6].addr8 = 0xfc73aaa0
&ssm0_udma0->gen.axi_error_detection_table[6].addr9 = 0xfc73aaa4
&ssm0_udma0->gen.axi_error_detection_table[6].addr10 = 0xfc73aaa8
&ssm0_udma0->gen.axi_error_detection_table[6].addr11 = 0xfc73aaac
&ssm0_udma0->gen.axi_error_detection_table[6].addr12 = 0xfc73aab0
&ssm0_udma0->gen.axi_error_detection_table[6].addr13 = 0xfc73aab4
&ssm0_udma0->gen.axi_error_detection_table[6].addr14 = 0xfc73aab8
&ssm0_udma0->gen.axi_error_detection_table[6].addr15 = 0xfc73aabc
&ssm0_udma0->gen.axi_error_control[0].table_addr = 0xfc73ab00
&ssm0_udma0->gen.axi_error_control[0].table_data = 0xfc73ab04
&ssm0_udma0->gen.axi_error_control[1].table_addr = 0xfc73ab08
&ssm0_udma0->gen.axi_error_control[1].table_data = 0xfc73ab0c
&ssm0_udma0->gen.axi_error_control[2].table_addr = 0xfc73ab10
&ssm0_udma0->gen.axi_error_control[2].table_data = 0xfc73ab14
&ssm0_udma0->gen.axi_error_control[3].table_addr = 0xfc73ab18
&ssm0_udma0->gen.axi_error_control[3].table_data = 0xfc73ab1c
&ssm0_udma0->gen.axi_error_control[4].table_addr = 0xfc73ab20
&ssm0_udma0->gen.axi_error_control[4].table_data = 0xfc73ab24
&ssm0_udma0->gen.axi_error_control[5].table_addr = 0xfc73ab28
&ssm0_udma0->gen.axi_error_control[5].table_data = 0xfc73ab2c
&ssm0_udma0->gen.axi_error_control[6].table_addr = 0xfc73ab30
&ssm0_udma0->gen.axi_error_control[6].table_data = 0xfc73ab34
&ssm0_udma0->gen.axi_queue[0].state_request = 0xfc73ac00
&ssm0_udma0->gen.axi_queue[0].error_status = 0xfc73ac04
&ssm0_udma0->gen.axi_queue[0].cfg = 0xfc73ac08
&ssm0_udma0->gen.axi_queue[1].state_request = 0xfc73ac0c
&ssm0_udma0->gen.axi_queue[1].error_status = 0xfc73ac10
&ssm0_udma0->gen.axi_queue[1].cfg = 0xfc73ac14
&ssm0_udma0->gen.axi_queue[2].state_request = 0xfc73ac18
&ssm0_udma0->gen.axi_queue[2].error_status = 0xfc73ac1c
&ssm0_udma0->gen.axi_queue[2].cfg = 0xfc73ac20
&ssm0_udma0->gen.axi_queue[3].state_request = 0xfc73ac24
&ssm0_udma0->gen.axi_queue[3].error_status = 0xfc73ac28
&ssm0_udma0->gen.axi_queue[3].cfg = 0xfc73ac2c
&ssm0_udma0->gen.axi_queue[4].state_request = 0xfc73ac30
&ssm0_udma0->gen.axi_queue[4].error_status = 0xfc73ac34
&ssm0_udma0->gen.axi_queue[4].cfg = 0xfc73ac38
&ssm0_udma0->gen.axi_queue[5].state_request = 0xfc73ac3c
&ssm0_udma0->gen.axi_queue[5].error_status = 0xfc73ac40
&ssm0_udma0->gen.axi_queue[5].cfg = 0xfc73ac44
&ssm0_udma0->gen.axi_queue[6].state_request = 0xfc73ac48
&ssm0_udma0->gen.axi_queue[6].error_status = 0xfc73ac4c
&ssm0_udma0->gen.axi_queue[6].cfg = 0xfc73ac50
&ssm0_udma0->gen.axi_queue[7].state_request = 0xfc73ac54
&ssm0_udma0->gen.axi_queue[7].error_status = 0xfc73ac58
&ssm0_udma0->gen.axi_queue[7].cfg = 0xfc73ac5c
&ssm0_udma0->gen.axi_queue[8].state_request = 0xfc73ac60
&ssm0_udma0->gen.axi_queue[8].error_status = 0xfc73ac64
&ssm0_udma0->gen.axi_queue[8].cfg = 0xfc73ac68
&ssm0_udma0->gen.axi_queue[9].state_request = 0xfc73ac6c
&ssm0_udma0->gen.axi_queue[9].error_status = 0xfc73ac70
&ssm0_udma0->gen.axi_queue[9].cfg = 0xfc73ac74
&ssm0_udma0->gen.axi_queue[10].state_request = 0xfc73ac78
&ssm0_udma0->gen.axi_queue[10].error_status = 0xfc73ac7c
&ssm0_udma0->gen.axi_queue[10].cfg = 0xfc73ac80
&ssm0_udma0->gen.axi_queue[11].state_request = 0xfc73ac84
&ssm0_udma0->gen.axi_queue[11].error_status = 0xfc73ac88
&ssm0_udma0->gen.axi_queue[11].cfg = 0xfc73ac8c
&ssm0_udma0->gen.axi_queue[12].state_request = 0xfc73ac90
&ssm0_udma0->gen.axi_queue[12].error_status = 0xfc73ac94
&ssm0_udma0->gen.axi_queue[12].cfg = 0xfc73ac98
&ssm0_udma0->gen.axi_queue[13].state_request = 0xfc73ac9c
&ssm0_udma0->gen.axi_queue[13].error_status = 0xfc73aca0
&ssm0_udma0->gen.axi_queue[13].cfg = 0xfc73aca4
&ssm0_udma0->gen.axi_queue[14].state_request = 0xfc73aca8
&ssm0_udma0->gen.axi_queue[14].error_status = 0xfc73acac
&ssm0_udma0->gen.axi_queue[14].cfg = 0xfc73acb0
&ssm0_udma0->gen.axi_queue[15].state_request = 0xfc73acb4
&ssm0_udma0->gen.axi_queue[15].error_status = 0xfc73acb8
&ssm0_udma0->gen.axi_queue[15].cfg = 0xfc73acbc
&ssm0_udma0->gen.iofic_base_m2s_desc_rd = 0xfc73ad00
&ssm0_udma0->gen.iofic_base_m2s_data_rd = 0xfc73ae00
&ssm0_udma0->gen.iofic_base_m2s_cmpl_wr = 0xfc73af00
&ssm0_udma0->gen.iofic_base_s2m_desc_rd = 0xfc73b000
&ssm0_udma0->gen.iofic_base_s2m_data_wr = 0xfc73b100
&ssm0_udma0->gen.iofic_base_s2m_cmpl_wr = 0xfc73b200
&ssm0_udma0->gen.iofic_base_msix = 0xfc73b300
&ssm0_udma0->gen.pmu.rx_hdr = 0xfc73b400
&ssm0_udma0->gen.pmu.rx_data = 0xfc73b404
&ssm0_udma0->gen.pmu.tx_data = 0xfc73b408
&ssm0_udma0->gen.pmu.rx_drop = 0xfc73b40c
&ssm0_udma0->gen.init_memory.rx_init_trigger = 0xfc73b420
&ssm0_udma0->gen.init_memory.rx_init_in_progress = 0xfc73b424
&ssm0_udma0->gen.init_memory.tx_init_trigger = 0xfc73b428
&ssm0_udma0->gen.init_memory.tx_init_in_progress = 0xfc73b42c
&ssm0_udma0->gen.spare_reg.zeroes0 = 0xfc73b460
&ssm0_udma0->gen.spare_reg.zeroes1 = 0xfc73b464
&ssm0_udma0->gen.spare_reg.ones0 = 0xfc73b468
&ssm0_udma0->gen.spare_reg.ones1 = 0xfc73b46c
&ssm0_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfc73c400
&ssm0_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfc73c404
&ssm0_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfc73c408
&ssm0_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfc73c40c
&ssm0_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfc73c440
&ssm0_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfc73c444
&ssm0_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfc73c448
&ssm0_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfc73c44c
&ssm0_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfc73c480
&ssm0_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfc73c484
&ssm0_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfc73c488
&ssm0_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfc73c48c
&ssm0_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfc73c4c0
&ssm0_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfc73c4c4
&ssm0_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfc73c4c8
&ssm0_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfc73c4cc
&ssm0_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfc73c500
&ssm0_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfc73c504
&ssm0_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfc73c508
&ssm0_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfc73c50c
&ssm0_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfc73c540
&ssm0_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfc73c544
&ssm0_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfc73c548
&ssm0_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfc73c54c
&ssm0_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfc73c580
&ssm0_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfc73c584
&ssm0_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfc73c588
&ssm0_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfc73c58c
&ssm0_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfc73c5c0
&ssm0_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfc73c5c4
&ssm0_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfc73c5c8
&ssm0_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfc73c5cc
&ssm0_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfc73c600
&ssm0_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfc73c604
&ssm0_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfc73c608
&ssm0_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfc73c60c
&ssm0_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfc73c640
&ssm0_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfc73c644
&ssm0_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfc73c648
&ssm0_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfc73c64c
&ssm0_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfc73c680
&ssm0_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfc73c684
&ssm0_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfc73c688
&ssm0_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfc73c68c
&ssm0_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfc73c6c0
&ssm0_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfc73c6c4
&ssm0_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfc73c6c8
&ssm0_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfc73c6cc
&ssm0_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfc73c700
&ssm0_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfc73c704
&ssm0_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfc73c708
&ssm0_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfc73c70c
&ssm0_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfc73c740
&ssm0_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfc73c744
&ssm0_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfc73c748
&ssm0_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfc73c74c
&ssm0_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfc73c780
&ssm0_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfc73c784
&ssm0_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfc73c788
&ssm0_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfc73c78c
&ssm0_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfc73c7c0
&ssm0_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfc73c7c4
&ssm0_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfc73c7c8
&ssm0_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfc73c7cc
&sata0_adapter->pci_e_gen.device_id_vendor_id = 0xfc8f8000
&sata0_adapter->pci_e_gen.pci_command_and_status = 0xfc8f8004
&sata0_adapter->pci_e_gen.revision_and_class = 0xfc8f8008
&sata0_adapter->pci_e_gen.pci_register_c = 0xfc8f800c
&sata0_adapter->pci_e_gen.pf_bar_0 = 0xfc8f8010
&sata0_adapter->pci_e_gen.pf_bar_0_high = 0xfc8f8014
&sata0_adapter->pci_e_gen.pf_bar_2 = 0xfc8f8018
&sata0_adapter->pci_e_gen.pf_bar_2_high = 0xfc8f801c
&sata0_adapter->pci_e_gen.pf_bar_4 = 0xfc8f8020
&sata0_adapter->pci_e_gen.pf_bar_4_high = 0xfc8f8024
&sata0_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc8f8028
&sata0_adapter->pci_e_gen.subsystem_id = 0xfc8f802c
&sata0_adapter->pci_e_gen.cap_pointer = 0xfc8f8034
&sata0_adapter->pci_e_gen.interrupt_line_pin = 0xfc8f803c
&sata0_adapter->pci_e_cap.pci_e_cap = 0xfc8f8040
&sata0_adapter->pci_e_cap.pci_e_device_cap = 0xfc8f8044
&sata0_adapter->pci_e_cap.pci_e_control_and_status = 0xfc8f8048
&sata0_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc8f8090
&sata0_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc8f8094
&sata0_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc8f8098
&sata0_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc8f8110
&sata0_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc8f8114
&sata0_adapter->sub_master_cfg_ctrl[0].remap = 0xfc8f8118
&sata0_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc8f811c
&sata0_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc8f8120
&sata0_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc8f8130
&sata0_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc8f8134
&sata0_adapter->sub_master_cfg_ctrl[1].remap = 0xfc8f8138
&sata0_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc8f813c
&sata0_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc8f8140
&sata0_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc8f8150
&sata0_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc8f8154
&sata0_adapter->sub_master_cfg_ctrl[2].remap = 0xfc8f8158
&sata0_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc8f815c
&sata0_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc8f8160
&sata0_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc8f8170
&sata0_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc8f8174
&sata0_adapter->sub_master_cfg_ctrl[3].remap = 0xfc8f8178
&sata0_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc8f817c
&sata0_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc8f8180
&sata0_adapter->gen_ctrl_reg_0.data = 0xfc8f81e0
&sata0_adapter->gen_ctrl_reg_1.data = 0xfc8f81e4
&sata0_adapter->gen_ctrl_reg_2.data = 0xfc8f81e8
&sata0_adapter->gen_ctrl_reg_3.data = 0xfc8f81ec
&sata0_adapter->generic_status_registers.generic_status = 0xfc8f81f0
&sata0_adapter->metal_fix_registers.metal_fix = 0xfc8f8200
&sata0_adapter->gen_ctrl_reg_4.data = 0xfc8f8204
&sata0_adapter->gen_ctrl_reg_5.data = 0xfc8f8208
&sata0_adapter->gen_ctrl_reg_6.data = 0xfc8f820c
&sata0_adapter->gen_ctrl_reg_7.data = 0xfc8f8210
&sata0_adapter->gen_ctrl_reg_8.data = 0xfc8f8214
&sata0_adapter->gen_ctrl_reg_9.data = 0xfc8f8218
&sata0_adapter->gen_ctrl_reg_10.data = 0xfc8f821c
&sata0_adapter->gen_ctrl_reg_11.data = 0xfc8f8220
&sata0_adapter->gen_ctrl_reg_12.data = 0xfc8f8224
&sata0_adapter->gen_ctrl_reg_13.data = 0xfc8f8228
&sata0_adapter->gen_ctrl_reg_14.data = 0xfc8f822c
&sata0_adapter->gen_ctrl_reg_15.data = 0xfc8f8230
&sata0_adapter->gen_ctrl_reg_16.data = 0xfc8f8234
&sata0_adapter->gen_ctrl_reg_17.data = 0xfc8f8238
&sata0_adapter->gen_ctrl_reg_18.data = 0xfc8f823c
&sata0_adapter->gen_ctrl_reg_19.data = 0xfc8f8240
&sata0_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc8f8300
&sata0_adapter->sriov_cap.sriov_caps = 0xfc8f8304
&sata0_adapter->sriov_cap.sriov_status_and_control = 0xfc8f8308
&sata0_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc8f830c
&sata0_adapter->sriov_cap.sriov_register_10 = 0xfc8f8310
&sata0_adapter->sriov_cap.sriov_register_14 = 0xfc8f8314
&sata0_adapter->sriov_cap.sriov_vf_device_id = 0xfc8f8318
&sata0_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc8f831c
&sata0_adapter->sriov_cap.sriov_system_page_size = 0xfc8f8320
&sata0_adapter->sriov_cap.vf_bar_0 = 0xfc8f8324
&sata0_adapter->sriov_cap.vf_bar_0_high = 0xfc8f8328
&sata0_adapter->sriov_cap.vf_bar_2 = 0xfc8f832c
&sata0_adapter->sriov_cap.vf_bar_2_high = 0xfc8f8330
&sata0_adapter->sriov_cap.vf_bar_4 = 0xfc8f8334
&sata0_adapter->sriov_cap.vf_bar_4_high = 0xfc8f8338
&sata0_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc8f9000
&sata0_adapter->vf_regs[0].command_and_status_vf = 0xfc8f9004
&sata0_adapter->vf_regs[0].revision_and_class_vf = 0xfc8f9008
&sata0_adapter->vf_regs[0].pci_register_c_vf = 0xfc8f900c
&sata0_adapter->vf_regs[0].cap_pointer_vf = 0xfc8f9034
&sata0_adapter->vf_regs[0].pci_e_cap_vf = 0xfc8f9040
&sata0_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc8f9044
&sata0_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc8f9048
&sata0_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc8f9090
&sata0_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc8f9094
&sata0_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc8f9098
&sata0_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc8fa000
&sata0_adapter->vf_regs[1].command_and_status_vf = 0xfc8fa004
&sata0_adapter->vf_regs[1].revision_and_class_vf = 0xfc8fa008
&sata0_adapter->vf_regs[1].pci_register_c_vf = 0xfc8fa00c
&sata0_adapter->vf_regs[1].cap_pointer_vf = 0xfc8fa034
&sata0_adapter->vf_regs[1].pci_e_cap_vf = 0xfc8fa040
&sata0_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc8fa044
&sata0_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc8fa048
&sata0_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc8fa090
&sata0_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc8fa094
&sata0_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc8fa098
&sata0_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc8fb000
&sata0_adapter->vf_regs[2].command_and_status_vf = 0xfc8fb004
&sata0_adapter->vf_regs[2].revision_and_class_vf = 0xfc8fb008
&sata0_adapter->vf_regs[2].pci_register_c_vf = 0xfc8fb00c
&sata0_adapter->vf_regs[2].cap_pointer_vf = 0xfc8fb034
&sata0_adapter->vf_regs[2].pci_e_cap_vf = 0xfc8fb040
&sata0_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc8fb044
&sata0_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc8fb048
&sata0_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc8fb090
&sata0_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc8fb094
&sata0_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc8fb098
&sata1_adapter->pci_e_gen.device_id_vendor_id = 0xfc9f8000
&sata1_adapter->pci_e_gen.pci_command_and_status = 0xfc9f8004
&sata1_adapter->pci_e_gen.revision_and_class = 0xfc9f8008
&sata1_adapter->pci_e_gen.pci_register_c = 0xfc9f800c
&sata1_adapter->pci_e_gen.pf_bar_0 = 0xfc9f8010
&sata1_adapter->pci_e_gen.pf_bar_0_high = 0xfc9f8014
&sata1_adapter->pci_e_gen.pf_bar_2 = 0xfc9f8018
&sata1_adapter->pci_e_gen.pf_bar_2_high = 0xfc9f801c
&sata1_adapter->pci_e_gen.pf_bar_4 = 0xfc9f8020
&sata1_adapter->pci_e_gen.pf_bar_4_high = 0xfc9f8024
&sata1_adapter->pci_e_gen.cardbus_cis_pointer = 0xfc9f8028
&sata1_adapter->pci_e_gen.subsystem_id = 0xfc9f802c
&sata1_adapter->pci_e_gen.cap_pointer = 0xfc9f8034
&sata1_adapter->pci_e_gen.interrupt_line_pin = 0xfc9f803c
&sata1_adapter->pci_e_cap.pci_e_cap = 0xfc9f8040
&sata1_adapter->pci_e_cap.pci_e_device_cap = 0xfc9f8044
&sata1_adapter->pci_e_cap.pci_e_control_and_status = 0xfc9f8048
&sata1_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfc9f8090
&sata1_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfc9f8094
&sata1_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfc9f8098
&sata1_adapter->sub_master_cfg_ctrl[0].configuration = 0xfc9f8110
&sata1_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfc9f8114
&sata1_adapter->sub_master_cfg_ctrl[0].remap = 0xfc9f8118
&sata1_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfc9f811c
&sata1_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfc9f8120
&sata1_adapter->sub_master_cfg_ctrl[1].configuration = 0xfc9f8130
&sata1_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfc9f8134
&sata1_adapter->sub_master_cfg_ctrl[1].remap = 0xfc9f8138
&sata1_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfc9f813c
&sata1_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfc9f8140
&sata1_adapter->sub_master_cfg_ctrl[2].configuration = 0xfc9f8150
&sata1_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfc9f8154
&sata1_adapter->sub_master_cfg_ctrl[2].remap = 0xfc9f8158
&sata1_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfc9f815c
&sata1_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfc9f8160
&sata1_adapter->sub_master_cfg_ctrl[3].configuration = 0xfc9f8170
&sata1_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfc9f8174
&sata1_adapter->sub_master_cfg_ctrl[3].remap = 0xfc9f8178
&sata1_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfc9f817c
&sata1_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfc9f8180
&sata1_adapter->gen_ctrl_reg_0.data = 0xfc9f81e0
&sata1_adapter->gen_ctrl_reg_1.data = 0xfc9f81e4
&sata1_adapter->gen_ctrl_reg_2.data = 0xfc9f81e8
&sata1_adapter->gen_ctrl_reg_3.data = 0xfc9f81ec
&sata1_adapter->generic_status_registers.generic_status = 0xfc9f81f0
&sata1_adapter->metal_fix_registers.metal_fix = 0xfc9f8200
&sata1_adapter->gen_ctrl_reg_4.data = 0xfc9f8204
&sata1_adapter->gen_ctrl_reg_5.data = 0xfc9f8208
&sata1_adapter->gen_ctrl_reg_6.data = 0xfc9f820c
&sata1_adapter->gen_ctrl_reg_7.data = 0xfc9f8210
&sata1_adapter->gen_ctrl_reg_8.data = 0xfc9f8214
&sata1_adapter->gen_ctrl_reg_9.data = 0xfc9f8218
&sata1_adapter->gen_ctrl_reg_10.data = 0xfc9f821c
&sata1_adapter->gen_ctrl_reg_11.data = 0xfc9f8220
&sata1_adapter->gen_ctrl_reg_12.data = 0xfc9f8224
&sata1_adapter->gen_ctrl_reg_13.data = 0xfc9f8228
&sata1_adapter->gen_ctrl_reg_14.data = 0xfc9f822c
&sata1_adapter->gen_ctrl_reg_15.data = 0xfc9f8230
&sata1_adapter->gen_ctrl_reg_16.data = 0xfc9f8234
&sata1_adapter->gen_ctrl_reg_17.data = 0xfc9f8238
&sata1_adapter->gen_ctrl_reg_18.data = 0xfc9f823c
&sata1_adapter->gen_ctrl_reg_19.data = 0xfc9f8240
&sata1_adapter->sriov_cap.sriov_id_and_next_offset = 0xfc9f8300
&sata1_adapter->sriov_cap.sriov_caps = 0xfc9f8304
&sata1_adapter->sriov_cap.sriov_status_and_control = 0xfc9f8308
&sata1_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfc9f830c
&sata1_adapter->sriov_cap.sriov_register_10 = 0xfc9f8310
&sata1_adapter->sriov_cap.sriov_register_14 = 0xfc9f8314
&sata1_adapter->sriov_cap.sriov_vf_device_id = 0xfc9f8318
&sata1_adapter->sriov_cap.sriov_supported_page_sizes = 0xfc9f831c
&sata1_adapter->sriov_cap.sriov_system_page_size = 0xfc9f8320
&sata1_adapter->sriov_cap.vf_bar_0 = 0xfc9f8324
&sata1_adapter->sriov_cap.vf_bar_0_high = 0xfc9f8328
&sata1_adapter->sriov_cap.vf_bar_2 = 0xfc9f832c
&sata1_adapter->sriov_cap.vf_bar_2_high = 0xfc9f8330
&sata1_adapter->sriov_cap.vf_bar_4 = 0xfc9f8334
&sata1_adapter->sriov_cap.vf_bar_4_high = 0xfc9f8338
&sata1_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfc9f9000
&sata1_adapter->vf_regs[0].command_and_status_vf = 0xfc9f9004
&sata1_adapter->vf_regs[0].revision_and_class_vf = 0xfc9f9008
&sata1_adapter->vf_regs[0].pci_register_c_vf = 0xfc9f900c
&sata1_adapter->vf_regs[0].cap_pointer_vf = 0xfc9f9034
&sata1_adapter->vf_regs[0].pci_e_cap_vf = 0xfc9f9040
&sata1_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfc9f9044
&sata1_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfc9f9048
&sata1_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfc9f9090
&sata1_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfc9f9094
&sata1_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfc9f9098
&sata1_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfc9fa000
&sata1_adapter->vf_regs[1].command_and_status_vf = 0xfc9fa004
&sata1_adapter->vf_regs[1].revision_and_class_vf = 0xfc9fa008
&sata1_adapter->vf_regs[1].pci_register_c_vf = 0xfc9fa00c
&sata1_adapter->vf_regs[1].cap_pointer_vf = 0xfc9fa034
&sata1_adapter->vf_regs[1].pci_e_cap_vf = 0xfc9fa040
&sata1_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfc9fa044
&sata1_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfc9fa048
&sata1_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfc9fa090
&sata1_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfc9fa094
&sata1_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfc9fa098
&sata1_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfc9fb000
&sata1_adapter->vf_regs[2].command_and_status_vf = 0xfc9fb004
&sata1_adapter->vf_regs[2].revision_and_class_vf = 0xfc9fb008
&sata1_adapter->vf_regs[2].pci_register_c_vf = 0xfc9fb00c
&sata1_adapter->vf_regs[2].cap_pointer_vf = 0xfc9fb034
&sata1_adapter->vf_regs[2].pci_e_cap_vf = 0xfc9fb040
&sata1_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfc9fb044
&sata1_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfc9fb048
&sata1_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfc9fb090
&sata1_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfc9fb094
&sata1_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfc9fb098
&sata2_adapter->pci_e_gen.device_id_vendor_id = 0xfcaf8000
&sata2_adapter->pci_e_gen.pci_command_and_status = 0xfcaf8004
&sata2_adapter->pci_e_gen.revision_and_class = 0xfcaf8008
&sata2_adapter->pci_e_gen.pci_register_c = 0xfcaf800c
&sata2_adapter->pci_e_gen.pf_bar_0 = 0xfcaf8010
&sata2_adapter->pci_e_gen.pf_bar_0_high = 0xfcaf8014
&sata2_adapter->pci_e_gen.pf_bar_2 = 0xfcaf8018
&sata2_adapter->pci_e_gen.pf_bar_2_high = 0xfcaf801c
&sata2_adapter->pci_e_gen.pf_bar_4 = 0xfcaf8020
&sata2_adapter->pci_e_gen.pf_bar_4_high = 0xfcaf8024
&sata2_adapter->pci_e_gen.cardbus_cis_pointer = 0xfcaf8028
&sata2_adapter->pci_e_gen.subsystem_id = 0xfcaf802c
&sata2_adapter->pci_e_gen.cap_pointer = 0xfcaf8034
&sata2_adapter->pci_e_gen.interrupt_line_pin = 0xfcaf803c
&sata2_adapter->pci_e_cap.pci_e_cap = 0xfcaf8040
&sata2_adapter->pci_e_cap.pci_e_device_cap = 0xfcaf8044
&sata2_adapter->pci_e_cap.pci_e_control_and_status = 0xfcaf8048
&sata2_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfcaf8090
&sata2_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfcaf8094
&sata2_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfcaf8098
&sata2_adapter->sub_master_cfg_ctrl[0].configuration = 0xfcaf8110
&sata2_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfcaf8114
&sata2_adapter->sub_master_cfg_ctrl[0].remap = 0xfcaf8118
&sata2_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfcaf811c
&sata2_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfcaf8120
&sata2_adapter->sub_master_cfg_ctrl[1].configuration = 0xfcaf8130
&sata2_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfcaf8134
&sata2_adapter->sub_master_cfg_ctrl[1].remap = 0xfcaf8138
&sata2_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfcaf813c
&sata2_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfcaf8140
&sata2_adapter->sub_master_cfg_ctrl[2].configuration = 0xfcaf8150
&sata2_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfcaf8154
&sata2_adapter->sub_master_cfg_ctrl[2].remap = 0xfcaf8158
&sata2_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfcaf815c
&sata2_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfcaf8160
&sata2_adapter->sub_master_cfg_ctrl[3].configuration = 0xfcaf8170
&sata2_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfcaf8174
&sata2_adapter->sub_master_cfg_ctrl[3].remap = 0xfcaf8178
&sata2_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfcaf817c
&sata2_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfcaf8180
&sata2_adapter->gen_ctrl_reg_0.data = 0xfcaf81e0
&sata2_adapter->gen_ctrl_reg_1.data = 0xfcaf81e4
&sata2_adapter->gen_ctrl_reg_2.data = 0xfcaf81e8
&sata2_adapter->gen_ctrl_reg_3.data = 0xfcaf81ec
&sata2_adapter->generic_status_registers.generic_status = 0xfcaf81f0
&sata2_adapter->metal_fix_registers.metal_fix = 0xfcaf8200
&sata2_adapter->gen_ctrl_reg_4.data = 0xfcaf8204
&sata2_adapter->gen_ctrl_reg_5.data = 0xfcaf8208
&sata2_adapter->gen_ctrl_reg_6.data = 0xfcaf820c
&sata2_adapter->gen_ctrl_reg_7.data = 0xfcaf8210
&sata2_adapter->gen_ctrl_reg_8.data = 0xfcaf8214
&sata2_adapter->gen_ctrl_reg_9.data = 0xfcaf8218
&sata2_adapter->gen_ctrl_reg_10.data = 0xfcaf821c
&sata2_adapter->gen_ctrl_reg_11.data = 0xfcaf8220
&sata2_adapter->gen_ctrl_reg_12.data = 0xfcaf8224
&sata2_adapter->gen_ctrl_reg_13.data = 0xfcaf8228
&sata2_adapter->gen_ctrl_reg_14.data = 0xfcaf822c
&sata2_adapter->gen_ctrl_reg_15.data = 0xfcaf8230
&sata2_adapter->gen_ctrl_reg_16.data = 0xfcaf8234
&sata2_adapter->gen_ctrl_reg_17.data = 0xfcaf8238
&sata2_adapter->gen_ctrl_reg_18.data = 0xfcaf823c
&sata2_adapter->gen_ctrl_reg_19.data = 0xfcaf8240
&sata2_adapter->sriov_cap.sriov_id_and_next_offset = 0xfcaf8300
&sata2_adapter->sriov_cap.sriov_caps = 0xfcaf8304
&sata2_adapter->sriov_cap.sriov_status_and_control = 0xfcaf8308
&sata2_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfcaf830c
&sata2_adapter->sriov_cap.sriov_register_10 = 0xfcaf8310
&sata2_adapter->sriov_cap.sriov_register_14 = 0xfcaf8314
&sata2_adapter->sriov_cap.sriov_vf_device_id = 0xfcaf8318
&sata2_adapter->sriov_cap.sriov_supported_page_sizes = 0xfcaf831c
&sata2_adapter->sriov_cap.sriov_system_page_size = 0xfcaf8320
&sata2_adapter->sriov_cap.vf_bar_0 = 0xfcaf8324
&sata2_adapter->sriov_cap.vf_bar_0_high = 0xfcaf8328
&sata2_adapter->sriov_cap.vf_bar_2 = 0xfcaf832c
&sata2_adapter->sriov_cap.vf_bar_2_high = 0xfcaf8330
&sata2_adapter->sriov_cap.vf_bar_4 = 0xfcaf8334
&sata2_adapter->sriov_cap.vf_bar_4_high = 0xfcaf8338
&sata2_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfcaf9000
&sata2_adapter->vf_regs[0].command_and_status_vf = 0xfcaf9004
&sata2_adapter->vf_regs[0].revision_and_class_vf = 0xfcaf9008
&sata2_adapter->vf_regs[0].pci_register_c_vf = 0xfcaf900c
&sata2_adapter->vf_regs[0].cap_pointer_vf = 0xfcaf9034
&sata2_adapter->vf_regs[0].pci_e_cap_vf = 0xfcaf9040
&sata2_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfcaf9044
&sata2_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfcaf9048
&sata2_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfcaf9090
&sata2_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfcaf9094
&sata2_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfcaf9098
&sata2_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfcafa000
&sata2_adapter->vf_regs[1].command_and_status_vf = 0xfcafa004
&sata2_adapter->vf_regs[1].revision_and_class_vf = 0xfcafa008
&sata2_adapter->vf_regs[1].pci_register_c_vf = 0xfcafa00c
&sata2_adapter->vf_regs[1].cap_pointer_vf = 0xfcafa034
&sata2_adapter->vf_regs[1].pci_e_cap_vf = 0xfcafa040
&sata2_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfcafa044
&sata2_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfcafa048
&sata2_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfcafa090
&sata2_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfcafa094
&sata2_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfcafa098
&sata2_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfcafb000
&sata2_adapter->vf_regs[2].command_and_status_vf = 0xfcafb004
&sata2_adapter->vf_regs[2].revision_and_class_vf = 0xfcafb008
&sata2_adapter->vf_regs[2].pci_register_c_vf = 0xfcafb00c
&sata2_adapter->vf_regs[2].cap_pointer_vf = 0xfcafb034
&sata2_adapter->vf_regs[2].pci_e_cap_vf = 0xfcafb040
&sata2_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfcafb044
&sata2_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfcafb048
&sata2_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfcafb090
&sata2_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfcafb094
&sata2_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfcafb098
&sata3_adapter->pci_e_gen.device_id_vendor_id = 0xfcbf8000
&sata3_adapter->pci_e_gen.pci_command_and_status = 0xfcbf8004
&sata3_adapter->pci_e_gen.revision_and_class = 0xfcbf8008
&sata3_adapter->pci_e_gen.pci_register_c = 0xfcbf800c
&sata3_adapter->pci_e_gen.pf_bar_0 = 0xfcbf8010
&sata3_adapter->pci_e_gen.pf_bar_0_high = 0xfcbf8014
&sata3_adapter->pci_e_gen.pf_bar_2 = 0xfcbf8018
&sata3_adapter->pci_e_gen.pf_bar_2_high = 0xfcbf801c
&sata3_adapter->pci_e_gen.pf_bar_4 = 0xfcbf8020
&sata3_adapter->pci_e_gen.pf_bar_4_high = 0xfcbf8024
&sata3_adapter->pci_e_gen.cardbus_cis_pointer = 0xfcbf8028
&sata3_adapter->pci_e_gen.subsystem_id = 0xfcbf802c
&sata3_adapter->pci_e_gen.cap_pointer = 0xfcbf8034
&sata3_adapter->pci_e_gen.interrupt_line_pin = 0xfcbf803c
&sata3_adapter->pci_e_cap.pci_e_cap = 0xfcbf8040
&sata3_adapter->pci_e_cap.pci_e_device_cap = 0xfcbf8044
&sata3_adapter->pci_e_cap.pci_e_control_and_status = 0xfcbf8048
&sata3_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfcbf8090
&sata3_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfcbf8094
&sata3_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfcbf8098
&sata3_adapter->sub_master_cfg_ctrl[0].configuration = 0xfcbf8110
&sata3_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfcbf8114
&sata3_adapter->sub_master_cfg_ctrl[0].remap = 0xfcbf8118
&sata3_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfcbf811c
&sata3_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfcbf8120
&sata3_adapter->sub_master_cfg_ctrl[1].configuration = 0xfcbf8130
&sata3_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfcbf8134
&sata3_adapter->sub_master_cfg_ctrl[1].remap = 0xfcbf8138
&sata3_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfcbf813c
&sata3_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfcbf8140
&sata3_adapter->sub_master_cfg_ctrl[2].configuration = 0xfcbf8150
&sata3_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfcbf8154
&sata3_adapter->sub_master_cfg_ctrl[2].remap = 0xfcbf8158
&sata3_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfcbf815c
&sata3_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfcbf8160
&sata3_adapter->sub_master_cfg_ctrl[3].configuration = 0xfcbf8170
&sata3_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfcbf8174
&sata3_adapter->sub_master_cfg_ctrl[3].remap = 0xfcbf8178
&sata3_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfcbf817c
&sata3_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfcbf8180
&sata3_adapter->gen_ctrl_reg_0.data = 0xfcbf81e0
&sata3_adapter->gen_ctrl_reg_1.data = 0xfcbf81e4
&sata3_adapter->gen_ctrl_reg_2.data = 0xfcbf81e8
&sata3_adapter->gen_ctrl_reg_3.data = 0xfcbf81ec
&sata3_adapter->generic_status_registers.generic_status = 0xfcbf81f0
&sata3_adapter->metal_fix_registers.metal_fix = 0xfcbf8200
&sata3_adapter->gen_ctrl_reg_4.data = 0xfcbf8204
&sata3_adapter->gen_ctrl_reg_5.data = 0xfcbf8208
&sata3_adapter->gen_ctrl_reg_6.data = 0xfcbf820c
&sata3_adapter->gen_ctrl_reg_7.data = 0xfcbf8210
&sata3_adapter->gen_ctrl_reg_8.data = 0xfcbf8214
&sata3_adapter->gen_ctrl_reg_9.data = 0xfcbf8218
&sata3_adapter->gen_ctrl_reg_10.data = 0xfcbf821c
&sata3_adapter->gen_ctrl_reg_11.data = 0xfcbf8220
&sata3_adapter->gen_ctrl_reg_12.data = 0xfcbf8224
&sata3_adapter->gen_ctrl_reg_13.data = 0xfcbf8228
&sata3_adapter->gen_ctrl_reg_14.data = 0xfcbf822c
&sata3_adapter->gen_ctrl_reg_15.data = 0xfcbf8230
&sata3_adapter->gen_ctrl_reg_16.data = 0xfcbf8234
&sata3_adapter->gen_ctrl_reg_17.data = 0xfcbf8238
&sata3_adapter->gen_ctrl_reg_18.data = 0xfcbf823c
&sata3_adapter->gen_ctrl_reg_19.data = 0xfcbf8240
&sata3_adapter->sriov_cap.sriov_id_and_next_offset = 0xfcbf8300
&sata3_adapter->sriov_cap.sriov_caps = 0xfcbf8304
&sata3_adapter->sriov_cap.sriov_status_and_control = 0xfcbf8308
&sata3_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfcbf830c
&sata3_adapter->sriov_cap.sriov_register_10 = 0xfcbf8310
&sata3_adapter->sriov_cap.sriov_register_14 = 0xfcbf8314
&sata3_adapter->sriov_cap.sriov_vf_device_id = 0xfcbf8318
&sata3_adapter->sriov_cap.sriov_supported_page_sizes = 0xfcbf831c
&sata3_adapter->sriov_cap.sriov_system_page_size = 0xfcbf8320
&sata3_adapter->sriov_cap.vf_bar_0 = 0xfcbf8324
&sata3_adapter->sriov_cap.vf_bar_0_high = 0xfcbf8328
&sata3_adapter->sriov_cap.vf_bar_2 = 0xfcbf832c
&sata3_adapter->sriov_cap.vf_bar_2_high = 0xfcbf8330
&sata3_adapter->sriov_cap.vf_bar_4 = 0xfcbf8334
&sata3_adapter->sriov_cap.vf_bar_4_high = 0xfcbf8338
&sata3_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfcbf9000
&sata3_adapter->vf_regs[0].command_and_status_vf = 0xfcbf9004
&sata3_adapter->vf_regs[0].revision_and_class_vf = 0xfcbf9008
&sata3_adapter->vf_regs[0].pci_register_c_vf = 0xfcbf900c
&sata3_adapter->vf_regs[0].cap_pointer_vf = 0xfcbf9034
&sata3_adapter->vf_regs[0].pci_e_cap_vf = 0xfcbf9040
&sata3_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfcbf9044
&sata3_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfcbf9048
&sata3_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfcbf9090
&sata3_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfcbf9094
&sata3_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfcbf9098
&sata3_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfcbfa000
&sata3_adapter->vf_regs[1].command_and_status_vf = 0xfcbfa004
&sata3_adapter->vf_regs[1].revision_and_class_vf = 0xfcbfa008
&sata3_adapter->vf_regs[1].pci_register_c_vf = 0xfcbfa00c
&sata3_adapter->vf_regs[1].cap_pointer_vf = 0xfcbfa034
&sata3_adapter->vf_regs[1].pci_e_cap_vf = 0xfcbfa040
&sata3_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfcbfa044
&sata3_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfcbfa048
&sata3_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfcbfa090
&sata3_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfcbfa094
&sata3_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfcbfa098
&sata3_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfcbfb000
&sata3_adapter->vf_regs[2].command_and_status_vf = 0xfcbfb004
&sata3_adapter->vf_regs[2].revision_and_class_vf = 0xfcbfb008
&sata3_adapter->vf_regs[2].pci_register_c_vf = 0xfcbfb00c
&sata3_adapter->vf_regs[2].cap_pointer_vf = 0xfcbfb034
&sata3_adapter->vf_regs[2].pci_e_cap_vf = 0xfcbfb040
&sata3_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfcbfb044
&sata3_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfcbfb048
&sata3_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfcbfb090
&sata3_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfcbfb094
&sata3_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfcbfb098
&sata4_adapter->pci_e_gen.device_id_vendor_id = 0xfccf8000
&sata4_adapter->pci_e_gen.pci_command_and_status = 0xfccf8004
&sata4_adapter->pci_e_gen.revision_and_class = 0xfccf8008
&sata4_adapter->pci_e_gen.pci_register_c = 0xfccf800c
&sata4_adapter->pci_e_gen.pf_bar_0 = 0xfccf8010
&sata4_adapter->pci_e_gen.pf_bar_0_high = 0xfccf8014
&sata4_adapter->pci_e_gen.pf_bar_2 = 0xfccf8018
&sata4_adapter->pci_e_gen.pf_bar_2_high = 0xfccf801c
&sata4_adapter->pci_e_gen.pf_bar_4 = 0xfccf8020
&sata4_adapter->pci_e_gen.pf_bar_4_high = 0xfccf8024
&sata4_adapter->pci_e_gen.cardbus_cis_pointer = 0xfccf8028
&sata4_adapter->pci_e_gen.subsystem_id = 0xfccf802c
&sata4_adapter->pci_e_gen.cap_pointer = 0xfccf8034
&sata4_adapter->pci_e_gen.interrupt_line_pin = 0xfccf803c
&sata4_adapter->pci_e_cap.pci_e_cap = 0xfccf8040
&sata4_adapter->pci_e_cap.pci_e_device_cap = 0xfccf8044
&sata4_adapter->pci_e_cap.pci_e_control_and_status = 0xfccf8048
&sata4_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfccf8090
&sata4_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfccf8094
&sata4_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfccf8098
&sata4_adapter->sub_master_cfg_ctrl[0].configuration = 0xfccf8110
&sata4_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfccf8114
&sata4_adapter->sub_master_cfg_ctrl[0].remap = 0xfccf8118
&sata4_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfccf811c
&sata4_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfccf8120
&sata4_adapter->sub_master_cfg_ctrl[1].configuration = 0xfccf8130
&sata4_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfccf8134
&sata4_adapter->sub_master_cfg_ctrl[1].remap = 0xfccf8138
&sata4_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfccf813c
&sata4_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfccf8140
&sata4_adapter->sub_master_cfg_ctrl[2].configuration = 0xfccf8150
&sata4_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfccf8154
&sata4_adapter->sub_master_cfg_ctrl[2].remap = 0xfccf8158
&sata4_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfccf815c
&sata4_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfccf8160
&sata4_adapter->sub_master_cfg_ctrl[3].configuration = 0xfccf8170
&sata4_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfccf8174
&sata4_adapter->sub_master_cfg_ctrl[3].remap = 0xfccf8178
&sata4_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfccf817c
&sata4_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfccf8180
&sata4_adapter->gen_ctrl_reg_0.data = 0xfccf81e0
&sata4_adapter->gen_ctrl_reg_1.data = 0xfccf81e4
&sata4_adapter->gen_ctrl_reg_2.data = 0xfccf81e8
&sata4_adapter->gen_ctrl_reg_3.data = 0xfccf81ec
&sata4_adapter->generic_status_registers.generic_status = 0xfccf81f0
&sata4_adapter->metal_fix_registers.metal_fix = 0xfccf8200
&sata4_adapter->gen_ctrl_reg_4.data = 0xfccf8204
&sata4_adapter->gen_ctrl_reg_5.data = 0xfccf8208
&sata4_adapter->gen_ctrl_reg_6.data = 0xfccf820c
&sata4_adapter->gen_ctrl_reg_7.data = 0xfccf8210
&sata4_adapter->gen_ctrl_reg_8.data = 0xfccf8214
&sata4_adapter->gen_ctrl_reg_9.data = 0xfccf8218
&sata4_adapter->gen_ctrl_reg_10.data = 0xfccf821c
&sata4_adapter->gen_ctrl_reg_11.data = 0xfccf8220
&sata4_adapter->gen_ctrl_reg_12.data = 0xfccf8224
&sata4_adapter->gen_ctrl_reg_13.data = 0xfccf8228
&sata4_adapter->gen_ctrl_reg_14.data = 0xfccf822c
&sata4_adapter->gen_ctrl_reg_15.data = 0xfccf8230
&sata4_adapter->gen_ctrl_reg_16.data = 0xfccf8234
&sata4_adapter->gen_ctrl_reg_17.data = 0xfccf8238
&sata4_adapter->gen_ctrl_reg_18.data = 0xfccf823c
&sata4_adapter->gen_ctrl_reg_19.data = 0xfccf8240
&sata4_adapter->sriov_cap.sriov_id_and_next_offset = 0xfccf8300
&sata4_adapter->sriov_cap.sriov_caps = 0xfccf8304
&sata4_adapter->sriov_cap.sriov_status_and_control = 0xfccf8308
&sata4_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfccf830c
&sata4_adapter->sriov_cap.sriov_register_10 = 0xfccf8310
&sata4_adapter->sriov_cap.sriov_register_14 = 0xfccf8314
&sata4_adapter->sriov_cap.sriov_vf_device_id = 0xfccf8318
&sata4_adapter->sriov_cap.sriov_supported_page_sizes = 0xfccf831c
&sata4_adapter->sriov_cap.sriov_system_page_size = 0xfccf8320
&sata4_adapter->sriov_cap.vf_bar_0 = 0xfccf8324
&sata4_adapter->sriov_cap.vf_bar_0_high = 0xfccf8328
&sata4_adapter->sriov_cap.vf_bar_2 = 0xfccf832c
&sata4_adapter->sriov_cap.vf_bar_2_high = 0xfccf8330
&sata4_adapter->sriov_cap.vf_bar_4 = 0xfccf8334
&sata4_adapter->sriov_cap.vf_bar_4_high = 0xfccf8338
&sata4_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfccf9000
&sata4_adapter->vf_regs[0].command_and_status_vf = 0xfccf9004
&sata4_adapter->vf_regs[0].revision_and_class_vf = 0xfccf9008
&sata4_adapter->vf_regs[0].pci_register_c_vf = 0xfccf900c
&sata4_adapter->vf_regs[0].cap_pointer_vf = 0xfccf9034
&sata4_adapter->vf_regs[0].pci_e_cap_vf = 0xfccf9040
&sata4_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfccf9044
&sata4_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfccf9048
&sata4_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfccf9090
&sata4_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfccf9094
&sata4_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfccf9098
&sata4_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfccfa000
&sata4_adapter->vf_regs[1].command_and_status_vf = 0xfccfa004
&sata4_adapter->vf_regs[1].revision_and_class_vf = 0xfccfa008
&sata4_adapter->vf_regs[1].pci_register_c_vf = 0xfccfa00c
&sata4_adapter->vf_regs[1].cap_pointer_vf = 0xfccfa034
&sata4_adapter->vf_regs[1].pci_e_cap_vf = 0xfccfa040
&sata4_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfccfa044
&sata4_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfccfa048
&sata4_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfccfa090
&sata4_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfccfa094
&sata4_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfccfa098
&sata4_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfccfb000
&sata4_adapter->vf_regs[2].command_and_status_vf = 0xfccfb004
&sata4_adapter->vf_regs[2].revision_and_class_vf = 0xfccfb008
&sata4_adapter->vf_regs[2].pci_register_c_vf = 0xfccfb00c
&sata4_adapter->vf_regs[2].cap_pointer_vf = 0xfccfb034
&sata4_adapter->vf_regs[2].pci_e_cap_vf = 0xfccfb040
&sata4_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfccfb044
&sata4_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfccfb048
&sata4_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfccfb090
&sata4_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfccfb094
&sata4_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfccfb098
&sata5_adapter->pci_e_gen.device_id_vendor_id = 0xfcdf8000
&sata5_adapter->pci_e_gen.pci_command_and_status = 0xfcdf8004
&sata5_adapter->pci_e_gen.revision_and_class = 0xfcdf8008
&sata5_adapter->pci_e_gen.pci_register_c = 0xfcdf800c
&sata5_adapter->pci_e_gen.pf_bar_0 = 0xfcdf8010
&sata5_adapter->pci_e_gen.pf_bar_0_high = 0xfcdf8014
&sata5_adapter->pci_e_gen.pf_bar_2 = 0xfcdf8018
&sata5_adapter->pci_e_gen.pf_bar_2_high = 0xfcdf801c
&sata5_adapter->pci_e_gen.pf_bar_4 = 0xfcdf8020
&sata5_adapter->pci_e_gen.pf_bar_4_high = 0xfcdf8024
&sata5_adapter->pci_e_gen.cardbus_cis_pointer = 0xfcdf8028
&sata5_adapter->pci_e_gen.subsystem_id = 0xfcdf802c
&sata5_adapter->pci_e_gen.cap_pointer = 0xfcdf8034
&sata5_adapter->pci_e_gen.interrupt_line_pin = 0xfcdf803c
&sata5_adapter->pci_e_cap.pci_e_cap = 0xfcdf8040
&sata5_adapter->pci_e_cap.pci_e_device_cap = 0xfcdf8044
&sata5_adapter->pci_e_cap.pci_e_control_and_status = 0xfcdf8048
&sata5_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfcdf8090
&sata5_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfcdf8094
&sata5_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfcdf8098
&sata5_adapter->sub_master_cfg_ctrl[0].configuration = 0xfcdf8110
&sata5_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfcdf8114
&sata5_adapter->sub_master_cfg_ctrl[0].remap = 0xfcdf8118
&sata5_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfcdf811c
&sata5_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfcdf8120
&sata5_adapter->sub_master_cfg_ctrl[1].configuration = 0xfcdf8130
&sata5_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfcdf8134
&sata5_adapter->sub_master_cfg_ctrl[1].remap = 0xfcdf8138
&sata5_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfcdf813c
&sata5_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfcdf8140
&sata5_adapter->sub_master_cfg_ctrl[2].configuration = 0xfcdf8150
&sata5_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfcdf8154
&sata5_adapter->sub_master_cfg_ctrl[2].remap = 0xfcdf8158
&sata5_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfcdf815c
&sata5_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfcdf8160
&sata5_adapter->sub_master_cfg_ctrl[3].configuration = 0xfcdf8170
&sata5_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfcdf8174
&sata5_adapter->sub_master_cfg_ctrl[3].remap = 0xfcdf8178
&sata5_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfcdf817c
&sata5_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfcdf8180
&sata5_adapter->gen_ctrl_reg_0.data = 0xfcdf81e0
&sata5_adapter->gen_ctrl_reg_1.data = 0xfcdf81e4
&sata5_adapter->gen_ctrl_reg_2.data = 0xfcdf81e8
&sata5_adapter->gen_ctrl_reg_3.data = 0xfcdf81ec
&sata5_adapter->generic_status_registers.generic_status = 0xfcdf81f0
&sata5_adapter->metal_fix_registers.metal_fix = 0xfcdf8200
&sata5_adapter->gen_ctrl_reg_4.data = 0xfcdf8204
&sata5_adapter->gen_ctrl_reg_5.data = 0xfcdf8208
&sata5_adapter->gen_ctrl_reg_6.data = 0xfcdf820c
&sata5_adapter->gen_ctrl_reg_7.data = 0xfcdf8210
&sata5_adapter->gen_ctrl_reg_8.data = 0xfcdf8214
&sata5_adapter->gen_ctrl_reg_9.data = 0xfcdf8218
&sata5_adapter->gen_ctrl_reg_10.data = 0xfcdf821c
&sata5_adapter->gen_ctrl_reg_11.data = 0xfcdf8220
&sata5_adapter->gen_ctrl_reg_12.data = 0xfcdf8224
&sata5_adapter->gen_ctrl_reg_13.data = 0xfcdf8228
&sata5_adapter->gen_ctrl_reg_14.data = 0xfcdf822c
&sata5_adapter->gen_ctrl_reg_15.data = 0xfcdf8230
&sata5_adapter->gen_ctrl_reg_16.data = 0xfcdf8234
&sata5_adapter->gen_ctrl_reg_17.data = 0xfcdf8238
&sata5_adapter->gen_ctrl_reg_18.data = 0xfcdf823c
&sata5_adapter->gen_ctrl_reg_19.data = 0xfcdf8240
&sata5_adapter->sriov_cap.sriov_id_and_next_offset = 0xfcdf8300
&sata5_adapter->sriov_cap.sriov_caps = 0xfcdf8304
&sata5_adapter->sriov_cap.sriov_status_and_control = 0xfcdf8308
&sata5_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfcdf830c
&sata5_adapter->sriov_cap.sriov_register_10 = 0xfcdf8310
&sata5_adapter->sriov_cap.sriov_register_14 = 0xfcdf8314
&sata5_adapter->sriov_cap.sriov_vf_device_id = 0xfcdf8318
&sata5_adapter->sriov_cap.sriov_supported_page_sizes = 0xfcdf831c
&sata5_adapter->sriov_cap.sriov_system_page_size = 0xfcdf8320
&sata5_adapter->sriov_cap.vf_bar_0 = 0xfcdf8324
&sata5_adapter->sriov_cap.vf_bar_0_high = 0xfcdf8328
&sata5_adapter->sriov_cap.vf_bar_2 = 0xfcdf832c
&sata5_adapter->sriov_cap.vf_bar_2_high = 0xfcdf8330
&sata5_adapter->sriov_cap.vf_bar_4 = 0xfcdf8334
&sata5_adapter->sriov_cap.vf_bar_4_high = 0xfcdf8338
&sata5_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfcdf9000
&sata5_adapter->vf_regs[0].command_and_status_vf = 0xfcdf9004
&sata5_adapter->vf_regs[0].revision_and_class_vf = 0xfcdf9008
&sata5_adapter->vf_regs[0].pci_register_c_vf = 0xfcdf900c
&sata5_adapter->vf_regs[0].cap_pointer_vf = 0xfcdf9034
&sata5_adapter->vf_regs[0].pci_e_cap_vf = 0xfcdf9040
&sata5_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfcdf9044
&sata5_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfcdf9048
&sata5_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfcdf9090
&sata5_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfcdf9094
&sata5_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfcdf9098
&sata5_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfcdfa000
&sata5_adapter->vf_regs[1].command_and_status_vf = 0xfcdfa004
&sata5_adapter->vf_regs[1].revision_and_class_vf = 0xfcdfa008
&sata5_adapter->vf_regs[1].pci_register_c_vf = 0xfcdfa00c
&sata5_adapter->vf_regs[1].cap_pointer_vf = 0xfcdfa034
&sata5_adapter->vf_regs[1].pci_e_cap_vf = 0xfcdfa040
&sata5_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfcdfa044
&sata5_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfcdfa048
&sata5_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfcdfa090
&sata5_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfcdfa094
&sata5_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfcdfa098
&sata5_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfcdfb000
&sata5_adapter->vf_regs[2].command_and_status_vf = 0xfcdfb004
&sata5_adapter->vf_regs[2].revision_and_class_vf = 0xfcdfb008
&sata5_adapter->vf_regs[2].pci_register_c_vf = 0xfcdfb00c
&sata5_adapter->vf_regs[2].cap_pointer_vf = 0xfcdfb034
&sata5_adapter->vf_regs[2].pci_e_cap_vf = 0xfcdfb040
&sata5_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfcdfb044
&sata5_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfcdfb048
&sata5_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfcdfb090
&sata5_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfcdfb094
&sata5_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfcdfb098
&sata6_adapter->pci_e_gen.device_id_vendor_id = 0xfcef8000
&sata6_adapter->pci_e_gen.pci_command_and_status = 0xfcef8004
&sata6_adapter->pci_e_gen.revision_and_class = 0xfcef8008
&sata6_adapter->pci_e_gen.pci_register_c = 0xfcef800c
&sata6_adapter->pci_e_gen.pf_bar_0 = 0xfcef8010
&sata6_adapter->pci_e_gen.pf_bar_0_high = 0xfcef8014
&sata6_adapter->pci_e_gen.pf_bar_2 = 0xfcef8018
&sata6_adapter->pci_e_gen.pf_bar_2_high = 0xfcef801c
&sata6_adapter->pci_e_gen.pf_bar_4 = 0xfcef8020
&sata6_adapter->pci_e_gen.pf_bar_4_high = 0xfcef8024
&sata6_adapter->pci_e_gen.cardbus_cis_pointer = 0xfcef8028
&sata6_adapter->pci_e_gen.subsystem_id = 0xfcef802c
&sata6_adapter->pci_e_gen.cap_pointer = 0xfcef8034
&sata6_adapter->pci_e_gen.interrupt_line_pin = 0xfcef803c
&sata6_adapter->pci_e_cap.pci_e_cap = 0xfcef8040
&sata6_adapter->pci_e_cap.pci_e_device_cap = 0xfcef8044
&sata6_adapter->pci_e_cap.pci_e_control_and_status = 0xfcef8048
&sata6_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfcef8090
&sata6_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfcef8094
&sata6_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfcef8098
&sata6_adapter->sub_master_cfg_ctrl[0].configuration = 0xfcef8110
&sata6_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfcef8114
&sata6_adapter->sub_master_cfg_ctrl[0].remap = 0xfcef8118
&sata6_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfcef811c
&sata6_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfcef8120
&sata6_adapter->sub_master_cfg_ctrl[1].configuration = 0xfcef8130
&sata6_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfcef8134
&sata6_adapter->sub_master_cfg_ctrl[1].remap = 0xfcef8138
&sata6_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfcef813c
&sata6_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfcef8140
&sata6_adapter->sub_master_cfg_ctrl[2].configuration = 0xfcef8150
&sata6_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfcef8154
&sata6_adapter->sub_master_cfg_ctrl[2].remap = 0xfcef8158
&sata6_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfcef815c
&sata6_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfcef8160
&sata6_adapter->sub_master_cfg_ctrl[3].configuration = 0xfcef8170
&sata6_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfcef8174
&sata6_adapter->sub_master_cfg_ctrl[3].remap = 0xfcef8178
&sata6_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfcef817c
&sata6_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfcef8180
&sata6_adapter->gen_ctrl_reg_0.data = 0xfcef81e0
&sata6_adapter->gen_ctrl_reg_1.data = 0xfcef81e4
&sata6_adapter->gen_ctrl_reg_2.data = 0xfcef81e8
&sata6_adapter->gen_ctrl_reg_3.data = 0xfcef81ec
&sata6_adapter->generic_status_registers.generic_status = 0xfcef81f0
&sata6_adapter->metal_fix_registers.metal_fix = 0xfcef8200
&sata6_adapter->gen_ctrl_reg_4.data = 0xfcef8204
&sata6_adapter->gen_ctrl_reg_5.data = 0xfcef8208
&sata6_adapter->gen_ctrl_reg_6.data = 0xfcef820c
&sata6_adapter->gen_ctrl_reg_7.data = 0xfcef8210
&sata6_adapter->gen_ctrl_reg_8.data = 0xfcef8214
&sata6_adapter->gen_ctrl_reg_9.data = 0xfcef8218
&sata6_adapter->gen_ctrl_reg_10.data = 0xfcef821c
&sata6_adapter->gen_ctrl_reg_11.data = 0xfcef8220
&sata6_adapter->gen_ctrl_reg_12.data = 0xfcef8224
&sata6_adapter->gen_ctrl_reg_13.data = 0xfcef8228
&sata6_adapter->gen_ctrl_reg_14.data = 0xfcef822c
&sata6_adapter->gen_ctrl_reg_15.data = 0xfcef8230
&sata6_adapter->gen_ctrl_reg_16.data = 0xfcef8234
&sata6_adapter->gen_ctrl_reg_17.data = 0xfcef8238
&sata6_adapter->gen_ctrl_reg_18.data = 0xfcef823c
&sata6_adapter->gen_ctrl_reg_19.data = 0xfcef8240
&sata6_adapter->sriov_cap.sriov_id_and_next_offset = 0xfcef8300
&sata6_adapter->sriov_cap.sriov_caps = 0xfcef8304
&sata6_adapter->sriov_cap.sriov_status_and_control = 0xfcef8308
&sata6_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfcef830c
&sata6_adapter->sriov_cap.sriov_register_10 = 0xfcef8310
&sata6_adapter->sriov_cap.sriov_register_14 = 0xfcef8314
&sata6_adapter->sriov_cap.sriov_vf_device_id = 0xfcef8318
&sata6_adapter->sriov_cap.sriov_supported_page_sizes = 0xfcef831c
&sata6_adapter->sriov_cap.sriov_system_page_size = 0xfcef8320
&sata6_adapter->sriov_cap.vf_bar_0 = 0xfcef8324
&sata6_adapter->sriov_cap.vf_bar_0_high = 0xfcef8328
&sata6_adapter->sriov_cap.vf_bar_2 = 0xfcef832c
&sata6_adapter->sriov_cap.vf_bar_2_high = 0xfcef8330
&sata6_adapter->sriov_cap.vf_bar_4 = 0xfcef8334
&sata6_adapter->sriov_cap.vf_bar_4_high = 0xfcef8338
&sata6_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfcef9000
&sata6_adapter->vf_regs[0].command_and_status_vf = 0xfcef9004
&sata6_adapter->vf_regs[0].revision_and_class_vf = 0xfcef9008
&sata6_adapter->vf_regs[0].pci_register_c_vf = 0xfcef900c
&sata6_adapter->vf_regs[0].cap_pointer_vf = 0xfcef9034
&sata6_adapter->vf_regs[0].pci_e_cap_vf = 0xfcef9040
&sata6_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfcef9044
&sata6_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfcef9048
&sata6_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfcef9090
&sata6_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfcef9094
&sata6_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfcef9098
&sata6_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfcefa000
&sata6_adapter->vf_regs[1].command_and_status_vf = 0xfcefa004
&sata6_adapter->vf_regs[1].revision_and_class_vf = 0xfcefa008
&sata6_adapter->vf_regs[1].pci_register_c_vf = 0xfcefa00c
&sata6_adapter->vf_regs[1].cap_pointer_vf = 0xfcefa034
&sata6_adapter->vf_regs[1].pci_e_cap_vf = 0xfcefa040
&sata6_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfcefa044
&sata6_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfcefa048
&sata6_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfcefa090
&sata6_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfcefa094
&sata6_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfcefa098
&sata6_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfcefb000
&sata6_adapter->vf_regs[2].command_and_status_vf = 0xfcefb004
&sata6_adapter->vf_regs[2].revision_and_class_vf = 0xfcefb008
&sata6_adapter->vf_regs[2].pci_register_c_vf = 0xfcefb00c
&sata6_adapter->vf_regs[2].cap_pointer_vf = 0xfcefb034
&sata6_adapter->vf_regs[2].pci_e_cap_vf = 0xfcefb040
&sata6_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfcefb044
&sata6_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfcefb048
&sata6_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfcefb090
&sata6_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfcefb094
&sata6_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfcefb098
&sata7_adapter->pci_e_gen.device_id_vendor_id = 0xfcff8000
&sata7_adapter->pci_e_gen.pci_command_and_status = 0xfcff8004
&sata7_adapter->pci_e_gen.revision_and_class = 0xfcff8008
&sata7_adapter->pci_e_gen.pci_register_c = 0xfcff800c
&sata7_adapter->pci_e_gen.pf_bar_0 = 0xfcff8010
&sata7_adapter->pci_e_gen.pf_bar_0_high = 0xfcff8014
&sata7_adapter->pci_e_gen.pf_bar_2 = 0xfcff8018
&sata7_adapter->pci_e_gen.pf_bar_2_high = 0xfcff801c
&sata7_adapter->pci_e_gen.pf_bar_4 = 0xfcff8020
&sata7_adapter->pci_e_gen.pf_bar_4_high = 0xfcff8024
&sata7_adapter->pci_e_gen.cardbus_cis_pointer = 0xfcff8028
&sata7_adapter->pci_e_gen.subsystem_id = 0xfcff802c
&sata7_adapter->pci_e_gen.cap_pointer = 0xfcff8034
&sata7_adapter->pci_e_gen.interrupt_line_pin = 0xfcff803c
&sata7_adapter->pci_e_cap.pci_e_cap = 0xfcff8040
&sata7_adapter->pci_e_cap.pci_e_device_cap = 0xfcff8044
&sata7_adapter->pci_e_cap.pci_e_control_and_status = 0xfcff8048
&sata7_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfcff8090
&sata7_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfcff8094
&sata7_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfcff8098
&sata7_adapter->sub_master_cfg_ctrl[0].configuration = 0xfcff8110
&sata7_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfcff8114
&sata7_adapter->sub_master_cfg_ctrl[0].remap = 0xfcff8118
&sata7_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfcff811c
&sata7_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfcff8120
&sata7_adapter->sub_master_cfg_ctrl[1].configuration = 0xfcff8130
&sata7_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfcff8134
&sata7_adapter->sub_master_cfg_ctrl[1].remap = 0xfcff8138
&sata7_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfcff813c
&sata7_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfcff8140
&sata7_adapter->sub_master_cfg_ctrl[2].configuration = 0xfcff8150
&sata7_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfcff8154
&sata7_adapter->sub_master_cfg_ctrl[2].remap = 0xfcff8158
&sata7_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfcff815c
&sata7_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfcff8160
&sata7_adapter->sub_master_cfg_ctrl[3].configuration = 0xfcff8170
&sata7_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfcff8174
&sata7_adapter->sub_master_cfg_ctrl[3].remap = 0xfcff8178
&sata7_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfcff817c
&sata7_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfcff8180
&sata7_adapter->gen_ctrl_reg_0.data = 0xfcff81e0
&sata7_adapter->gen_ctrl_reg_1.data = 0xfcff81e4
&sata7_adapter->gen_ctrl_reg_2.data = 0xfcff81e8
&sata7_adapter->gen_ctrl_reg_3.data = 0xfcff81ec
&sata7_adapter->generic_status_registers.generic_status = 0xfcff81f0
&sata7_adapter->metal_fix_registers.metal_fix = 0xfcff8200
&sata7_adapter->gen_ctrl_reg_4.data = 0xfcff8204
&sata7_adapter->gen_ctrl_reg_5.data = 0xfcff8208
&sata7_adapter->gen_ctrl_reg_6.data = 0xfcff820c
&sata7_adapter->gen_ctrl_reg_7.data = 0xfcff8210
&sata7_adapter->gen_ctrl_reg_8.data = 0xfcff8214
&sata7_adapter->gen_ctrl_reg_9.data = 0xfcff8218
&sata7_adapter->gen_ctrl_reg_10.data = 0xfcff821c
&sata7_adapter->gen_ctrl_reg_11.data = 0xfcff8220
&sata7_adapter->gen_ctrl_reg_12.data = 0xfcff8224
&sata7_adapter->gen_ctrl_reg_13.data = 0xfcff8228
&sata7_adapter->gen_ctrl_reg_14.data = 0xfcff822c
&sata7_adapter->gen_ctrl_reg_15.data = 0xfcff8230
&sata7_adapter->gen_ctrl_reg_16.data = 0xfcff8234
&sata7_adapter->gen_ctrl_reg_17.data = 0xfcff8238
&sata7_adapter->gen_ctrl_reg_18.data = 0xfcff823c
&sata7_adapter->gen_ctrl_reg_19.data = 0xfcff8240
&sata7_adapter->sriov_cap.sriov_id_and_next_offset = 0xfcff8300
&sata7_adapter->sriov_cap.sriov_caps = 0xfcff8304
&sata7_adapter->sriov_cap.sriov_status_and_control = 0xfcff8308
&sata7_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfcff830c
&sata7_adapter->sriov_cap.sriov_register_10 = 0xfcff8310
&sata7_adapter->sriov_cap.sriov_register_14 = 0xfcff8314
&sata7_adapter->sriov_cap.sriov_vf_device_id = 0xfcff8318
&sata7_adapter->sriov_cap.sriov_supported_page_sizes = 0xfcff831c
&sata7_adapter->sriov_cap.sriov_system_page_size = 0xfcff8320
&sata7_adapter->sriov_cap.vf_bar_0 = 0xfcff8324
&sata7_adapter->sriov_cap.vf_bar_0_high = 0xfcff8328
&sata7_adapter->sriov_cap.vf_bar_2 = 0xfcff832c
&sata7_adapter->sriov_cap.vf_bar_2_high = 0xfcff8330
&sata7_adapter->sriov_cap.vf_bar_4 = 0xfcff8334
&sata7_adapter->sriov_cap.vf_bar_4_high = 0xfcff8338
&sata7_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfcff9000
&sata7_adapter->vf_regs[0].command_and_status_vf = 0xfcff9004
&sata7_adapter->vf_regs[0].revision_and_class_vf = 0xfcff9008
&sata7_adapter->vf_regs[0].pci_register_c_vf = 0xfcff900c
&sata7_adapter->vf_regs[0].cap_pointer_vf = 0xfcff9034
&sata7_adapter->vf_regs[0].pci_e_cap_vf = 0xfcff9040
&sata7_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfcff9044
&sata7_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfcff9048
&sata7_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfcff9090
&sata7_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfcff9094
&sata7_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfcff9098
&sata7_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfcffa000
&sata7_adapter->vf_regs[1].command_and_status_vf = 0xfcffa004
&sata7_adapter->vf_regs[1].revision_and_class_vf = 0xfcffa008
&sata7_adapter->vf_regs[1].pci_register_c_vf = 0xfcffa00c
&sata7_adapter->vf_regs[1].cap_pointer_vf = 0xfcffa034
&sata7_adapter->vf_regs[1].pci_e_cap_vf = 0xfcffa040
&sata7_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfcffa044
&sata7_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfcffa048
&sata7_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfcffa090
&sata7_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfcffa094
&sata7_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfcffa098
&sata7_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfcffb000
&sata7_adapter->vf_regs[2].command_and_status_vf = 0xfcffb004
&sata7_adapter->vf_regs[2].revision_and_class_vf = 0xfcffb008
&sata7_adapter->vf_regs[2].pci_register_c_vf = 0xfcffb00c
&sata7_adapter->vf_regs[2].cap_pointer_vf = 0xfcffb034
&sata7_adapter->vf_regs[2].pci_e_cap_vf = 0xfcffb040
&sata7_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfcffb044
&sata7_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfcffb048
&sata7_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfcffb090
&sata7_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfcffb094
&sata7_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfcffb098
&ssm1_adapter->pci_e_gen.device_id_vendor_id = 0xfd000000
&ssm1_adapter->pci_e_gen.pci_command_and_status = 0xfd000004
&ssm1_adapter->pci_e_gen.revision_and_class = 0xfd000008
&ssm1_adapter->pci_e_gen.pci_register_c = 0xfd00000c
&ssm1_adapter->pci_e_gen.pf_bar_0 = 0xfd000010
&ssm1_adapter->pci_e_gen.pf_bar_0_high = 0xfd000014
&ssm1_adapter->pci_e_gen.pf_bar_2 = 0xfd000018
&ssm1_adapter->pci_e_gen.pf_bar_2_high = 0xfd00001c
&ssm1_adapter->pci_e_gen.pf_bar_4 = 0xfd000020
&ssm1_adapter->pci_e_gen.pf_bar_4_high = 0xfd000024
&ssm1_adapter->pci_e_gen.cardbus_cis_pointer = 0xfd000028
&ssm1_adapter->pci_e_gen.subsystem_id = 0xfd00002c
&ssm1_adapter->pci_e_gen.cap_pointer = 0xfd000034
&ssm1_adapter->pci_e_gen.interrupt_line_pin = 0xfd00003c
&ssm1_adapter->pci_e_cap.pci_e_cap = 0xfd000040
&ssm1_adapter->pci_e_cap.pci_e_device_cap = 0xfd000044
&ssm1_adapter->pci_e_cap.pci_e_control_and_status = 0xfd000048
&ssm1_adapter->pf_msi_x_cap.msi_x_reg_0 = 0xfd000090
&ssm1_adapter->pf_msi_x_cap.msi_x_table_offset = 0xfd000094
&ssm1_adapter->pf_msi_x_cap.msi_x_pba_offset = 0xfd000098
&ssm1_adapter->sub_master_cfg_ctrl[0].configuration = 0xfd000110
&ssm1_adapter->sub_master_cfg_ctrl[0].configuration_2 = 0xfd000114
&ssm1_adapter->sub_master_cfg_ctrl[0].remap = 0xfd000118
&ssm1_adapter->sub_master_cfg_ctrl[0].translated_base = 0xfd00011c
&ssm1_adapter->sub_master_cfg_ctrl[0].translated_high_base = 0xfd000120
&ssm1_adapter->sub_master_cfg_ctrl[1].configuration = 0xfd000130
&ssm1_adapter->sub_master_cfg_ctrl[1].configuration_2 = 0xfd000134
&ssm1_adapter->sub_master_cfg_ctrl[1].remap = 0xfd000138
&ssm1_adapter->sub_master_cfg_ctrl[1].translated_base = 0xfd00013c
&ssm1_adapter->sub_master_cfg_ctrl[1].translated_high_base = 0xfd000140
&ssm1_adapter->sub_master_cfg_ctrl[2].configuration = 0xfd000150
&ssm1_adapter->sub_master_cfg_ctrl[2].configuration_2 = 0xfd000154
&ssm1_adapter->sub_master_cfg_ctrl[2].remap = 0xfd000158
&ssm1_adapter->sub_master_cfg_ctrl[2].translated_base = 0xfd00015c
&ssm1_adapter->sub_master_cfg_ctrl[2].translated_high_base = 0xfd000160
&ssm1_adapter->sub_master_cfg_ctrl[3].configuration = 0xfd000170
&ssm1_adapter->sub_master_cfg_ctrl[3].configuration_2 = 0xfd000174
&ssm1_adapter->sub_master_cfg_ctrl[3].remap = 0xfd000178
&ssm1_adapter->sub_master_cfg_ctrl[3].translated_base = 0xfd00017c
&ssm1_adapter->sub_master_cfg_ctrl[3].translated_high_base = 0xfd000180
&ssm1_adapter->gen_ctrl_reg_0.data = 0xfd0001e0
&ssm1_adapter->gen_ctrl_reg_1.data = 0xfd0001e4
&ssm1_adapter->gen_ctrl_reg_2.data = 0xfd0001e8
&ssm1_adapter->gen_ctrl_reg_3.data = 0xfd0001ec
&ssm1_adapter->generic_status_registers.generic_status = 0xfd0001f0
&ssm1_adapter->metal_fix_registers.metal_fix = 0xfd000200
&ssm1_adapter->gen_ctrl_reg_4.data = 0xfd000204
&ssm1_adapter->gen_ctrl_reg_5.data = 0xfd000208
&ssm1_adapter->gen_ctrl_reg_6.data = 0xfd00020c
&ssm1_adapter->gen_ctrl_reg_7.data = 0xfd000210
&ssm1_adapter->gen_ctrl_reg_8.data = 0xfd000214
&ssm1_adapter->gen_ctrl_reg_9.data = 0xfd000218
&ssm1_adapter->gen_ctrl_reg_10.data = 0xfd00021c
&ssm1_adapter->gen_ctrl_reg_11.data = 0xfd000220
&ssm1_adapter->gen_ctrl_reg_12.data = 0xfd000224
&ssm1_adapter->gen_ctrl_reg_13.data = 0xfd000228
&ssm1_adapter->gen_ctrl_reg_14.data = 0xfd00022c
&ssm1_adapter->gen_ctrl_reg_15.data = 0xfd000230
&ssm1_adapter->gen_ctrl_reg_16.data = 0xfd000234
&ssm1_adapter->gen_ctrl_reg_17.data = 0xfd000238
&ssm1_adapter->gen_ctrl_reg_18.data = 0xfd00023c
&ssm1_adapter->gen_ctrl_reg_19.data = 0xfd000240
&ssm1_adapter->sriov_cap.sriov_id_and_next_offset = 0xfd000300
&ssm1_adapter->sriov_cap.sriov_caps = 0xfd000304
&ssm1_adapter->sriov_cap.sriov_status_and_control = 0xfd000308
&ssm1_adapter->sriov_cap.sriov_total_and_initial_vfs = 0xfd00030c
&ssm1_adapter->sriov_cap.sriov_register_10 = 0xfd000310
&ssm1_adapter->sriov_cap.sriov_register_14 = 0xfd000314
&ssm1_adapter->sriov_cap.sriov_vf_device_id = 0xfd000318
&ssm1_adapter->sriov_cap.sriov_supported_page_sizes = 0xfd00031c
&ssm1_adapter->sriov_cap.sriov_system_page_size = 0xfd000320
&ssm1_adapter->sriov_cap.vf_bar_0 = 0xfd000324
&ssm1_adapter->sriov_cap.vf_bar_0_high = 0xfd000328
&ssm1_adapter->sriov_cap.vf_bar_2 = 0xfd00032c
&ssm1_adapter->sriov_cap.vf_bar_2_high = 0xfd000330
&ssm1_adapter->sriov_cap.vf_bar_4 = 0xfd000334
&ssm1_adapter->sriov_cap.vf_bar_4_high = 0xfd000338
&ssm1_adapter->vf_regs[0].device_id_vendor_id_vf = 0xfd001000
&ssm1_adapter->vf_regs[0].command_and_status_vf = 0xfd001004
&ssm1_adapter->vf_regs[0].revision_and_class_vf = 0xfd001008
&ssm1_adapter->vf_regs[0].pci_register_c_vf = 0xfd00100c
&ssm1_adapter->vf_regs[0].cap_pointer_vf = 0xfd001034
&ssm1_adapter->vf_regs[0].pci_e_cap_vf = 0xfd001040
&ssm1_adapter->vf_regs[0].pci_e_device_cap_vf = 0xfd001044
&ssm1_adapter->vf_regs[0].pci_e_control_and_status_vf = 0xfd001048
&ssm1_adapter->vf_regs[0].msi_x_reg_0_vf = 0xfd001090
&ssm1_adapter->vf_regs[0].msi_x_table_offset_vf = 0xfd001094
&ssm1_adapter->vf_regs[0].msi_x_pba_offset_vf = 0xfd001098
&ssm1_adapter->vf_regs[1].device_id_vendor_id_vf = 0xfd002000
&ssm1_adapter->vf_regs[1].command_and_status_vf = 0xfd002004
&ssm1_adapter->vf_regs[1].revision_and_class_vf = 0xfd002008
&ssm1_adapter->vf_regs[1].pci_register_c_vf = 0xfd00200c
&ssm1_adapter->vf_regs[1].cap_pointer_vf = 0xfd002034
&ssm1_adapter->vf_regs[1].pci_e_cap_vf = 0xfd002040
&ssm1_adapter->vf_regs[1].pci_e_device_cap_vf = 0xfd002044
&ssm1_adapter->vf_regs[1].pci_e_control_and_status_vf = 0xfd002048
&ssm1_adapter->vf_regs[1].msi_x_reg_0_vf = 0xfd002090
&ssm1_adapter->vf_regs[1].msi_x_table_offset_vf = 0xfd002094
&ssm1_adapter->vf_regs[1].msi_x_pba_offset_vf = 0xfd002098
&ssm1_adapter->vf_regs[2].device_id_vendor_id_vf = 0xfd003000
&ssm1_adapter->vf_regs[2].command_and_status_vf = 0xfd003004
&ssm1_adapter->vf_regs[2].revision_and_class_vf = 0xfd003008
&ssm1_adapter->vf_regs[2].pci_register_c_vf = 0xfd00300c
&ssm1_adapter->vf_regs[2].cap_pointer_vf = 0xfd003034
&ssm1_adapter->vf_regs[2].pci_e_cap_vf = 0xfd003040
&ssm1_adapter->vf_regs[2].pci_e_device_cap_vf = 0xfd003044
&ssm1_adapter->vf_regs[2].pci_e_control_and_status_vf = 0xfd003048
&ssm1_adapter->vf_regs[2].msi_x_reg_0_vf = 0xfd003090
&ssm1_adapter->vf_regs[2].msi_x_table_offset_vf = 0xfd003094
&ssm1_adapter->vf_regs[2].msi_x_pba_offset_vf = 0xfd003098
&ssm1_crypto->configuration.unit_conf = 0xfd020300
&ssm1_crypto->configuration.m2s_timeout = 0xfd020304
&ssm1_crypto->configuration.s2m_timeout = 0xfd020308
&ssm1_crypto->configuration.mem_test = 0xfd02030c
&ssm1_crypto->debug.unit_debug_conf = 0xfd020310
&ssm1_crypto->log.desc_word0 = 0xfd020320
&ssm1_crypto->log.desc_word1 = 0xfd020324
&ssm1_crypto->log.trans_info_1 = 0xfd020328
&ssm1_crypto->log.trans_info_2 = 0xfd02032c
&ssm1_crypto->crypto_perf_counter.exec_cnt = 0xfd020340
&ssm1_crypto->crypto_perf_counter.m2s_active_cnt = 0xfd020344
&ssm1_crypto->crypto_perf_counter.m2s_idle_cnt = 0xfd020348
&ssm1_crypto->crypto_perf_counter.m2s_backp_cnt = 0xfd02034c
&ssm1_crypto->crypto_perf_counter.s2m_active_cnt = 0xfd020350
&ssm1_crypto->crypto_perf_counter.s2m_idle_cnt = 0xfd020354
&ssm1_crypto->crypto_perf_counter.s2m_backp_cnt = 0xfd020358
&ssm1_crypto->crypto_perf_counter.cmd_dn_cnt = 0xfd02035c
&ssm1_crypto->crypto_perf_counter.src_blocks_cnt = 0xfd020360
&ssm1_crypto->crypto_perf_counter.dst_blocks_cnt = 0xfd020364
&ssm1_crypto->crypto_perf_counter.recover_err_cnt = 0xfd020368
&ssm1_crypto->crypto_perf_counter.src_data_beats = 0xfd02036c
&ssm1_crypto->crypto_perf_counter.dst_data_beats = 0xfd020370
&ssm1_crypto->perfm_cnt_cntl.conf = 0xfd020390
&ssm1_crypto->crypto_status.status = 0xfd020394
&ssm1_crypto->crypto_version.revision = 0xfd020398
&ssm1_crypto->crypto_version.date = 0xfd02039c
&ssm1_crypto->crypto_algorithms.encryption = 0xfd0203a0
&ssm1_crypto->crypto_algorithms.compression = 0xfd0203a4
&ssm1_crypto->sha3_round_consts[0].hi = 0xfd020400
&ssm1_crypto->sha3_round_consts[0].lo = 0xfd020404
&ssm1_crypto->sha3_round_consts[1].hi = 0xfd020408
&ssm1_crypto->sha3_round_consts[1].lo = 0xfd02040c
&ssm1_crypto->sha3_round_consts[2].hi = 0xfd020410
&ssm1_crypto->sha3_round_consts[2].lo = 0xfd020414
&ssm1_crypto->sha3_round_consts[3].hi = 0xfd020418
&ssm1_crypto->sha3_round_consts[3].lo = 0xfd02041c
&ssm1_crypto->sha3_round_consts[4].hi = 0xfd020420
&ssm1_crypto->sha3_round_consts[4].lo = 0xfd020424
&ssm1_crypto->sha3_round_consts[5].hi = 0xfd020428
&ssm1_crypto->sha3_round_consts[5].lo = 0xfd02042c
&ssm1_crypto->sha3_round_consts[6].hi = 0xfd020430
&ssm1_crypto->sha3_round_consts[6].lo = 0xfd020434
&ssm1_crypto->sha3_round_consts[7].hi = 0xfd020438
&ssm1_crypto->sha3_round_consts[7].lo = 0xfd02043c
&ssm1_crypto->sha3_round_consts[8].hi = 0xfd020440
&ssm1_crypto->sha3_round_consts[8].lo = 0xfd020444
&ssm1_crypto->sha3_round_consts[9].hi = 0xfd020448
&ssm1_crypto->sha3_round_consts[9].lo = 0xfd02044c
&ssm1_crypto->sha3_round_consts[10].hi = 0xfd020450
&ssm1_crypto->sha3_round_consts[10].lo = 0xfd020454
&ssm1_crypto->sha3_round_consts[11].hi = 0xfd020458
&ssm1_crypto->sha3_round_consts[11].lo = 0xfd02045c
&ssm1_crypto->sha3_round_consts[12].hi = 0xfd020460
&ssm1_crypto->sha3_round_consts[12].lo = 0xfd020464
&ssm1_crypto->sha3_round_consts[13].hi = 0xfd020468
&ssm1_crypto->sha3_round_consts[13].lo = 0xfd02046c
&ssm1_crypto->sha3_round_consts[14].hi = 0xfd020470
&ssm1_crypto->sha3_round_consts[14].lo = 0xfd020474
&ssm1_crypto->sha3_round_consts[15].hi = 0xfd020478
&ssm1_crypto->sha3_round_consts[15].lo = 0xfd02047c
&ssm1_crypto->sha3_round_consts[16].hi = 0xfd020480
&ssm1_crypto->sha3_round_consts[16].lo = 0xfd020484
&ssm1_crypto->sha3_round_consts[17].hi = 0xfd020488
&ssm1_crypto->sha3_round_consts[17].lo = 0xfd02048c
&ssm1_crypto->sha3_round_consts[18].hi = 0xfd020490
&ssm1_crypto->sha3_round_consts[18].lo = 0xfd020494
&ssm1_crypto->sha3_round_consts[19].hi = 0xfd020498
&ssm1_crypto->sha3_round_consts[19].lo = 0xfd02049c
&ssm1_crypto->sha3_round_consts[20].hi = 0xfd0204a0
&ssm1_crypto->sha3_round_consts[20].lo = 0xfd0204a4
&ssm1_crypto->sha3_round_consts[21].hi = 0xfd0204a8
&ssm1_crypto->sha3_round_consts[21].lo = 0xfd0204ac
&ssm1_crypto->sha3_round_consts[22].hi = 0xfd0204b0
&ssm1_crypto->sha3_round_consts[22].lo = 0xfd0204b4
&ssm1_crypto->sha3_round_consts[23].hi = 0xfd0204b8
&ssm1_crypto->sha3_round_consts[23].lo = 0xfd0204bc
&ssm1_crypto->sha3_round_consts[24].hi = 0xfd0204c0
&ssm1_crypto->sha3_round_consts[24].lo = 0xfd0204c4
&ssm1_crypto->sha3_round_consts[25].hi = 0xfd0204c8
&ssm1_crypto->sha3_round_consts[25].lo = 0xfd0204cc
&ssm1_crypto->sha3_round_consts[26].hi = 0xfd0204d0
&ssm1_crypto->sha3_round_consts[26].lo = 0xfd0204d4
&ssm1_crypto->sha3_round_consts[27].hi = 0xfd0204d8
&ssm1_crypto->sha3_round_consts[27].lo = 0xfd0204dc
&ssm1_crypto->sha3_round_consts[28].hi = 0xfd0204e0
&ssm1_crypto->sha3_round_consts[28].lo = 0xfd0204e4
&ssm1_crypto->sha3_round_consts[29].hi = 0xfd0204e8
&ssm1_crypto->sha3_round_consts[29].lo = 0xfd0204ec
&ssm1_crypto->sha3_round_consts[30].hi = 0xfd0204f0
&ssm1_crypto->sha3_round_consts[30].lo = 0xfd0204f4
&ssm1_crypto->sha3_round_consts[31].hi = 0xfd0204f8
&ssm1_crypto->sha3_round_consts[31].lo = 0xfd0204fc
&ssm1_crypto->sha3_round_consts[32].hi = 0xfd020500
&ssm1_crypto->sha3_round_consts[32].lo = 0xfd020504
&ssm1_crypto->sha3_round_consts[33].hi = 0xfd020508
&ssm1_crypto->sha3_round_consts[33].lo = 0xfd02050c
&ssm1_crypto->sha3_round_consts[34].hi = 0xfd020510
&ssm1_crypto->sha3_round_consts[34].lo = 0xfd020514
&ssm1_crypto->sha3_round_consts[35].hi = 0xfd020518
&ssm1_crypto->sha3_round_consts[35].lo = 0xfd02051c
&ssm1_crypto->sha3_round_consts[36].hi = 0xfd020520
&ssm1_crypto->sha3_round_consts[36].lo = 0xfd020524
&ssm1_crypto->sha3_round_consts[37].hi = 0xfd020528
&ssm1_crypto->sha3_round_consts[37].lo = 0xfd02052c
&ssm1_crypto->sha3_round_consts[38].hi = 0xfd020530
&ssm1_crypto->sha3_round_consts[38].lo = 0xfd020534
&ssm1_crypto->sha3_round_consts[39].hi = 0xfd020538
&ssm1_crypto->sha3_round_consts[39].lo = 0xfd02053c
&ssm1_crypto->sha3_round_consts[40].hi = 0xfd020540
&ssm1_crypto->sha3_round_consts[40].lo = 0xfd020544
&ssm1_crypto->sha3_round_consts[41].hi = 0xfd020548
&ssm1_crypto->sha3_round_consts[41].lo = 0xfd02054c
&ssm1_crypto->sha3_round_consts[42].hi = 0xfd020550
&ssm1_crypto->sha3_round_consts[42].lo = 0xfd020554
&ssm1_crypto->sha3_round_consts[43].hi = 0xfd020558
&ssm1_crypto->sha3_round_consts[43].lo = 0xfd02055c
&ssm1_crypto->sha3_round_consts[44].hi = 0xfd020560
&ssm1_crypto->sha3_round_consts[44].lo = 0xfd020564
&ssm1_crypto->sha3_round_consts[45].hi = 0xfd020568
&ssm1_crypto->sha3_round_consts[45].lo = 0xfd02056c
&ssm1_crypto->sha3_round_consts[46].hi = 0xfd020570
&ssm1_crypto->sha3_round_consts[46].lo = 0xfd020574
&ssm1_crypto->sha3_round_consts[47].hi = 0xfd020578
&ssm1_crypto->sha3_round_consts[47].lo = 0xfd02057c
&ssm1_crypto->sha3_round_consts[48].hi = 0xfd020580
&ssm1_crypto->sha3_round_consts[48].lo = 0xfd020584
&ssm1_crypto->sha3_round_consts[49].hi = 0xfd020588
&ssm1_crypto->sha3_round_consts[49].lo = 0xfd02058c
&ssm1_crypto->sha3_round_consts[50].hi = 0xfd020590
&ssm1_crypto->sha3_round_consts[50].lo = 0xfd020594
&ssm1_crypto->sha3_round_consts[51].hi = 0xfd020598
&ssm1_crypto->sha3_round_consts[51].lo = 0xfd02059c
&ssm1_crypto->sha3_round_consts[52].hi = 0xfd0205a0
&ssm1_crypto->sha3_round_consts[52].lo = 0xfd0205a4
&ssm1_crypto->sha3_round_consts[53].hi = 0xfd0205a8
&ssm1_crypto->sha3_round_consts[53].lo = 0xfd0205ac
&ssm1_crypto->sha3_round_consts[54].hi = 0xfd0205b0
&ssm1_crypto->sha3_round_consts[54].lo = 0xfd0205b4
&ssm1_crypto->sha3_round_consts[55].hi = 0xfd0205b8
&ssm1_crypto->sha3_round_consts[55].lo = 0xfd0205bc
&ssm1_crypto->sha3_round_consts[56].hi = 0xfd0205c0
&ssm1_crypto->sha3_round_consts[56].lo = 0xfd0205c4
&ssm1_crypto->sha3_round_consts[57].hi = 0xfd0205c8
&ssm1_crypto->sha3_round_consts[57].lo = 0xfd0205cc
&ssm1_crypto->sha3_round_consts[58].hi = 0xfd0205d0
&ssm1_crypto->sha3_round_consts[58].lo = 0xfd0205d4
&ssm1_crypto->sha3_round_consts[59].hi = 0xfd0205d8
&ssm1_crypto->sha3_round_consts[59].lo = 0xfd0205dc
&ssm1_crypto->sha3_round_consts[60].hi = 0xfd0205e0
&ssm1_crypto->sha3_round_consts[60].lo = 0xfd0205e4
&ssm1_crypto->sha3_round_consts[61].hi = 0xfd0205e8
&ssm1_crypto->sha3_round_consts[61].lo = 0xfd0205ec
&ssm1_crypto->sha3_round_consts[62].hi = 0xfd0205f0
&ssm1_crypto->sha3_round_consts[62].lo = 0xfd0205f4
&ssm1_crypto->sha3_round_consts[63].hi = 0xfd0205f8
&ssm1_crypto->sha3_round_consts[63].lo = 0xfd0205fc
&ssm1_crypto->sha3_params.num_rounds = 0xfd020600
&ssm1_crypto->sha3_params.bitrate_sha3_224 = 0xfd020604
&ssm1_crypto->sha3_params.bitrate_sha3_256 = 0xfd020608
&ssm1_crypto->sha3_params.bitrate_sha3_384 = 0xfd02060c
&ssm1_crypto->sha3_params.bitrate_sha3_512 = 0xfd020610
&ssm1_crypto->sha3_params.bitrate_shake_128 = 0xfd020614
&ssm1_crypto->sha3_params.bitrate_shake_256 = 0xfd020618
&ssm1_crypto->sha3_params.bitrate_default = 0xfd02061c
&ssm1_crypto->sha3_params.padding_sha3 = 0xfd020620
&ssm1_crypto->sha3_params.padding_shake = 0xfd020624
&ssm1_crypto->sha3_params.endianity = 0xfd020628
&ssm1_crypto->sha3_debug.fsm_state = 0xfd020630
&ssm1_crypto->xts_conf.lba_inc_0 = 0xfd020640
&ssm1_crypto->xts_conf.lba_inc_1 = 0xfd020644
&ssm1_crypto->xts_conf.lba_inc_2 = 0xfd020648
&ssm1_crypto->xts_conf.lba_inc_3 = 0xfd02064c
&ssm1_crypto->xts_conf.alpha_0 = 0xfd020650
&ssm1_crypto->xts_conf.alpha_1 = 0xfd020654
&ssm1_crypto->xts_conf.alpha_2 = 0xfd020658
&ssm1_crypto->xts_conf.alpha_3 = 0xfd02065c
&ssm1_crypto->xts_conf.tweak_calc_swap = 0xfd020660
&ssm1_crypto->gmac_conf.fsm_status = 0xfd020680
&ssm1_crypto->gmac_conf.override = 0xfd020684
&ssm1_crypto->gmac_conf.endianity_swap = 0xfd020688
&ssm1_crypto->gmac_conf.data_mask_polarity = 0xfd02068c
&ssm1_crypto->gmac_data_mask[0].id_0 = 0xfd020690
&ssm1_crypto->gmac_data_mask[0].id_1 = 0xfd020694
&ssm1_crypto->gmac_data_mask[0].id_2 = 0xfd020698
&ssm1_crypto->gmac_data_mask[0].id_3 = 0xfd02069c
&ssm1_crypto->gmac_data_mask[1].id_0 = 0xfd0206a0
&ssm1_crypto->gmac_data_mask[1].id_1 = 0xfd0206a4
&ssm1_crypto->gmac_data_mask[1].id_2 = 0xfd0206a8
&ssm1_crypto->gmac_data_mask[1].id_3 = 0xfd0206ac
&ssm1_crypto->gmac_data_mask[2].id_0 = 0xfd0206b0
&ssm1_crypto->gmac_data_mask[2].id_1 = 0xfd0206b4
&ssm1_crypto->gmac_data_mask[2].id_2 = 0xfd0206b8
&ssm1_crypto->gmac_data_mask[2].id_3 = 0xfd0206bc
&ssm1_crypto->gmac_data_mask[3].id_0 = 0xfd0206c0
&ssm1_crypto->gmac_data_mask[3].id_1 = 0xfd0206c4
&ssm1_crypto->gmac_data_mask[3].id_2 = 0xfd0206c8
&ssm1_crypto->gmac_data_mask[3].id_3 = 0xfd0206cc
&ssm1_crypto->gmac_data_mask[4].id_0 = 0xfd0206d0
&ssm1_crypto->gmac_data_mask[4].id_1 = 0xfd0206d4
&ssm1_crypto->gmac_data_mask[4].id_2 = 0xfd0206d8
&ssm1_crypto->gmac_data_mask[4].id_3 = 0xfd0206dc
&ssm1_crypto->gmac_data_mask[5].id_0 = 0xfd0206e0
&ssm1_crypto->gmac_data_mask[5].id_1 = 0xfd0206e4
&ssm1_crypto->gmac_data_mask[5].id_2 = 0xfd0206e8
&ssm1_crypto->gmac_data_mask[5].id_3 = 0xfd0206ec
&ssm1_crypto->gmac_data_mask[6].id_0 = 0xfd0206f0
&ssm1_crypto->gmac_data_mask[6].id_1 = 0xfd0206f4
&ssm1_crypto->gmac_data_mask[6].id_2 = 0xfd0206f8
&ssm1_crypto->gmac_data_mask[6].id_3 = 0xfd0206fc
&ssm1_crypto->gmac_data_mask[7].id_0 = 0xfd020700
&ssm1_crypto->gmac_data_mask[7].id_1 = 0xfd020704
&ssm1_crypto->gmac_data_mask[7].id_2 = 0xfd020708
&ssm1_crypto->gmac_data_mask[7].id_3 = 0xfd02070c
&ssm1_crypto->gmac_data_mask[8].id_0 = 0xfd020710
&ssm1_crypto->gmac_data_mask[8].id_1 = 0xfd020714
&ssm1_crypto->gmac_data_mask[8].id_2 = 0xfd020718
&ssm1_crypto->gmac_data_mask[8].id_3 = 0xfd02071c
&ssm1_crypto->gmac_data_mask[9].id_0 = 0xfd020720
&ssm1_crypto->gmac_data_mask[9].id_1 = 0xfd020724
&ssm1_crypto->gmac_data_mask[9].id_2 = 0xfd020728
&ssm1_crypto->gmac_data_mask[9].id_3 = 0xfd02072c
&ssm1_crypto->gmac_data_mask[10].id_0 = 0xfd020730
&ssm1_crypto->gmac_data_mask[10].id_1 = 0xfd020734
&ssm1_crypto->gmac_data_mask[10].id_2 = 0xfd020738
&ssm1_crypto->gmac_data_mask[10].id_3 = 0xfd02073c
&ssm1_crypto->gmac_data_mask[11].id_0 = 0xfd020740
&ssm1_crypto->gmac_data_mask[11].id_1 = 0xfd020744
&ssm1_crypto->gmac_data_mask[11].id_2 = 0xfd020748
&ssm1_crypto->gmac_data_mask[11].id_3 = 0xfd02074c
&ssm1_crypto->gmac_data_mask[12].id_0 = 0xfd020750
&ssm1_crypto->gmac_data_mask[12].id_1 = 0xfd020754
&ssm1_crypto->gmac_data_mask[12].id_2 = 0xfd020758
&ssm1_crypto->gmac_data_mask[12].id_3 = 0xfd02075c
&ssm1_crypto->gmac_data_mask[13].id_0 = 0xfd020760
&ssm1_crypto->gmac_data_mask[13].id_1 = 0xfd020764
&ssm1_crypto->gmac_data_mask[13].id_2 = 0xfd020768
&ssm1_crypto->gmac_data_mask[13].id_3 = 0xfd02076c
&ssm1_crypto->gmac_data_mask[14].id_0 = 0xfd020770
&ssm1_crypto->gmac_data_mask[14].id_1 = 0xfd020774
&ssm1_crypto->gmac_data_mask[14].id_2 = 0xfd020778
&ssm1_crypto->gmac_data_mask[14].id_3 = 0xfd02077c
&ssm1_crypto->gmac_data_mask[15].id_0 = 0xfd020780
&ssm1_crypto->gmac_data_mask[15].id_1 = 0xfd020784
&ssm1_crypto->gmac_data_mask[15].id_2 = 0xfd020788
&ssm1_crypto->gmac_data_mask[15].id_3 = 0xfd02078c
&ssm1_crypto->gmac_perf_counters.configuration = 0xfd020790
&ssm1_crypto->gmac_perf_counters.counter = 0xfd020794
&ssm1_crypto->lz_static_cfg.control = 0xfd020800
&ssm1_crypto->lz_static_cfg.enc_history_status = 0xfd020804
&ssm1_crypto->lz_static_cfg.dec_history_cache_status = 0xfd020808
&ssm1_crypto->lz_static_cfg.dec_history_memory_status = 0xfd02080c
&ssm1_crypto->lz_static_cfg.enc_perf_status = 0xfd020810
&ssm1_crypto->lz_static_cfg.dec_perf_status = 0xfd020814
&ssm1_crypto->lz_static_cfg.memory_init = 0xfd020818
&ssm1_crypto->lz_algorithm.entry_alg = 0xfd020820
&ssm1_crypto->lz_algorithm.flags_offset = 0xfd020824
&ssm1_crypto->lz_algorithm.flags_pos_0 = 0xfd020828
&ssm1_crypto->lz_algorithm.flags_pos_1 = 0xfd02082c
&ssm1_crypto->lz_algorithm.flags_pos_2 = 0xfd020830
&ssm1_crypto->lz_algorithm.flags_pos_3 = 0xfd020834
&ssm1_crypto->lz_algorithm.flags_cfg = 0xfd020838
&ssm1_crypto->lz_algorithm.cmprs_form = 0xfd02083c
&ssm1_crypto->lz_enc_profile.entry_enc_profile = 0xfd020840
&ssm1_crypto->lz_enc_profile.cfg_enc_profile = 0xfd020844
&ssm1_crypto->lz_enc_profile.thresholds_enc_profile = 0xfd020848
&ssm1_crypto->lz_enc_profile.eop_policy_profile = 0xfd02084c
&ssm1_crypto->lz_dec_profile.entry_dec_profile = 0xfd020850
&ssm1_crypto->lz_dec_profile.cfg = 0xfd020854
&ssm1_crypto->lz_dec_profile.alg = 0xfd020858
&ssm1_crypto->lz_output_arbiter.entry_out_arb = 0xfd020860
&ssm1_crypto->lz_output_arbiter.alu_data_0_1 = 0xfd020864
&ssm1_crypto->lz_output_arbiter.alu_data_2_3 = 0xfd020868
&ssm1_crypto->lz_output_arbiter.cfg_out_arb = 0xfd02086c
&ssm1_crypto->lz_format.entry_format = 0xfd020870
&ssm1_crypto->lz_format.offset = 0xfd020874
&ssm1_crypto->lz_format.alu_symbol_0 = 0xfd020878
&ssm1_crypto->lz_format.alu_symbol_1 = 0xfd02087c
&ssm1_crypto->lz_format.alu_length_0 = 0xfd020880
&ssm1_crypto->lz_format.alu_length_1 = 0xfd020884
&ssm1_crypto->lz_format.alu_offset_0 = 0xfd020888
&ssm1_crypto->lz_format.alu_offset_1 = 0xfd02088c
&ssm1_crypto->lz_format.cfg_format = 0xfd020890
&ssm1_crypto->lz_cam.entry_cam = 0xfd0208a0
&ssm1_crypto->lz_cam.cfg_cam = 0xfd0208a4
&ssm1_crypto->lz_cam.threshold_cam = 0xfd0208a8
&ssm1_crypto->lz_decoder_history_stat.counter_control = 0xfd0208b0
&ssm1_crypto->lz_decoder_history_stat.mca_sram = 0xfd0208b4
&ssm1_crypto->lz_decoder_history_stat.mca_large_cache = 0xfd0208b8
&ssm1_crypto->lz_decoder_history_stat.mca_small_cache = 0xfd0208bc
&ssm1_crypto->lz_decoder_history_stat.lsrh = 0xfd0208c0
&ssm1_crypto->lz_decoder_history_stat.larh = 0xfd0208c4
&ssm1_crypto->lz_decoder_history_stat.code_word_counter_msb = 0xfd0208c8
&ssm1_crypto->lz_decoder_history_stat.code_word_counter_lsb = 0xfd0208cc
&ssm1_crypto->huffman_static_table.entry = 0xfd020900
&ssm1_crypto->huffman_static_table.value = 0xfd020904
&ssm1_crypto->huffman_static_table.alphabet = 0xfd020908
&ssm1_crypto->comp_to_enc_sub_block_size.pad_0 = 0xfd020920
&ssm1_crypto->comp_to_enc_sub_block_size.pad_1 = 0xfd020924
&ssm1_crypto->comp_to_enc_sub_block_size.pad_2 = 0xfd020928
&ssm1_crypto->comp_to_enc_sub_block_size.pad_3 = 0xfd02092c
&ssm1_crypto->inline_crc_cfg.icrc_profile_table_idx = 0xfd021008
&ssm1_crypto->inline_crc_start_mask[0].c_mask_0 = 0xfd021040
&ssm1_crypto->inline_crc_start_mask[0].c_mask_1 = 0xfd021044
&ssm1_crypto->inline_crc_start_mask[0].c_mask_2 = 0xfd021048
&ssm1_crypto->inline_crc_start_mask[0].c_mask_3 = 0xfd02104c
&ssm1_crypto->inline_crc_start_mask[1].c_mask_0 = 0xfd021050
&ssm1_crypto->inline_crc_start_mask[1].c_mask_1 = 0xfd021054
&ssm1_crypto->inline_crc_start_mask[1].c_mask_2 = 0xfd021058
&ssm1_crypto->inline_crc_start_mask[1].c_mask_3 = 0xfd02105c
&ssm1_crypto->inline_crc_start_mask[2].c_mask_0 = 0xfd021060
&ssm1_crypto->inline_crc_start_mask[2].c_mask_1 = 0xfd021064
&ssm1_crypto->inline_crc_start_mask[2].c_mask_2 = 0xfd021068
&ssm1_crypto->inline_crc_start_mask[2].c_mask_3 = 0xfd02106c
&ssm1_crypto->inline_crc_start_mask[3].c_mask_0 = 0xfd021070
&ssm1_crypto->inline_crc_start_mask[3].c_mask_1 = 0xfd021074
&ssm1_crypto->inline_crc_start_mask[3].c_mask_2 = 0xfd021078
&ssm1_crypto->inline_crc_start_mask[3].c_mask_3 = 0xfd02107c
&ssm1_crypto->crc_profile_table.crc_addr = 0xfd021080
&ssm1_crypto->crc_profile_table.crc_data = 0xfd021084
&ssm1_crypto->spare.generate_1 = 0xfd025000
&ssm1_crypto->spare.generate_2 = 0xfd025004
&ssm1_crypto->spare.generate_3 = 0xfd025008
&ssm1_crypto->spare.generate_4 = 0xfd02500c
&ssm1_crypto->spare.transmit_1 = 0xfd025010
&ssm1_crypto->spare.transmit_2 = 0xfd025014
&ssm1_crypto->spare.transmit_3 = 0xfd025018
&ssm1_crypto->spare.transmit_4 = 0xfd02501c
&ssm1_crypto->spare.parse_1 = 0xfd025020
&ssm1_crypto->spare.parse_2 = 0xfd025024
&ssm1_crypto->spare.parse_3 = 0xfd025028
&ssm1_crypto->spare.parse_4 = 0xfd02502c
&ssm1_crypto->spare.extract_1 = 0xfd025030
&ssm1_crypto->spare.extract_2 = 0xfd025034
&ssm1_crypto->spare.extract_3 = 0xfd025038
&ssm1_crypto->spare.extract_4 = 0xfd02503c
&ssm1_crypto->spare.huffman_1 = 0xfd025040
&ssm1_crypto->spare.huffman_2 = 0xfd025044
&ssm1_crypto->spare.huffman_3 = 0xfd025048
&ssm1_crypto->spare.huffman_4 = 0xfd02504c
&ssm1_crypto->spare.ssmae_1 = 0xfd025050
&ssm1_crypto->spare.ssmae_2 = 0xfd025054
&ssm1_crypto->spare.ssmae_3 = 0xfd025058
&ssm1_crypto->spare.ssmae_4 = 0xfd02505c
&ssm1_raid->configuration.unit_conf = 0xfd040000
&ssm1_raid->configuration.mem_test = 0xfd040004
&ssm1_raid->log.desc_word0 = 0xfd040020
&ssm1_raid->log.desc_word1 = 0xfd040024
&ssm1_raid->log.trans_info_1 = 0xfd040028
&ssm1_raid->log.trans_info_2 = 0xfd04002c
&ssm1_raid->raid_perf_counter.exec_cnt = 0xfd040040
&ssm1_raid->raid_perf_counter.m2s_active_cnt = 0xfd040044
&ssm1_raid->raid_perf_counter.m2s_idle_cnt = 0xfd040048
&ssm1_raid->raid_perf_counter.m2s_backp_cnt = 0xfd04004c
&ssm1_raid->raid_perf_counter.s2m_active_cnt = 0xfd040050
&ssm1_raid->raid_perf_counter.s2m_idle_cnt = 0xfd040054
&ssm1_raid->raid_perf_counter.s2m_backp_cnt = 0xfd040058
&ssm1_raid->raid_perf_counter.cmd_dn_cnt = 0xfd04005c
&ssm1_raid->raid_perf_counter.src_blocks_cnt = 0xfd040060
&ssm1_raid->raid_perf_counter.dst_blocks_cnt = 0xfd040064
&ssm1_raid->raid_perf_counter.mem_cmd_dn_cnt = 0xfd040068
&ssm1_raid->raid_perf_counter.recover_err_cnt = 0xfd04006c
&ssm1_raid->raid_perf_counter.src_data_beats = 0xfd040070
&ssm1_raid->raid_perf_counter.dst_data_beats = 0xfd040074
&ssm1_raid->perfm_cnt_cntl.conf = 0xfd040090
&ssm1_raid->raid_status.status = 0xfd040094
&ssm1_raid->unit_id.unit_id = 0xfd040098
&ssm1_raid->gflog_table[0].w0_raw = 0xfd040100
&ssm1_raid->gflog_table[0].w1_raw = 0xfd040104
&ssm1_raid->gflog_table[0].w2_raw = 0xfd040108
&ssm1_raid->gflog_table[0].w3_raw = 0xfd04010c
&ssm1_raid->gflog_table[1].w0_raw = 0xfd040110
&ssm1_raid->gflog_table[1].w1_raw = 0xfd040114
&ssm1_raid->gflog_table[1].w2_raw = 0xfd040118
&ssm1_raid->gflog_table[1].w3_raw = 0xfd04011c
&ssm1_raid->gflog_table[2].w0_raw = 0xfd040120
&ssm1_raid->gflog_table[2].w1_raw = 0xfd040124
&ssm1_raid->gflog_table[2].w2_raw = 0xfd040128
&ssm1_raid->gflog_table[2].w3_raw = 0xfd04012c
&ssm1_raid->gflog_table[3].w0_raw = 0xfd040130
&ssm1_raid->gflog_table[3].w1_raw = 0xfd040134
&ssm1_raid->gflog_table[3].w2_raw = 0xfd040138
&ssm1_raid->gflog_table[3].w3_raw = 0xfd04013c
&ssm1_raid->gflog_table[4].w0_raw = 0xfd040140
&ssm1_raid->gflog_table[4].w1_raw = 0xfd040144
&ssm1_raid->gflog_table[4].w2_raw = 0xfd040148
&ssm1_raid->gflog_table[4].w3_raw = 0xfd04014c
&ssm1_raid->gflog_table[5].w0_raw = 0xfd040150
&ssm1_raid->gflog_table[5].w1_raw = 0xfd040154
&ssm1_raid->gflog_table[5].w2_raw = 0xfd040158
&ssm1_raid->gflog_table[5].w3_raw = 0xfd04015c
&ssm1_raid->gflog_table[6].w0_raw = 0xfd040160
&ssm1_raid->gflog_table[6].w1_raw = 0xfd040164
&ssm1_raid->gflog_table[6].w2_raw = 0xfd040168
&ssm1_raid->gflog_table[6].w3_raw = 0xfd04016c
&ssm1_raid->gflog_table[7].w0_raw = 0xfd040170
&ssm1_raid->gflog_table[7].w1_raw = 0xfd040174
&ssm1_raid->gflog_table[7].w2_raw = 0xfd040178
&ssm1_raid->gflog_table[7].w3_raw = 0xfd04017c
&ssm1_raid->gflog_table[8].w0_raw = 0xfd040180
&ssm1_raid->gflog_table[8].w1_raw = 0xfd040184
&ssm1_raid->gflog_table[8].w2_raw = 0xfd040188
&ssm1_raid->gflog_table[8].w3_raw = 0xfd04018c
&ssm1_raid->gflog_table[9].w0_raw = 0xfd040190
&ssm1_raid->gflog_table[9].w1_raw = 0xfd040194
&ssm1_raid->gflog_table[9].w2_raw = 0xfd040198
&ssm1_raid->gflog_table[9].w3_raw = 0xfd04019c
&ssm1_raid->gflog_table[10].w0_raw = 0xfd0401a0
&ssm1_raid->gflog_table[10].w1_raw = 0xfd0401a4
&ssm1_raid->gflog_table[10].w2_raw = 0xfd0401a8
&ssm1_raid->gflog_table[10].w3_raw = 0xfd0401ac
&ssm1_raid->gflog_table[11].w0_raw = 0xfd0401b0
&ssm1_raid->gflog_table[11].w1_raw = 0xfd0401b4
&ssm1_raid->gflog_table[11].w2_raw = 0xfd0401b8
&ssm1_raid->gflog_table[11].w3_raw = 0xfd0401bc
&ssm1_raid->gflog_table[12].w0_raw = 0xfd0401c0
&ssm1_raid->gflog_table[12].w1_raw = 0xfd0401c4
&ssm1_raid->gflog_table[12].w2_raw = 0xfd0401c8
&ssm1_raid->gflog_table[12].w3_raw = 0xfd0401cc
&ssm1_raid->gflog_table[13].w0_raw = 0xfd0401d0
&ssm1_raid->gflog_table[13].w1_raw = 0xfd0401d4
&ssm1_raid->gflog_table[13].w2_raw = 0xfd0401d8
&ssm1_raid->gflog_table[13].w3_raw = 0xfd0401dc
&ssm1_raid->gflog_table[14].w0_raw = 0xfd0401e0
&ssm1_raid->gflog_table[14].w1_raw = 0xfd0401e4
&ssm1_raid->gflog_table[14].w2_raw = 0xfd0401e8
&ssm1_raid->gflog_table[14].w3_raw = 0xfd0401ec
&ssm1_raid->gflog_table[15].w0_raw = 0xfd0401f0
&ssm1_raid->gflog_table[15].w1_raw = 0xfd0401f4
&ssm1_raid->gflog_table[15].w2_raw = 0xfd0401f8
&ssm1_raid->gflog_table[15].w3_raw = 0xfd0401fc
&ssm1_raid->gfilog_table[0].w0_r = 0xfd040200
&ssm1_raid->gfilog_table[0].w1_r = 0xfd040204
&ssm1_raid->gfilog_table[0].w2_r = 0xfd040208
&ssm1_raid->gfilog_table[0].w3_r = 0xfd04020c
&ssm1_raid->gfilog_table[1].w0_r = 0xfd040210
&ssm1_raid->gfilog_table[1].w1_r = 0xfd040214
&ssm1_raid->gfilog_table[1].w2_r = 0xfd040218
&ssm1_raid->gfilog_table[1].w3_r = 0xfd04021c
&ssm1_raid->gfilog_table[2].w0_r = 0xfd040220
&ssm1_raid->gfilog_table[2].w1_r = 0xfd040224
&ssm1_raid->gfilog_table[2].w2_r = 0xfd040228
&ssm1_raid->gfilog_table[2].w3_r = 0xfd04022c
&ssm1_raid->gfilog_table[3].w0_r = 0xfd040230
&ssm1_raid->gfilog_table[3].w1_r = 0xfd040234
&ssm1_raid->gfilog_table[3].w2_r = 0xfd040238
&ssm1_raid->gfilog_table[3].w3_r = 0xfd04023c
&ssm1_raid->gfilog_table[4].w0_r = 0xfd040240
&ssm1_raid->gfilog_table[4].w1_r = 0xfd040244
&ssm1_raid->gfilog_table[4].w2_r = 0xfd040248
&ssm1_raid->gfilog_table[4].w3_r = 0xfd04024c
&ssm1_raid->gfilog_table[5].w0_r = 0xfd040250
&ssm1_raid->gfilog_table[5].w1_r = 0xfd040254
&ssm1_raid->gfilog_table[5].w2_r = 0xfd040258
&ssm1_raid->gfilog_table[5].w3_r = 0xfd04025c
&ssm1_raid->gfilog_table[6].w0_r = 0xfd040260
&ssm1_raid->gfilog_table[6].w1_r = 0xfd040264
&ssm1_raid->gfilog_table[6].w2_r = 0xfd040268
&ssm1_raid->gfilog_table[6].w3_r = 0xfd04026c
&ssm1_raid->gfilog_table[7].w0_r = 0xfd040270
&ssm1_raid->gfilog_table[7].w1_r = 0xfd040274
&ssm1_raid->gfilog_table[7].w2_r = 0xfd040278
&ssm1_raid->gfilog_table[7].w3_r = 0xfd04027c
&ssm1_raid->gfilog_table[8].w0_r = 0xfd040280
&ssm1_raid->gfilog_table[8].w1_r = 0xfd040284
&ssm1_raid->gfilog_table[8].w2_r = 0xfd040288
&ssm1_raid->gfilog_table[8].w3_r = 0xfd04028c
&ssm1_raid->gfilog_table[9].w0_r = 0xfd040290
&ssm1_raid->gfilog_table[9].w1_r = 0xfd040294
&ssm1_raid->gfilog_table[9].w2_r = 0xfd040298
&ssm1_raid->gfilog_table[9].w3_r = 0xfd04029c
&ssm1_raid->gfilog_table[10].w0_r = 0xfd0402a0
&ssm1_raid->gfilog_table[10].w1_r = 0xfd0402a4
&ssm1_raid->gfilog_table[10].w2_r = 0xfd0402a8
&ssm1_raid->gfilog_table[10].w3_r = 0xfd0402ac
&ssm1_raid->gfilog_table[11].w0_r = 0xfd0402b0
&ssm1_raid->gfilog_table[11].w1_r = 0xfd0402b4
&ssm1_raid->gfilog_table[11].w2_r = 0xfd0402b8
&ssm1_raid->gfilog_table[11].w3_r = 0xfd0402bc
&ssm1_raid->gfilog_table[12].w0_r = 0xfd0402c0
&ssm1_raid->gfilog_table[12].w1_r = 0xfd0402c4
&ssm1_raid->gfilog_table[12].w2_r = 0xfd0402c8
&ssm1_raid->gfilog_table[12].w3_r = 0xfd0402cc
&ssm1_raid->gfilog_table[13].w0_r = 0xfd0402d0
&ssm1_raid->gfilog_table[13].w1_r = 0xfd0402d4
&ssm1_raid->gfilog_table[13].w2_r = 0xfd0402d8
&ssm1_raid->gfilog_table[13].w3_r = 0xfd0402dc
&ssm1_raid->gfilog_table[14].w0_r = 0xfd0402e0
&ssm1_raid->gfilog_table[14].w1_r = 0xfd0402e4
&ssm1_raid->gfilog_table[14].w2_r = 0xfd0402e8
&ssm1_raid->gfilog_table[14].w3_r = 0xfd0402ec
&ssm1_raid->gfilog_table[15].w0_r = 0xfd0402f0
&ssm1_raid->gfilog_table[15].w1_r = 0xfd0402f4
&ssm1_raid->gfilog_table[15].w2_r = 0xfd0402f8
&ssm1_raid->gfilog_table[15].w3_r = 0xfd0402fc
&ssm1_raid->interrupt_grp_a.int_cause_grp_a = 0xfd041000
&ssm1_raid->interrupt_grp_a.int_cause_set_grp_a = 0xfd041008
&ssm1_raid->interrupt_grp_a.int_mask_grp_a = 0xfd041010
&ssm1_raid->interrupt_grp_a.int_mask_clear_grp_a = 0xfd041018
&ssm1_raid->interrupt_grp_a.int_status_grp_a = 0xfd041020
&ssm1_raid->interrupt_grp_a.int_control_grp_a = 0xfd041028
&ssm1_raid->interrupt_grp_a.int_abort_msk_grp_a = 0xfd041030
&ssm1_raid->interrupt_grp_a.int_log_msk_grp_a = 0xfd041038
&ssm1_udma0->m2s.axi_m2s.comp_wr_cfg_1 = 0xfd100100
&ssm1_udma0->m2s.axi_m2s.comp_wr_cfg_2 = 0xfd100104
&ssm1_udma0->m2s.axi_m2s.data_rd_cfg_1 = 0xfd100108
&ssm1_udma0->m2s.axi_m2s.data_rd_cfg_2 = 0xfd10010c
&ssm1_udma0->m2s.axi_m2s.desc_rd_cfg_1 = 0xfd100110
&ssm1_udma0->m2s.axi_m2s.desc_rd_cfg_2 = 0xfd100114
&ssm1_udma0->m2s.axi_m2s.data_rd_cfg = 0xfd100118
&ssm1_udma0->m2s.axi_m2s.desc_rd_cfg_3 = 0xfd10011c
&ssm1_udma0->m2s.axi_m2s.desc_wr_cfg_1 = 0xfd100120
&ssm1_udma0->m2s.axi_m2s.ostand_cfg = 0xfd100124
&ssm1_udma0->m2s.m2s.state = 0xfd100200
&ssm1_udma0->m2s.m2s.change_state = 0xfd100204
&ssm1_udma0->m2s.m2s.err_log_mask = 0xfd10020c
&ssm1_udma0->m2s.m2s.log_0 = 0xfd100214
&ssm1_udma0->m2s.m2s.log_1 = 0xfd100218
&ssm1_udma0->m2s.m2s.log_2 = 0xfd10021c
&ssm1_udma0->m2s.m2s.log_3 = 0xfd100220
&ssm1_udma0->m2s.m2s.clear_err_log = 0xfd100224
&ssm1_udma0->m2s.m2s.data_fifo_status = 0xfd100228
&ssm1_udma0->m2s.m2s.header_fifo_status = 0xfd10022c
&ssm1_udma0->m2s.m2s.unack_fifo_status = 0xfd100230
&ssm1_udma0->m2s.m2s.indirect_ctrl = 0xfd100234
&ssm1_udma0->m2s.m2s.sel_pref_fifo_status = 0xfd100238
&ssm1_udma0->m2s.m2s.sel_comp_fifo_status = 0xfd10023c
&ssm1_udma0->m2s.m2s.sel_rate_limit_status = 0xfd100240
&ssm1_udma0->m2s.m2s.sel_dwrr_status = 0xfd100244
&ssm1_udma0->m2s.m2s.clear_ctrl = 0xfd100248
&ssm1_udma0->m2s.m2s.check_en = 0xfd10024c
&ssm1_udma0->m2s.m2s.fifo_en = 0xfd100250
&ssm1_udma0->m2s.m2s.cfg_len = 0xfd100254
&ssm1_udma0->m2s.m2s.stream_cfg = 0xfd100258
&ssm1_udma0->m2s.m2s.pref_queue_en = 0xfd10025c
&ssm1_udma0->m2s.m2s.stream_cfg2 = 0xfd100260
&ssm1_udma0->m2s.m2s_rd.desc_pref_cfg_1 = 0xfd100300
&ssm1_udma0->m2s.m2s_rd.desc_pref_cfg_2 = 0xfd100304
&ssm1_udma0->m2s.m2s_rd.desc_pref_cfg_3 = 0xfd100308
&ssm1_udma0->m2s.m2s_rd.data_cfg = 0xfd100310
&ssm1_udma0->m2s.m2s_dwrr.cfg_sched = 0xfd100340
&ssm1_udma0->m2s.m2s_dwrr.ctrl_deficit_cnt = 0xfd100344
&ssm1_udma0->m2s.m2s_rate_limiter.gen_cfg = 0xfd100380
&ssm1_udma0->m2s.m2s_rate_limiter.ctrl_cycle_cnt = 0xfd100384
&ssm1_udma0->m2s.m2s_rate_limiter.ctrl_token = 0xfd100388
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_1s = 0xfd1003c0
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_cycle = 0xfd1003c4
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_1 = 0xfd1003c8
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.cfg_token_size_2 = 0xfd1003cc
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.sw_ctrl = 0xfd1003d0
&ssm1_udma0->m2s.m2s_stream_rate_limiter.rlimit.mask = 0xfd1003d4
&ssm1_udma0->m2s.m2s_comp.cfg_1c = 0xfd100400
&ssm1_udma0->m2s.m2s_comp.cfg_coal = 0xfd100404
&ssm1_udma0->m2s.m2s_comp.cfg_application_ack = 0xfd100408
&ssm1_udma0->m2s.m2s_comp.cfg_application_ack2 = 0xfd10040c
&ssm1_udma0->m2s.m2s_stat.cfg_st = 0xfd100500
&ssm1_udma0->m2s.m2s_stat.tx_pkt = 0xfd100504
&ssm1_udma0->m2s.m2s_stat.tx_bytes_low = 0xfd100508
&ssm1_udma0->m2s.m2s_stat.tx_bytes_high = 0xfd10050c
&ssm1_udma0->m2s.m2s_stat.prefed_desc = 0xfd100510
&ssm1_udma0->m2s.m2s_stat.comp_pkt = 0xfd100514
&ssm1_udma0->m2s.m2s_stat.comp_desc = 0xfd100518
&ssm1_udma0->m2s.m2s_stat.ack_pkts = 0xfd10051c
&ssm1_udma0->m2s.m2s_feature.reg_1 = 0xfd100600
&ssm1_udma0->m2s.m2s_feature.dma_version = 0xfd100604
&ssm1_udma0->m2s.m2s_feature.reg_3 = 0xfd100608
&ssm1_udma0->m2s.m2s_feature.reg_4 = 0xfd10060c
&ssm1_udma0->m2s.m2s_feature.reg_5 = 0xfd100610
&ssm1_udma0->m2s.m2s_feature.reg_6 = 0xfd100614
&ssm1_udma0->m2s.m2s_q[0].desc_pref_cfg = 0xfd101000
&ssm1_udma0->m2s.m2s_q[0].cfg = 0xfd101020
&ssm1_udma0->m2s.m2s_q[0].status = 0xfd101024
&ssm1_udma0->m2s.m2s_q[0].tdrbp_low = 0xfd101028
&ssm1_udma0->m2s.m2s_q[0].tdrbp_high = 0xfd10102c
&ssm1_udma0->m2s.m2s_q[0].tdrl = 0xfd101030
&ssm1_udma0->m2s.m2s_q[0].tdrhp = 0xfd101034
&ssm1_udma0->m2s.m2s_q[0].tdrtp_inc = 0xfd101038
&ssm1_udma0->m2s.m2s_q[0].tdrtp = 0xfd10103c
&ssm1_udma0->m2s.m2s_q[0].tdcp = 0xfd101040
&ssm1_udma0->m2s.m2s_q[0].tcrbp_low = 0xfd101044
&ssm1_udma0->m2s.m2s_q[0].tcrbp_high = 0xfd101048
&ssm1_udma0->m2s.m2s_q[0].tcrhp = 0xfd10104c
&ssm1_udma0->m2s.m2s_q[0].tcrhp_internal = 0xfd101050
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_1s = 0xfd101060
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_cycle = 0xfd101064
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_1 = 0xfd101068
&ssm1_udma0->m2s.m2s_q[0].rlimit.cfg_token_size_2 = 0xfd10106c
&ssm1_udma0->m2s.m2s_q[0].rlimit.sw_ctrl = 0xfd101070
&ssm1_udma0->m2s.m2s_q[0].rlimit.mask = 0xfd101074
&ssm1_udma0->m2s.m2s_q[0].dwrr_cfg_1 = 0xfd101080
&ssm1_udma0->m2s.m2s_q[0].dwrr_cfg_2 = 0xfd101084
&ssm1_udma0->m2s.m2s_q[0].dwrr_cfg_3 = 0xfd101088
&ssm1_udma0->m2s.m2s_q[0].dwrr_sw_ctrl = 0xfd10108c
&ssm1_udma0->m2s.m2s_q[0].comp_cfg = 0xfd1010a0
&ssm1_udma0->m2s.m2s_q[0].q_sw_ctrl = 0xfd1010b0
&ssm1_udma0->m2s.m2s_q[0].q_tx_pkt = 0xfd1010c0
&ssm1_udma0->m2s.m2s_q[0].read_data_snp = 0xfd1010d0
&ssm1_udma0->m2s.m2s_q[1].desc_pref_cfg = 0xfd102000
&ssm1_udma0->m2s.m2s_q[1].cfg = 0xfd102020
&ssm1_udma0->m2s.m2s_q[1].status = 0xfd102024
&ssm1_udma0->m2s.m2s_q[1].tdrbp_low = 0xfd102028
&ssm1_udma0->m2s.m2s_q[1].tdrbp_high = 0xfd10202c
&ssm1_udma0->m2s.m2s_q[1].tdrl = 0xfd102030
&ssm1_udma0->m2s.m2s_q[1].tdrhp = 0xfd102034
&ssm1_udma0->m2s.m2s_q[1].tdrtp_inc = 0xfd102038
&ssm1_udma0->m2s.m2s_q[1].tdrtp = 0xfd10203c
&ssm1_udma0->m2s.m2s_q[1].tdcp = 0xfd102040
&ssm1_udma0->m2s.m2s_q[1].tcrbp_low = 0xfd102044
&ssm1_udma0->m2s.m2s_q[1].tcrbp_high = 0xfd102048
&ssm1_udma0->m2s.m2s_q[1].tcrhp = 0xfd10204c
&ssm1_udma0->m2s.m2s_q[1].tcrhp_internal = 0xfd102050
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_1s = 0xfd102060
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_cycle = 0xfd102064
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_1 = 0xfd102068
&ssm1_udma0->m2s.m2s_q[1].rlimit.cfg_token_size_2 = 0xfd10206c
&ssm1_udma0->m2s.m2s_q[1].rlimit.sw_ctrl = 0xfd102070
&ssm1_udma0->m2s.m2s_q[1].rlimit.mask = 0xfd102074
&ssm1_udma0->m2s.m2s_q[1].dwrr_cfg_1 = 0xfd102080
&ssm1_udma0->m2s.m2s_q[1].dwrr_cfg_2 = 0xfd102084
&ssm1_udma0->m2s.m2s_q[1].dwrr_cfg_3 = 0xfd102088
&ssm1_udma0->m2s.m2s_q[1].dwrr_sw_ctrl = 0xfd10208c
&ssm1_udma0->m2s.m2s_q[1].comp_cfg = 0xfd1020a0
&ssm1_udma0->m2s.m2s_q[1].q_sw_ctrl = 0xfd1020b0
&ssm1_udma0->m2s.m2s_q[1].q_tx_pkt = 0xfd1020c0
&ssm1_udma0->m2s.m2s_q[1].read_data_snp = 0xfd1020d0
&ssm1_udma0->m2s.m2s_q[2].desc_pref_cfg = 0xfd103000
&ssm1_udma0->m2s.m2s_q[2].cfg = 0xfd103020
&ssm1_udma0->m2s.m2s_q[2].status = 0xfd103024
&ssm1_udma0->m2s.m2s_q[2].tdrbp_low = 0xfd103028
&ssm1_udma0->m2s.m2s_q[2].tdrbp_high = 0xfd10302c
&ssm1_udma0->m2s.m2s_q[2].tdrl = 0xfd103030
&ssm1_udma0->m2s.m2s_q[2].tdrhp = 0xfd103034
&ssm1_udma0->m2s.m2s_q[2].tdrtp_inc = 0xfd103038
&ssm1_udma0->m2s.m2s_q[2].tdrtp = 0xfd10303c
&ssm1_udma0->m2s.m2s_q[2].tdcp = 0xfd103040
&ssm1_udma0->m2s.m2s_q[2].tcrbp_low = 0xfd103044
&ssm1_udma0->m2s.m2s_q[2].tcrbp_high = 0xfd103048
&ssm1_udma0->m2s.m2s_q[2].tcrhp = 0xfd10304c
&ssm1_udma0->m2s.m2s_q[2].tcrhp_internal = 0xfd103050
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_1s = 0xfd103060
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_cycle = 0xfd103064
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_1 = 0xfd103068
&ssm1_udma0->m2s.m2s_q[2].rlimit.cfg_token_size_2 = 0xfd10306c
&ssm1_udma0->m2s.m2s_q[2].rlimit.sw_ctrl = 0xfd103070
&ssm1_udma0->m2s.m2s_q[2].rlimit.mask = 0xfd103074
&ssm1_udma0->m2s.m2s_q[2].dwrr_cfg_1 = 0xfd103080
&ssm1_udma0->m2s.m2s_q[2].dwrr_cfg_2 = 0xfd103084
&ssm1_udma0->m2s.m2s_q[2].dwrr_cfg_3 = 0xfd103088
&ssm1_udma0->m2s.m2s_q[2].dwrr_sw_ctrl = 0xfd10308c
&ssm1_udma0->m2s.m2s_q[2].comp_cfg = 0xfd1030a0
&ssm1_udma0->m2s.m2s_q[2].q_sw_ctrl = 0xfd1030b0
&ssm1_udma0->m2s.m2s_q[2].q_tx_pkt = 0xfd1030c0
&ssm1_udma0->m2s.m2s_q[2].read_data_snp = 0xfd1030d0
&ssm1_udma0->m2s.m2s_q[3].desc_pref_cfg = 0xfd104000
&ssm1_udma0->m2s.m2s_q[3].cfg = 0xfd104020
&ssm1_udma0->m2s.m2s_q[3].status = 0xfd104024
&ssm1_udma0->m2s.m2s_q[3].tdrbp_low = 0xfd104028
&ssm1_udma0->m2s.m2s_q[3].tdrbp_high = 0xfd10402c
&ssm1_udma0->m2s.m2s_q[3].tdrl = 0xfd104030
&ssm1_udma0->m2s.m2s_q[3].tdrhp = 0xfd104034
&ssm1_udma0->m2s.m2s_q[3].tdrtp_inc = 0xfd104038
&ssm1_udma0->m2s.m2s_q[3].tdrtp = 0xfd10403c
&ssm1_udma0->m2s.m2s_q[3].tdcp = 0xfd104040
&ssm1_udma0->m2s.m2s_q[3].tcrbp_low = 0xfd104044
&ssm1_udma0->m2s.m2s_q[3].tcrbp_high = 0xfd104048
&ssm1_udma0->m2s.m2s_q[3].tcrhp = 0xfd10404c
&ssm1_udma0->m2s.m2s_q[3].tcrhp_internal = 0xfd104050
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_1s = 0xfd104060
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_cycle = 0xfd104064
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_1 = 0xfd104068
&ssm1_udma0->m2s.m2s_q[3].rlimit.cfg_token_size_2 = 0xfd10406c
&ssm1_udma0->m2s.m2s_q[3].rlimit.sw_ctrl = 0xfd104070
&ssm1_udma0->m2s.m2s_q[3].rlimit.mask = 0xfd104074
&ssm1_udma0->m2s.m2s_q[3].dwrr_cfg_1 = 0xfd104080
&ssm1_udma0->m2s.m2s_q[3].dwrr_cfg_2 = 0xfd104084
&ssm1_udma0->m2s.m2s_q[3].dwrr_cfg_3 = 0xfd104088
&ssm1_udma0->m2s.m2s_q[3].dwrr_sw_ctrl = 0xfd10408c
&ssm1_udma0->m2s.m2s_q[3].comp_cfg = 0xfd1040a0
&ssm1_udma0->m2s.m2s_q[3].q_sw_ctrl = 0xfd1040b0
&ssm1_udma0->m2s.m2s_q[3].q_tx_pkt = 0xfd1040c0
&ssm1_udma0->m2s.m2s_q[3].read_data_snp = 0xfd1040d0
&ssm1_udma0->m2s.m2s_q[4].desc_pref_cfg = 0xfd105000
&ssm1_udma0->m2s.m2s_q[4].cfg = 0xfd105020
&ssm1_udma0->m2s.m2s_q[4].status = 0xfd105024
&ssm1_udma0->m2s.m2s_q[4].tdrbp_low = 0xfd105028
&ssm1_udma0->m2s.m2s_q[4].tdrbp_high = 0xfd10502c
&ssm1_udma0->m2s.m2s_q[4].tdrl = 0xfd105030
&ssm1_udma0->m2s.m2s_q[4].tdrhp = 0xfd105034
&ssm1_udma0->m2s.m2s_q[4].tdrtp_inc = 0xfd105038
&ssm1_udma0->m2s.m2s_q[4].tdrtp = 0xfd10503c
&ssm1_udma0->m2s.m2s_q[4].tdcp = 0xfd105040
&ssm1_udma0->m2s.m2s_q[4].tcrbp_low = 0xfd105044
&ssm1_udma0->m2s.m2s_q[4].tcrbp_high = 0xfd105048
&ssm1_udma0->m2s.m2s_q[4].tcrhp = 0xfd10504c
&ssm1_udma0->m2s.m2s_q[4].tcrhp_internal = 0xfd105050
&ssm1_udma0->m2s.m2s_q[4].rlimit.cfg_1s = 0xfd105060
&ssm1_udma0->m2s.m2s_q[4].rlimit.cfg_cycle = 0xfd105064
&ssm1_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_1 = 0xfd105068
&ssm1_udma0->m2s.m2s_q[4].rlimit.cfg_token_size_2 = 0xfd10506c
&ssm1_udma0->m2s.m2s_q[4].rlimit.sw_ctrl = 0xfd105070
&ssm1_udma0->m2s.m2s_q[4].rlimit.mask = 0xfd105074
&ssm1_udma0->m2s.m2s_q[4].dwrr_cfg_1 = 0xfd105080
&ssm1_udma0->m2s.m2s_q[4].dwrr_cfg_2 = 0xfd105084
&ssm1_udma0->m2s.m2s_q[4].dwrr_cfg_3 = 0xfd105088
&ssm1_udma0->m2s.m2s_q[4].dwrr_sw_ctrl = 0xfd10508c
&ssm1_udma0->m2s.m2s_q[4].comp_cfg = 0xfd1050a0
&ssm1_udma0->m2s.m2s_q[4].q_sw_ctrl = 0xfd1050b0
&ssm1_udma0->m2s.m2s_q[4].q_tx_pkt = 0xfd1050c0
&ssm1_udma0->m2s.m2s_q[4].read_data_snp = 0xfd1050d0
&ssm1_udma0->m2s.m2s_q[5].desc_pref_cfg = 0xfd106000
&ssm1_udma0->m2s.m2s_q[5].cfg = 0xfd106020
&ssm1_udma0->m2s.m2s_q[5].status = 0xfd106024
&ssm1_udma0->m2s.m2s_q[5].tdrbp_low = 0xfd106028
&ssm1_udma0->m2s.m2s_q[5].tdrbp_high = 0xfd10602c
&ssm1_udma0->m2s.m2s_q[5].tdrl = 0xfd106030
&ssm1_udma0->m2s.m2s_q[5].tdrhp = 0xfd106034
&ssm1_udma0->m2s.m2s_q[5].tdrtp_inc = 0xfd106038
&ssm1_udma0->m2s.m2s_q[5].tdrtp = 0xfd10603c
&ssm1_udma0->m2s.m2s_q[5].tdcp = 0xfd106040
&ssm1_udma0->m2s.m2s_q[5].tcrbp_low = 0xfd106044
&ssm1_udma0->m2s.m2s_q[5].tcrbp_high = 0xfd106048
&ssm1_udma0->m2s.m2s_q[5].tcrhp = 0xfd10604c
&ssm1_udma0->m2s.m2s_q[5].tcrhp_internal = 0xfd106050
&ssm1_udma0->m2s.m2s_q[5].rlimit.cfg_1s = 0xfd106060
&ssm1_udma0->m2s.m2s_q[5].rlimit.cfg_cycle = 0xfd106064
&ssm1_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_1 = 0xfd106068
&ssm1_udma0->m2s.m2s_q[5].rlimit.cfg_token_size_2 = 0xfd10606c
&ssm1_udma0->m2s.m2s_q[5].rlimit.sw_ctrl = 0xfd106070
&ssm1_udma0->m2s.m2s_q[5].rlimit.mask = 0xfd106074
&ssm1_udma0->m2s.m2s_q[5].dwrr_cfg_1 = 0xfd106080
&ssm1_udma0->m2s.m2s_q[5].dwrr_cfg_2 = 0xfd106084
&ssm1_udma0->m2s.m2s_q[5].dwrr_cfg_3 = 0xfd106088
&ssm1_udma0->m2s.m2s_q[5].dwrr_sw_ctrl = 0xfd10608c
&ssm1_udma0->m2s.m2s_q[5].comp_cfg = 0xfd1060a0
&ssm1_udma0->m2s.m2s_q[5].q_sw_ctrl = 0xfd1060b0
&ssm1_udma0->m2s.m2s_q[5].q_tx_pkt = 0xfd1060c0
&ssm1_udma0->m2s.m2s_q[5].read_data_snp = 0xfd1060d0
&ssm1_udma0->m2s.m2s_q[6].desc_pref_cfg = 0xfd107000
&ssm1_udma0->m2s.m2s_q[6].cfg = 0xfd107020
&ssm1_udma0->m2s.m2s_q[6].status = 0xfd107024
&ssm1_udma0->m2s.m2s_q[6].tdrbp_low = 0xfd107028
&ssm1_udma0->m2s.m2s_q[6].tdrbp_high = 0xfd10702c
&ssm1_udma0->m2s.m2s_q[6].tdrl = 0xfd107030
&ssm1_udma0->m2s.m2s_q[6].tdrhp = 0xfd107034
&ssm1_udma0->m2s.m2s_q[6].tdrtp_inc = 0xfd107038
&ssm1_udma0->m2s.m2s_q[6].tdrtp = 0xfd10703c
&ssm1_udma0->m2s.m2s_q[6].tdcp = 0xfd107040
&ssm1_udma0->m2s.m2s_q[6].tcrbp_low = 0xfd107044
&ssm1_udma0->m2s.m2s_q[6].tcrbp_high = 0xfd107048
&ssm1_udma0->m2s.m2s_q[6].tcrhp = 0xfd10704c
&ssm1_udma0->m2s.m2s_q[6].tcrhp_internal = 0xfd107050
&ssm1_udma0->m2s.m2s_q[6].rlimit.cfg_1s = 0xfd107060
&ssm1_udma0->m2s.m2s_q[6].rlimit.cfg_cycle = 0xfd107064
&ssm1_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_1 = 0xfd107068
&ssm1_udma0->m2s.m2s_q[6].rlimit.cfg_token_size_2 = 0xfd10706c
&ssm1_udma0->m2s.m2s_q[6].rlimit.sw_ctrl = 0xfd107070
&ssm1_udma0->m2s.m2s_q[6].rlimit.mask = 0xfd107074
&ssm1_udma0->m2s.m2s_q[6].dwrr_cfg_1 = 0xfd107080
&ssm1_udma0->m2s.m2s_q[6].dwrr_cfg_2 = 0xfd107084
&ssm1_udma0->m2s.m2s_q[6].dwrr_cfg_3 = 0xfd107088
&ssm1_udma0->m2s.m2s_q[6].dwrr_sw_ctrl = 0xfd10708c
&ssm1_udma0->m2s.m2s_q[6].comp_cfg = 0xfd1070a0
&ssm1_udma0->m2s.m2s_q[6].q_sw_ctrl = 0xfd1070b0
&ssm1_udma0->m2s.m2s_q[6].q_tx_pkt = 0xfd1070c0
&ssm1_udma0->m2s.m2s_q[6].read_data_snp = 0xfd1070d0
&ssm1_udma0->m2s.m2s_q[7].desc_pref_cfg = 0xfd108000
&ssm1_udma0->m2s.m2s_q[7].cfg = 0xfd108020
&ssm1_udma0->m2s.m2s_q[7].status = 0xfd108024
&ssm1_udma0->m2s.m2s_q[7].tdrbp_low = 0xfd108028
&ssm1_udma0->m2s.m2s_q[7].tdrbp_high = 0xfd10802c
&ssm1_udma0->m2s.m2s_q[7].tdrl = 0xfd108030
&ssm1_udma0->m2s.m2s_q[7].tdrhp = 0xfd108034
&ssm1_udma0->m2s.m2s_q[7].tdrtp_inc = 0xfd108038
&ssm1_udma0->m2s.m2s_q[7].tdrtp = 0xfd10803c
&ssm1_udma0->m2s.m2s_q[7].tdcp = 0xfd108040
&ssm1_udma0->m2s.m2s_q[7].tcrbp_low = 0xfd108044
&ssm1_udma0->m2s.m2s_q[7].tcrbp_high = 0xfd108048
&ssm1_udma0->m2s.m2s_q[7].tcrhp = 0xfd10804c
&ssm1_udma0->m2s.m2s_q[7].tcrhp_internal = 0xfd108050
&ssm1_udma0->m2s.m2s_q[7].rlimit.cfg_1s = 0xfd108060
&ssm1_udma0->m2s.m2s_q[7].rlimit.cfg_cycle = 0xfd108064
&ssm1_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_1 = 0xfd108068
&ssm1_udma0->m2s.m2s_q[7].rlimit.cfg_token_size_2 = 0xfd10806c
&ssm1_udma0->m2s.m2s_q[7].rlimit.sw_ctrl = 0xfd108070
&ssm1_udma0->m2s.m2s_q[7].rlimit.mask = 0xfd108074
&ssm1_udma0->m2s.m2s_q[7].dwrr_cfg_1 = 0xfd108080
&ssm1_udma0->m2s.m2s_q[7].dwrr_cfg_2 = 0xfd108084
&ssm1_udma0->m2s.m2s_q[7].dwrr_cfg_3 = 0xfd108088
&ssm1_udma0->m2s.m2s_q[7].dwrr_sw_ctrl = 0xfd10808c
&ssm1_udma0->m2s.m2s_q[7].comp_cfg = 0xfd1080a0
&ssm1_udma0->m2s.m2s_q[7].q_sw_ctrl = 0xfd1080b0
&ssm1_udma0->m2s.m2s_q[7].q_tx_pkt = 0xfd1080c0
&ssm1_udma0->m2s.m2s_q[7].read_data_snp = 0xfd1080d0
&ssm1_udma0->m2s.m2s_q[8].desc_pref_cfg = 0xfd109000
&ssm1_udma0->m2s.m2s_q[8].cfg = 0xfd109020
&ssm1_udma0->m2s.m2s_q[8].status = 0xfd109024
&ssm1_udma0->m2s.m2s_q[8].tdrbp_low = 0xfd109028
&ssm1_udma0->m2s.m2s_q[8].tdrbp_high = 0xfd10902c
&ssm1_udma0->m2s.m2s_q[8].tdrl = 0xfd109030
&ssm1_udma0->m2s.m2s_q[8].tdrhp = 0xfd109034
&ssm1_udma0->m2s.m2s_q[8].tdrtp_inc = 0xfd109038
&ssm1_udma0->m2s.m2s_q[8].tdrtp = 0xfd10903c
&ssm1_udma0->m2s.m2s_q[8].tdcp = 0xfd109040
&ssm1_udma0->m2s.m2s_q[8].tcrbp_low = 0xfd109044
&ssm1_udma0->m2s.m2s_q[8].tcrbp_high = 0xfd109048
&ssm1_udma0->m2s.m2s_q[8].tcrhp = 0xfd10904c
&ssm1_udma0->m2s.m2s_q[8].tcrhp_internal = 0xfd109050
&ssm1_udma0->m2s.m2s_q[8].rlimit.cfg_1s = 0xfd109060
&ssm1_udma0->m2s.m2s_q[8].rlimit.cfg_cycle = 0xfd109064
&ssm1_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_1 = 0xfd109068
&ssm1_udma0->m2s.m2s_q[8].rlimit.cfg_token_size_2 = 0xfd10906c
&ssm1_udma0->m2s.m2s_q[8].rlimit.sw_ctrl = 0xfd109070
&ssm1_udma0->m2s.m2s_q[8].rlimit.mask = 0xfd109074
&ssm1_udma0->m2s.m2s_q[8].dwrr_cfg_1 = 0xfd109080
&ssm1_udma0->m2s.m2s_q[8].dwrr_cfg_2 = 0xfd109084
&ssm1_udma0->m2s.m2s_q[8].dwrr_cfg_3 = 0xfd109088
&ssm1_udma0->m2s.m2s_q[8].dwrr_sw_ctrl = 0xfd10908c
&ssm1_udma0->m2s.m2s_q[8].comp_cfg = 0xfd1090a0
&ssm1_udma0->m2s.m2s_q[8].q_sw_ctrl = 0xfd1090b0
&ssm1_udma0->m2s.m2s_q[8].q_tx_pkt = 0xfd1090c0
&ssm1_udma0->m2s.m2s_q[8].read_data_snp = 0xfd1090d0
&ssm1_udma0->m2s.m2s_q[9].desc_pref_cfg = 0xfd10a000
&ssm1_udma0->m2s.m2s_q[9].cfg = 0xfd10a020
&ssm1_udma0->m2s.m2s_q[9].status = 0xfd10a024
&ssm1_udma0->m2s.m2s_q[9].tdrbp_low = 0xfd10a028
&ssm1_udma0->m2s.m2s_q[9].tdrbp_high = 0xfd10a02c
&ssm1_udma0->m2s.m2s_q[9].tdrl = 0xfd10a030
&ssm1_udma0->m2s.m2s_q[9].tdrhp = 0xfd10a034
&ssm1_udma0->m2s.m2s_q[9].tdrtp_inc = 0xfd10a038
&ssm1_udma0->m2s.m2s_q[9].tdrtp = 0xfd10a03c
&ssm1_udma0->m2s.m2s_q[9].tdcp = 0xfd10a040
&ssm1_udma0->m2s.m2s_q[9].tcrbp_low = 0xfd10a044
&ssm1_udma0->m2s.m2s_q[9].tcrbp_high = 0xfd10a048
&ssm1_udma0->m2s.m2s_q[9].tcrhp = 0xfd10a04c
&ssm1_udma0->m2s.m2s_q[9].tcrhp_internal = 0xfd10a050
&ssm1_udma0->m2s.m2s_q[9].rlimit.cfg_1s = 0xfd10a060
&ssm1_udma0->m2s.m2s_q[9].rlimit.cfg_cycle = 0xfd10a064
&ssm1_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_1 = 0xfd10a068
&ssm1_udma0->m2s.m2s_q[9].rlimit.cfg_token_size_2 = 0xfd10a06c
&ssm1_udma0->m2s.m2s_q[9].rlimit.sw_ctrl = 0xfd10a070
&ssm1_udma0->m2s.m2s_q[9].rlimit.mask = 0xfd10a074
&ssm1_udma0->m2s.m2s_q[9].dwrr_cfg_1 = 0xfd10a080
&ssm1_udma0->m2s.m2s_q[9].dwrr_cfg_2 = 0xfd10a084
&ssm1_udma0->m2s.m2s_q[9].dwrr_cfg_3 = 0xfd10a088
&ssm1_udma0->m2s.m2s_q[9].dwrr_sw_ctrl = 0xfd10a08c
&ssm1_udma0->m2s.m2s_q[9].comp_cfg = 0xfd10a0a0
&ssm1_udma0->m2s.m2s_q[9].q_sw_ctrl = 0xfd10a0b0
&ssm1_udma0->m2s.m2s_q[9].q_tx_pkt = 0xfd10a0c0
&ssm1_udma0->m2s.m2s_q[9].read_data_snp = 0xfd10a0d0
&ssm1_udma0->m2s.m2s_q[10].desc_pref_cfg = 0xfd10b000
&ssm1_udma0->m2s.m2s_q[10].cfg = 0xfd10b020
&ssm1_udma0->m2s.m2s_q[10].status = 0xfd10b024
&ssm1_udma0->m2s.m2s_q[10].tdrbp_low = 0xfd10b028
&ssm1_udma0->m2s.m2s_q[10].tdrbp_high = 0xfd10b02c
&ssm1_udma0->m2s.m2s_q[10].tdrl = 0xfd10b030
&ssm1_udma0->m2s.m2s_q[10].tdrhp = 0xfd10b034
&ssm1_udma0->m2s.m2s_q[10].tdrtp_inc = 0xfd10b038
&ssm1_udma0->m2s.m2s_q[10].tdrtp = 0xfd10b03c
&ssm1_udma0->m2s.m2s_q[10].tdcp = 0xfd10b040
&ssm1_udma0->m2s.m2s_q[10].tcrbp_low = 0xfd10b044
&ssm1_udma0->m2s.m2s_q[10].tcrbp_high = 0xfd10b048
&ssm1_udma0->m2s.m2s_q[10].tcrhp = 0xfd10b04c
&ssm1_udma0->m2s.m2s_q[10].tcrhp_internal = 0xfd10b050
&ssm1_udma0->m2s.m2s_q[10].rlimit.cfg_1s = 0xfd10b060
&ssm1_udma0->m2s.m2s_q[10].rlimit.cfg_cycle = 0xfd10b064
&ssm1_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_1 = 0xfd10b068
&ssm1_udma0->m2s.m2s_q[10].rlimit.cfg_token_size_2 = 0xfd10b06c
&ssm1_udma0->m2s.m2s_q[10].rlimit.sw_ctrl = 0xfd10b070
&ssm1_udma0->m2s.m2s_q[10].rlimit.mask = 0xfd10b074
&ssm1_udma0->m2s.m2s_q[10].dwrr_cfg_1 = 0xfd10b080
&ssm1_udma0->m2s.m2s_q[10].dwrr_cfg_2 = 0xfd10b084
&ssm1_udma0->m2s.m2s_q[10].dwrr_cfg_3 = 0xfd10b088
&ssm1_udma0->m2s.m2s_q[10].dwrr_sw_ctrl = 0xfd10b08c
&ssm1_udma0->m2s.m2s_q[10].comp_cfg = 0xfd10b0a0
&ssm1_udma0->m2s.m2s_q[10].q_sw_ctrl = 0xfd10b0b0
&ssm1_udma0->m2s.m2s_q[10].q_tx_pkt = 0xfd10b0c0
&ssm1_udma0->m2s.m2s_q[10].read_data_snp = 0xfd10b0d0
&ssm1_udma0->m2s.m2s_q[11].desc_pref_cfg = 0xfd10c000
&ssm1_udma0->m2s.m2s_q[11].cfg = 0xfd10c020
&ssm1_udma0->m2s.m2s_q[11].status = 0xfd10c024
&ssm1_udma0->m2s.m2s_q[11].tdrbp_low = 0xfd10c028
&ssm1_udma0->m2s.m2s_q[11].tdrbp_high = 0xfd10c02c
&ssm1_udma0->m2s.m2s_q[11].tdrl = 0xfd10c030
&ssm1_udma0->m2s.m2s_q[11].tdrhp = 0xfd10c034
&ssm1_udma0->m2s.m2s_q[11].tdrtp_inc = 0xfd10c038
&ssm1_udma0->m2s.m2s_q[11].tdrtp = 0xfd10c03c
&ssm1_udma0->m2s.m2s_q[11].tdcp = 0xfd10c040
&ssm1_udma0->m2s.m2s_q[11].tcrbp_low = 0xfd10c044
&ssm1_udma0->m2s.m2s_q[11].tcrbp_high = 0xfd10c048
&ssm1_udma0->m2s.m2s_q[11].tcrhp = 0xfd10c04c
&ssm1_udma0->m2s.m2s_q[11].tcrhp_internal = 0xfd10c050
&ssm1_udma0->m2s.m2s_q[11].rlimit.cfg_1s = 0xfd10c060
&ssm1_udma0->m2s.m2s_q[11].rlimit.cfg_cycle = 0xfd10c064
&ssm1_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_1 = 0xfd10c068
&ssm1_udma0->m2s.m2s_q[11].rlimit.cfg_token_size_2 = 0xfd10c06c
&ssm1_udma0->m2s.m2s_q[11].rlimit.sw_ctrl = 0xfd10c070
&ssm1_udma0->m2s.m2s_q[11].rlimit.mask = 0xfd10c074
&ssm1_udma0->m2s.m2s_q[11].dwrr_cfg_1 = 0xfd10c080
&ssm1_udma0->m2s.m2s_q[11].dwrr_cfg_2 = 0xfd10c084
&ssm1_udma0->m2s.m2s_q[11].dwrr_cfg_3 = 0xfd10c088
&ssm1_udma0->m2s.m2s_q[11].dwrr_sw_ctrl = 0xfd10c08c
&ssm1_udma0->m2s.m2s_q[11].comp_cfg = 0xfd10c0a0
&ssm1_udma0->m2s.m2s_q[11].q_sw_ctrl = 0xfd10c0b0
&ssm1_udma0->m2s.m2s_q[11].q_tx_pkt = 0xfd10c0c0
&ssm1_udma0->m2s.m2s_q[11].read_data_snp = 0xfd10c0d0
&ssm1_udma0->m2s.m2s_q[12].desc_pref_cfg = 0xfd10d000
&ssm1_udma0->m2s.m2s_q[12].cfg = 0xfd10d020
&ssm1_udma0->m2s.m2s_q[12].status = 0xfd10d024
&ssm1_udma0->m2s.m2s_q[12].tdrbp_low = 0xfd10d028
&ssm1_udma0->m2s.m2s_q[12].tdrbp_high = 0xfd10d02c
&ssm1_udma0->m2s.m2s_q[12].tdrl = 0xfd10d030
&ssm1_udma0->m2s.m2s_q[12].tdrhp = 0xfd10d034
&ssm1_udma0->m2s.m2s_q[12].tdrtp_inc = 0xfd10d038
&ssm1_udma0->m2s.m2s_q[12].tdrtp = 0xfd10d03c
&ssm1_udma0->m2s.m2s_q[12].tdcp = 0xfd10d040
&ssm1_udma0->m2s.m2s_q[12].tcrbp_low = 0xfd10d044
&ssm1_udma0->m2s.m2s_q[12].tcrbp_high = 0xfd10d048
&ssm1_udma0->m2s.m2s_q[12].tcrhp = 0xfd10d04c
&ssm1_udma0->m2s.m2s_q[12].tcrhp_internal = 0xfd10d050
&ssm1_udma0->m2s.m2s_q[12].rlimit.cfg_1s = 0xfd10d060
&ssm1_udma0->m2s.m2s_q[12].rlimit.cfg_cycle = 0xfd10d064
&ssm1_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_1 = 0xfd10d068
&ssm1_udma0->m2s.m2s_q[12].rlimit.cfg_token_size_2 = 0xfd10d06c
&ssm1_udma0->m2s.m2s_q[12].rlimit.sw_ctrl = 0xfd10d070
&ssm1_udma0->m2s.m2s_q[12].rlimit.mask = 0xfd10d074
&ssm1_udma0->m2s.m2s_q[12].dwrr_cfg_1 = 0xfd10d080
&ssm1_udma0->m2s.m2s_q[12].dwrr_cfg_2 = 0xfd10d084
&ssm1_udma0->m2s.m2s_q[12].dwrr_cfg_3 = 0xfd10d088
&ssm1_udma0->m2s.m2s_q[12].dwrr_sw_ctrl = 0xfd10d08c
&ssm1_udma0->m2s.m2s_q[12].comp_cfg = 0xfd10d0a0
&ssm1_udma0->m2s.m2s_q[12].q_sw_ctrl = 0xfd10d0b0
&ssm1_udma0->m2s.m2s_q[12].q_tx_pkt = 0xfd10d0c0
&ssm1_udma0->m2s.m2s_q[12].read_data_snp = 0xfd10d0d0
&ssm1_udma0->m2s.m2s_q[13].desc_pref_cfg = 0xfd10e000
&ssm1_udma0->m2s.m2s_q[13].cfg = 0xfd10e020
&ssm1_udma0->m2s.m2s_q[13].status = 0xfd10e024
&ssm1_udma0->m2s.m2s_q[13].tdrbp_low = 0xfd10e028
&ssm1_udma0->m2s.m2s_q[13].tdrbp_high = 0xfd10e02c
&ssm1_udma0->m2s.m2s_q[13].tdrl = 0xfd10e030
&ssm1_udma0->m2s.m2s_q[13].tdrhp = 0xfd10e034
&ssm1_udma0->m2s.m2s_q[13].tdrtp_inc = 0xfd10e038
&ssm1_udma0->m2s.m2s_q[13].tdrtp = 0xfd10e03c
&ssm1_udma0->m2s.m2s_q[13].tdcp = 0xfd10e040
&ssm1_udma0->m2s.m2s_q[13].tcrbp_low = 0xfd10e044
&ssm1_udma0->m2s.m2s_q[13].tcrbp_high = 0xfd10e048
&ssm1_udma0->m2s.m2s_q[13].tcrhp = 0xfd10e04c
&ssm1_udma0->m2s.m2s_q[13].tcrhp_internal = 0xfd10e050
&ssm1_udma0->m2s.m2s_q[13].rlimit.cfg_1s = 0xfd10e060
&ssm1_udma0->m2s.m2s_q[13].rlimit.cfg_cycle = 0xfd10e064
&ssm1_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_1 = 0xfd10e068
&ssm1_udma0->m2s.m2s_q[13].rlimit.cfg_token_size_2 = 0xfd10e06c
&ssm1_udma0->m2s.m2s_q[13].rlimit.sw_ctrl = 0xfd10e070
&ssm1_udma0->m2s.m2s_q[13].rlimit.mask = 0xfd10e074
&ssm1_udma0->m2s.m2s_q[13].dwrr_cfg_1 = 0xfd10e080
&ssm1_udma0->m2s.m2s_q[13].dwrr_cfg_2 = 0xfd10e084
&ssm1_udma0->m2s.m2s_q[13].dwrr_cfg_3 = 0xfd10e088
&ssm1_udma0->m2s.m2s_q[13].dwrr_sw_ctrl = 0xfd10e08c
&ssm1_udma0->m2s.m2s_q[13].comp_cfg = 0xfd10e0a0
&ssm1_udma0->m2s.m2s_q[13].q_sw_ctrl = 0xfd10e0b0
&ssm1_udma0->m2s.m2s_q[13].q_tx_pkt = 0xfd10e0c0
&ssm1_udma0->m2s.m2s_q[13].read_data_snp = 0xfd10e0d0
&ssm1_udma0->m2s.m2s_q[14].desc_pref_cfg = 0xfd10f000
&ssm1_udma0->m2s.m2s_q[14].cfg = 0xfd10f020
&ssm1_udma0->m2s.m2s_q[14].status = 0xfd10f024
&ssm1_udma0->m2s.m2s_q[14].tdrbp_low = 0xfd10f028
&ssm1_udma0->m2s.m2s_q[14].tdrbp_high = 0xfd10f02c
&ssm1_udma0->m2s.m2s_q[14].tdrl = 0xfd10f030
&ssm1_udma0->m2s.m2s_q[14].tdrhp = 0xfd10f034
&ssm1_udma0->m2s.m2s_q[14].tdrtp_inc = 0xfd10f038
&ssm1_udma0->m2s.m2s_q[14].tdrtp = 0xfd10f03c
&ssm1_udma0->m2s.m2s_q[14].tdcp = 0xfd10f040
&ssm1_udma0->m2s.m2s_q[14].tcrbp_low = 0xfd10f044
&ssm1_udma0->m2s.m2s_q[14].tcrbp_high = 0xfd10f048
&ssm1_udma0->m2s.m2s_q[14].tcrhp = 0xfd10f04c
&ssm1_udma0->m2s.m2s_q[14].tcrhp_internal = 0xfd10f050
&ssm1_udma0->m2s.m2s_q[14].rlimit.cfg_1s = 0xfd10f060
&ssm1_udma0->m2s.m2s_q[14].rlimit.cfg_cycle = 0xfd10f064
&ssm1_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_1 = 0xfd10f068
&ssm1_udma0->m2s.m2s_q[14].rlimit.cfg_token_size_2 = 0xfd10f06c
&ssm1_udma0->m2s.m2s_q[14].rlimit.sw_ctrl = 0xfd10f070
&ssm1_udma0->m2s.m2s_q[14].rlimit.mask = 0xfd10f074
&ssm1_udma0->m2s.m2s_q[14].dwrr_cfg_1 = 0xfd10f080
&ssm1_udma0->m2s.m2s_q[14].dwrr_cfg_2 = 0xfd10f084
&ssm1_udma0->m2s.m2s_q[14].dwrr_cfg_3 = 0xfd10f088
&ssm1_udma0->m2s.m2s_q[14].dwrr_sw_ctrl = 0xfd10f08c
&ssm1_udma0->m2s.m2s_q[14].comp_cfg = 0xfd10f0a0
&ssm1_udma0->m2s.m2s_q[14].q_sw_ctrl = 0xfd10f0b0
&ssm1_udma0->m2s.m2s_q[14].q_tx_pkt = 0xfd10f0c0
&ssm1_udma0->m2s.m2s_q[14].read_data_snp = 0xfd10f0d0
&ssm1_udma0->m2s.m2s_q[15].desc_pref_cfg = 0xfd110000
&ssm1_udma0->m2s.m2s_q[15].cfg = 0xfd110020
&ssm1_udma0->m2s.m2s_q[15].status = 0xfd110024
&ssm1_udma0->m2s.m2s_q[15].tdrbp_low = 0xfd110028
&ssm1_udma0->m2s.m2s_q[15].tdrbp_high = 0xfd11002c
&ssm1_udma0->m2s.m2s_q[15].tdrl = 0xfd110030
&ssm1_udma0->m2s.m2s_q[15].tdrhp = 0xfd110034
&ssm1_udma0->m2s.m2s_q[15].tdrtp_inc = 0xfd110038
&ssm1_udma0->m2s.m2s_q[15].tdrtp = 0xfd11003c
&ssm1_udma0->m2s.m2s_q[15].tdcp = 0xfd110040
&ssm1_udma0->m2s.m2s_q[15].tcrbp_low = 0xfd110044
&ssm1_udma0->m2s.m2s_q[15].tcrbp_high = 0xfd110048
&ssm1_udma0->m2s.m2s_q[15].tcrhp = 0xfd11004c
&ssm1_udma0->m2s.m2s_q[15].tcrhp_internal = 0xfd110050
&ssm1_udma0->m2s.m2s_q[15].rlimit.cfg_1s = 0xfd110060
&ssm1_udma0->m2s.m2s_q[15].rlimit.cfg_cycle = 0xfd110064
&ssm1_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_1 = 0xfd110068
&ssm1_udma0->m2s.m2s_q[15].rlimit.cfg_token_size_2 = 0xfd11006c
&ssm1_udma0->m2s.m2s_q[15].rlimit.sw_ctrl = 0xfd110070
&ssm1_udma0->m2s.m2s_q[15].rlimit.mask = 0xfd110074
&ssm1_udma0->m2s.m2s_q[15].dwrr_cfg_1 = 0xfd110080
&ssm1_udma0->m2s.m2s_q[15].dwrr_cfg_2 = 0xfd110084
&ssm1_udma0->m2s.m2s_q[15].dwrr_cfg_3 = 0xfd110088
&ssm1_udma0->m2s.m2s_q[15].dwrr_sw_ctrl = 0xfd11008c
&ssm1_udma0->m2s.m2s_q[15].comp_cfg = 0xfd1100a0
&ssm1_udma0->m2s.m2s_q[15].q_sw_ctrl = 0xfd1100b0
&ssm1_udma0->m2s.m2s_q[15].q_tx_pkt = 0xfd1100c0
&ssm1_udma0->m2s.m2s_q[15].read_data_snp = 0xfd1100d0
&ssm1_udma0->s2m.axi_s2m.data_wr_cfg_1 = 0xfd120100
&ssm1_udma0->s2m.axi_s2m.data_wr_cfg_2 = 0xfd120104
&ssm1_udma0->s2m.axi_s2m.desc_rd_cfg_4 = 0xfd120108
&ssm1_udma0->s2m.axi_s2m.desc_rd_cfg_5 = 0xfd12010c
&ssm1_udma0->s2m.axi_s2m.comp_wr_cfg_1 = 0xfd120110
&ssm1_udma0->s2m.axi_s2m.comp_wr_cfg_2 = 0xfd120114
&ssm1_udma0->s2m.axi_s2m.data_wr_cfg = 0xfd120118
&ssm1_udma0->s2m.axi_s2m.desc_rd_cfg_3 = 0xfd12011c
&ssm1_udma0->s2m.axi_s2m.desc_wr_cfg_1 = 0xfd120120
&ssm1_udma0->s2m.axi_s2m.ostand_cfg_rd = 0xfd120124
&ssm1_udma0->s2m.axi_s2m.ostand_cfg_wr = 0xfd120128
&ssm1_udma0->s2m.s2m.state = 0xfd120200
&ssm1_udma0->s2m.s2m.change_state = 0xfd120204
&ssm1_udma0->s2m.s2m.err_log_mask = 0xfd12020c
&ssm1_udma0->s2m.s2m.log_0 = 0xfd120214
&ssm1_udma0->s2m.s2m.log_1 = 0xfd120218
&ssm1_udma0->s2m.s2m.log_2 = 0xfd12021c
&ssm1_udma0->s2m.s2m.log_3 = 0xfd120220
&ssm1_udma0->s2m.s2m.clear_err_log = 0xfd120224
&ssm1_udma0->s2m.s2m.s_data_fifo_status = 0xfd120228
&ssm1_udma0->s2m.s2m.s_header_fifo_status = 0xfd12022c
&ssm1_udma0->s2m.s2m.axi_data_fifo_status = 0xfd120230
&ssm1_udma0->s2m.s2m.unack_fifo_status = 0xfd120234
&ssm1_udma0->s2m.s2m.indirect_ctrl = 0xfd120238
&ssm1_udma0->s2m.s2m.sel_pref_fifo_status = 0xfd12023c
&ssm1_udma0->s2m.s2m.sel_comp_fifo_status = 0xfd120240
&ssm1_udma0->s2m.s2m.clear_ctrl = 0xfd120244
&ssm1_udma0->s2m.s2m.check_en = 0xfd120248
&ssm1_udma0->s2m.s2m.fifo_en = 0xfd12024c
&ssm1_udma0->s2m.s2m.stream_cfg = 0xfd120250
&ssm1_udma0->s2m.s2m.pref_queue_en = 0xfd120254
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_1 = 0xfd120300
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_2 = 0xfd120304
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_3 = 0xfd120308
&ssm1_udma0->s2m.s2m_rd.desc_pref_cfg_4 = 0xfd12030c
&ssm1_udma0->s2m.s2m_wr.data_cfg_1 = 0xfd120340
&ssm1_udma0->s2m.s2m_wr.data_cfg_2 = 0xfd120344
&ssm1_udma0->s2m.s2m_comp.cfg_1c = 0xfd120380
&ssm1_udma0->s2m.s2m_comp.cfg_2c = 0xfd120384
&ssm1_udma0->s2m.s2m_comp.cfg_application_ack = 0xfd12038c
&ssm1_udma0->s2m.s2m_stat.drop_pkt = 0xfd120504
&ssm1_udma0->s2m.s2m_stat.rx_bytes_low = 0xfd120508
&ssm1_udma0->s2m.s2m_stat.rx_bytes_high = 0xfd12050c
&ssm1_udma0->s2m.s2m_stat.prefed_desc = 0xfd120510
&ssm1_udma0->s2m.s2m_stat.comp_pkt = 0xfd120514
&ssm1_udma0->s2m.s2m_stat.comp_desc = 0xfd120518
&ssm1_udma0->s2m.s2m_stat.ack_pkts = 0xfd12051c
&ssm1_udma0->s2m.s2m_feature.reg_1 = 0xfd120600
&ssm1_udma0->s2m.s2m_feature.reg_2 = 0xfd120604
&ssm1_udma0->s2m.s2m_feature.reg_3 = 0xfd120608
&ssm1_udma0->s2m.s2m_feature.reg_4 = 0xfd12060c
&ssm1_udma0->s2m.s2m_feature.reg_5 = 0xfd120610
&ssm1_udma0->s2m.s2m_feature.reg_6 = 0xfd120614
&ssm1_udma0->s2m.s2m_q[0].desc_pref_cfg = 0xfd121000
&ssm1_udma0->s2m.s2m_q[0].cfg = 0xfd121020
&ssm1_udma0->s2m.s2m_q[0].status = 0xfd121024
&ssm1_udma0->s2m.s2m_q[0].rdrbp_low = 0xfd121028
&ssm1_udma0->s2m.s2m_q[0].rdrbp_high = 0xfd12102c
&ssm1_udma0->s2m.s2m_q[0].rdrl = 0xfd121030
&ssm1_udma0->s2m.s2m_q[0].rdrhp = 0xfd121034
&ssm1_udma0->s2m.s2m_q[0].rdrtp_inc = 0xfd121038
&ssm1_udma0->s2m.s2m_q[0].rdrtp = 0xfd12103c
&ssm1_udma0->s2m.s2m_q[0].rdcp = 0xfd121040
&ssm1_udma0->s2m.s2m_q[0].rcrbp_low = 0xfd121044
&ssm1_udma0->s2m.s2m_q[0].rcrbp_high = 0xfd121048
&ssm1_udma0->s2m.s2m_q[0].rcrhp = 0xfd12104c
&ssm1_udma0->s2m.s2m_q[0].rcrhp_internal = 0xfd121050
&ssm1_udma0->s2m.s2m_q[0].comp_cfg = 0xfd121054
&ssm1_udma0->s2m.s2m_q[0].comp_cfg_2 = 0xfd121058
&ssm1_udma0->s2m.s2m_q[0].pkt_cfg = 0xfd12105c
&ssm1_udma0->s2m.s2m_q[0].qos_cfg = 0xfd121060
&ssm1_udma0->s2m.s2m_q[0].q_sw_ctrl = 0xfd121064
&ssm1_udma0->s2m.s2m_q[0].q_rx_pkt = 0xfd121068
&ssm1_udma0->s2m.s2m_q[1].desc_pref_cfg = 0xfd122000
&ssm1_udma0->s2m.s2m_q[1].cfg = 0xfd122020
&ssm1_udma0->s2m.s2m_q[1].status = 0xfd122024
&ssm1_udma0->s2m.s2m_q[1].rdrbp_low = 0xfd122028
&ssm1_udma0->s2m.s2m_q[1].rdrbp_high = 0xfd12202c
&ssm1_udma0->s2m.s2m_q[1].rdrl = 0xfd122030
&ssm1_udma0->s2m.s2m_q[1].rdrhp = 0xfd122034
&ssm1_udma0->s2m.s2m_q[1].rdrtp_inc = 0xfd122038
&ssm1_udma0->s2m.s2m_q[1].rdrtp = 0xfd12203c
&ssm1_udma0->s2m.s2m_q[1].rdcp = 0xfd122040
&ssm1_udma0->s2m.s2m_q[1].rcrbp_low = 0xfd122044
&ssm1_udma0->s2m.s2m_q[1].rcrbp_high = 0xfd122048
&ssm1_udma0->s2m.s2m_q[1].rcrhp = 0xfd12204c
&ssm1_udma0->s2m.s2m_q[1].rcrhp_internal = 0xfd122050
&ssm1_udma0->s2m.s2m_q[1].comp_cfg = 0xfd122054
&ssm1_udma0->s2m.s2m_q[1].comp_cfg_2 = 0xfd122058
&ssm1_udma0->s2m.s2m_q[1].pkt_cfg = 0xfd12205c
&ssm1_udma0->s2m.s2m_q[1].qos_cfg = 0xfd122060
&ssm1_udma0->s2m.s2m_q[1].q_sw_ctrl = 0xfd122064
&ssm1_udma0->s2m.s2m_q[1].q_rx_pkt = 0xfd122068
&ssm1_udma0->s2m.s2m_q[2].desc_pref_cfg = 0xfd123000
&ssm1_udma0->s2m.s2m_q[2].cfg = 0xfd123020
&ssm1_udma0->s2m.s2m_q[2].status = 0xfd123024
&ssm1_udma0->s2m.s2m_q[2].rdrbp_low = 0xfd123028
&ssm1_udma0->s2m.s2m_q[2].rdrbp_high = 0xfd12302c
&ssm1_udma0->s2m.s2m_q[2].rdrl = 0xfd123030
&ssm1_udma0->s2m.s2m_q[2].rdrhp = 0xfd123034
&ssm1_udma0->s2m.s2m_q[2].rdrtp_inc = 0xfd123038
&ssm1_udma0->s2m.s2m_q[2].rdrtp = 0xfd12303c
&ssm1_udma0->s2m.s2m_q[2].rdcp = 0xfd123040
&ssm1_udma0->s2m.s2m_q[2].rcrbp_low = 0xfd123044
&ssm1_udma0->s2m.s2m_q[2].rcrbp_high = 0xfd123048
&ssm1_udma0->s2m.s2m_q[2].rcrhp = 0xfd12304c
&ssm1_udma0->s2m.s2m_q[2].rcrhp_internal = 0xfd123050
&ssm1_udma0->s2m.s2m_q[2].comp_cfg = 0xfd123054
&ssm1_udma0->s2m.s2m_q[2].comp_cfg_2 = 0xfd123058
&ssm1_udma0->s2m.s2m_q[2].pkt_cfg = 0xfd12305c
&ssm1_udma0->s2m.s2m_q[2].qos_cfg = 0xfd123060
&ssm1_udma0->s2m.s2m_q[2].q_sw_ctrl = 0xfd123064
&ssm1_udma0->s2m.s2m_q[2].q_rx_pkt = 0xfd123068
&ssm1_udma0->s2m.s2m_q[3].desc_pref_cfg = 0xfd124000
&ssm1_udma0->s2m.s2m_q[3].cfg = 0xfd124020
&ssm1_udma0->s2m.s2m_q[3].status = 0xfd124024
&ssm1_udma0->s2m.s2m_q[3].rdrbp_low = 0xfd124028
&ssm1_udma0->s2m.s2m_q[3].rdrbp_high = 0xfd12402c
&ssm1_udma0->s2m.s2m_q[3].rdrl = 0xfd124030
&ssm1_udma0->s2m.s2m_q[3].rdrhp = 0xfd124034
&ssm1_udma0->s2m.s2m_q[3].rdrtp_inc = 0xfd124038
&ssm1_udma0->s2m.s2m_q[3].rdrtp = 0xfd12403c
&ssm1_udma0->s2m.s2m_q[3].rdcp = 0xfd124040
&ssm1_udma0->s2m.s2m_q[3].rcrbp_low = 0xfd124044
&ssm1_udma0->s2m.s2m_q[3].rcrbp_high = 0xfd124048
&ssm1_udma0->s2m.s2m_q[3].rcrhp = 0xfd12404c
&ssm1_udma0->s2m.s2m_q[3].rcrhp_internal = 0xfd124050
&ssm1_udma0->s2m.s2m_q[3].comp_cfg = 0xfd124054
&ssm1_udma0->s2m.s2m_q[3].comp_cfg_2 = 0xfd124058
&ssm1_udma0->s2m.s2m_q[3].pkt_cfg = 0xfd12405c
&ssm1_udma0->s2m.s2m_q[3].qos_cfg = 0xfd124060
&ssm1_udma0->s2m.s2m_q[3].q_sw_ctrl = 0xfd124064
&ssm1_udma0->s2m.s2m_q[3].q_rx_pkt = 0xfd124068
&ssm1_udma0->s2m.s2m_q[4].desc_pref_cfg = 0xfd125000
&ssm1_udma0->s2m.s2m_q[4].cfg = 0xfd125020
&ssm1_udma0->s2m.s2m_q[4].status = 0xfd125024
&ssm1_udma0->s2m.s2m_q[4].rdrbp_low = 0xfd125028
&ssm1_udma0->s2m.s2m_q[4].rdrbp_high = 0xfd12502c
&ssm1_udma0->s2m.s2m_q[4].rdrl = 0xfd125030
&ssm1_udma0->s2m.s2m_q[4].rdrhp = 0xfd125034
&ssm1_udma0->s2m.s2m_q[4].rdrtp_inc = 0xfd125038
&ssm1_udma0->s2m.s2m_q[4].rdrtp = 0xfd12503c
&ssm1_udma0->s2m.s2m_q[4].rdcp = 0xfd125040
&ssm1_udma0->s2m.s2m_q[4].rcrbp_low = 0xfd125044
&ssm1_udma0->s2m.s2m_q[4].rcrbp_high = 0xfd125048
&ssm1_udma0->s2m.s2m_q[4].rcrhp = 0xfd12504c
&ssm1_udma0->s2m.s2m_q[4].rcrhp_internal = 0xfd125050
&ssm1_udma0->s2m.s2m_q[4].comp_cfg = 0xfd125054
&ssm1_udma0->s2m.s2m_q[4].comp_cfg_2 = 0xfd125058
&ssm1_udma0->s2m.s2m_q[4].pkt_cfg = 0xfd12505c
&ssm1_udma0->s2m.s2m_q[4].qos_cfg = 0xfd125060
&ssm1_udma0->s2m.s2m_q[4].q_sw_ctrl = 0xfd125064
&ssm1_udma0->s2m.s2m_q[4].q_rx_pkt = 0xfd125068
&ssm1_udma0->s2m.s2m_q[5].desc_pref_cfg = 0xfd126000
&ssm1_udma0->s2m.s2m_q[5].cfg = 0xfd126020
&ssm1_udma0->s2m.s2m_q[5].status = 0xfd126024
&ssm1_udma0->s2m.s2m_q[5].rdrbp_low = 0xfd126028
&ssm1_udma0->s2m.s2m_q[5].rdrbp_high = 0xfd12602c
&ssm1_udma0->s2m.s2m_q[5].rdrl = 0xfd126030
&ssm1_udma0->s2m.s2m_q[5].rdrhp = 0xfd126034
&ssm1_udma0->s2m.s2m_q[5].rdrtp_inc = 0xfd126038
&ssm1_udma0->s2m.s2m_q[5].rdrtp = 0xfd12603c
&ssm1_udma0->s2m.s2m_q[5].rdcp = 0xfd126040
&ssm1_udma0->s2m.s2m_q[5].rcrbp_low = 0xfd126044
&ssm1_udma0->s2m.s2m_q[5].rcrbp_high = 0xfd126048
&ssm1_udma0->s2m.s2m_q[5].rcrhp = 0xfd12604c
&ssm1_udma0->s2m.s2m_q[5].rcrhp_internal = 0xfd126050
&ssm1_udma0->s2m.s2m_q[5].comp_cfg = 0xfd126054
&ssm1_udma0->s2m.s2m_q[5].comp_cfg_2 = 0xfd126058
&ssm1_udma0->s2m.s2m_q[5].pkt_cfg = 0xfd12605c
&ssm1_udma0->s2m.s2m_q[5].qos_cfg = 0xfd126060
&ssm1_udma0->s2m.s2m_q[5].q_sw_ctrl = 0xfd126064
&ssm1_udma0->s2m.s2m_q[5].q_rx_pkt = 0xfd126068
&ssm1_udma0->s2m.s2m_q[6].desc_pref_cfg = 0xfd127000
&ssm1_udma0->s2m.s2m_q[6].cfg = 0xfd127020
&ssm1_udma0->s2m.s2m_q[6].status = 0xfd127024
&ssm1_udma0->s2m.s2m_q[6].rdrbp_low = 0xfd127028
&ssm1_udma0->s2m.s2m_q[6].rdrbp_high = 0xfd12702c
&ssm1_udma0->s2m.s2m_q[6].rdrl = 0xfd127030
&ssm1_udma0->s2m.s2m_q[6].rdrhp = 0xfd127034
&ssm1_udma0->s2m.s2m_q[6].rdrtp_inc = 0xfd127038
&ssm1_udma0->s2m.s2m_q[6].rdrtp = 0xfd12703c
&ssm1_udma0->s2m.s2m_q[6].rdcp = 0xfd127040
&ssm1_udma0->s2m.s2m_q[6].rcrbp_low = 0xfd127044
&ssm1_udma0->s2m.s2m_q[6].rcrbp_high = 0xfd127048
&ssm1_udma0->s2m.s2m_q[6].rcrhp = 0xfd12704c
&ssm1_udma0->s2m.s2m_q[6].rcrhp_internal = 0xfd127050
&ssm1_udma0->s2m.s2m_q[6].comp_cfg = 0xfd127054
&ssm1_udma0->s2m.s2m_q[6].comp_cfg_2 = 0xfd127058
&ssm1_udma0->s2m.s2m_q[6].pkt_cfg = 0xfd12705c
&ssm1_udma0->s2m.s2m_q[6].qos_cfg = 0xfd127060
&ssm1_udma0->s2m.s2m_q[6].q_sw_ctrl = 0xfd127064
&ssm1_udma0->s2m.s2m_q[6].q_rx_pkt = 0xfd127068
&ssm1_udma0->s2m.s2m_q[7].desc_pref_cfg = 0xfd128000
&ssm1_udma0->s2m.s2m_q[7].cfg = 0xfd128020
&ssm1_udma0->s2m.s2m_q[7].status = 0xfd128024
&ssm1_udma0->s2m.s2m_q[7].rdrbp_low = 0xfd128028
&ssm1_udma0->s2m.s2m_q[7].rdrbp_high = 0xfd12802c
&ssm1_udma0->s2m.s2m_q[7].rdrl = 0xfd128030
&ssm1_udma0->s2m.s2m_q[7].rdrhp = 0xfd128034
&ssm1_udma0->s2m.s2m_q[7].rdrtp_inc = 0xfd128038
&ssm1_udma0->s2m.s2m_q[7].rdrtp = 0xfd12803c
&ssm1_udma0->s2m.s2m_q[7].rdcp = 0xfd128040
&ssm1_udma0->s2m.s2m_q[7].rcrbp_low = 0xfd128044
&ssm1_udma0->s2m.s2m_q[7].rcrbp_high = 0xfd128048
&ssm1_udma0->s2m.s2m_q[7].rcrhp = 0xfd12804c
&ssm1_udma0->s2m.s2m_q[7].rcrhp_internal = 0xfd128050
&ssm1_udma0->s2m.s2m_q[7].comp_cfg = 0xfd128054
&ssm1_udma0->s2m.s2m_q[7].comp_cfg_2 = 0xfd128058
&ssm1_udma0->s2m.s2m_q[7].pkt_cfg = 0xfd12805c
&ssm1_udma0->s2m.s2m_q[7].qos_cfg = 0xfd128060
&ssm1_udma0->s2m.s2m_q[7].q_sw_ctrl = 0xfd128064
&ssm1_udma0->s2m.s2m_q[7].q_rx_pkt = 0xfd128068
&ssm1_udma0->s2m.s2m_q[8].desc_pref_cfg = 0xfd129000
&ssm1_udma0->s2m.s2m_q[8].cfg = 0xfd129020
&ssm1_udma0->s2m.s2m_q[8].status = 0xfd129024
&ssm1_udma0->s2m.s2m_q[8].rdrbp_low = 0xfd129028
&ssm1_udma0->s2m.s2m_q[8].rdrbp_high = 0xfd12902c
&ssm1_udma0->s2m.s2m_q[8].rdrl = 0xfd129030
&ssm1_udma0->s2m.s2m_q[8].rdrhp = 0xfd129034
&ssm1_udma0->s2m.s2m_q[8].rdrtp_inc = 0xfd129038
&ssm1_udma0->s2m.s2m_q[8].rdrtp = 0xfd12903c
&ssm1_udma0->s2m.s2m_q[8].rdcp = 0xfd129040
&ssm1_udma0->s2m.s2m_q[8].rcrbp_low = 0xfd129044
&ssm1_udma0->s2m.s2m_q[8].rcrbp_high = 0xfd129048
&ssm1_udma0->s2m.s2m_q[8].rcrhp = 0xfd12904c
&ssm1_udma0->s2m.s2m_q[8].rcrhp_internal = 0xfd129050
&ssm1_udma0->s2m.s2m_q[8].comp_cfg = 0xfd129054
&ssm1_udma0->s2m.s2m_q[8].comp_cfg_2 = 0xfd129058
&ssm1_udma0->s2m.s2m_q[8].pkt_cfg = 0xfd12905c
&ssm1_udma0->s2m.s2m_q[8].qos_cfg = 0xfd129060
&ssm1_udma0->s2m.s2m_q[8].q_sw_ctrl = 0xfd129064
&ssm1_udma0->s2m.s2m_q[8].q_rx_pkt = 0xfd129068
&ssm1_udma0->s2m.s2m_q[9].desc_pref_cfg = 0xfd12a000
&ssm1_udma0->s2m.s2m_q[9].cfg = 0xfd12a020
&ssm1_udma0->s2m.s2m_q[9].status = 0xfd12a024
&ssm1_udma0->s2m.s2m_q[9].rdrbp_low = 0xfd12a028
&ssm1_udma0->s2m.s2m_q[9].rdrbp_high = 0xfd12a02c
&ssm1_udma0->s2m.s2m_q[9].rdrl = 0xfd12a030
&ssm1_udma0->s2m.s2m_q[9].rdrhp = 0xfd12a034
&ssm1_udma0->s2m.s2m_q[9].rdrtp_inc = 0xfd12a038
&ssm1_udma0->s2m.s2m_q[9].rdrtp = 0xfd12a03c
&ssm1_udma0->s2m.s2m_q[9].rdcp = 0xfd12a040
&ssm1_udma0->s2m.s2m_q[9].rcrbp_low = 0xfd12a044
&ssm1_udma0->s2m.s2m_q[9].rcrbp_high = 0xfd12a048
&ssm1_udma0->s2m.s2m_q[9].rcrhp = 0xfd12a04c
&ssm1_udma0->s2m.s2m_q[9].rcrhp_internal = 0xfd12a050
&ssm1_udma0->s2m.s2m_q[9].comp_cfg = 0xfd12a054
&ssm1_udma0->s2m.s2m_q[9].comp_cfg_2 = 0xfd12a058
&ssm1_udma0->s2m.s2m_q[9].pkt_cfg = 0xfd12a05c
&ssm1_udma0->s2m.s2m_q[9].qos_cfg = 0xfd12a060
&ssm1_udma0->s2m.s2m_q[9].q_sw_ctrl = 0xfd12a064
&ssm1_udma0->s2m.s2m_q[9].q_rx_pkt = 0xfd12a068
&ssm1_udma0->s2m.s2m_q[10].desc_pref_cfg = 0xfd12b000
&ssm1_udma0->s2m.s2m_q[10].cfg = 0xfd12b020
&ssm1_udma0->s2m.s2m_q[10].status = 0xfd12b024
&ssm1_udma0->s2m.s2m_q[10].rdrbp_low = 0xfd12b028
&ssm1_udma0->s2m.s2m_q[10].rdrbp_high = 0xfd12b02c
&ssm1_udma0->s2m.s2m_q[10].rdrl = 0xfd12b030
&ssm1_udma0->s2m.s2m_q[10].rdrhp = 0xfd12b034
&ssm1_udma0->s2m.s2m_q[10].rdrtp_inc = 0xfd12b038
&ssm1_udma0->s2m.s2m_q[10].rdrtp = 0xfd12b03c
&ssm1_udma0->s2m.s2m_q[10].rdcp = 0xfd12b040
&ssm1_udma0->s2m.s2m_q[10].rcrbp_low = 0xfd12b044
&ssm1_udma0->s2m.s2m_q[10].rcrbp_high = 0xfd12b048
&ssm1_udma0->s2m.s2m_q[10].rcrhp = 0xfd12b04c
&ssm1_udma0->s2m.s2m_q[10].rcrhp_internal = 0xfd12b050
&ssm1_udma0->s2m.s2m_q[10].comp_cfg = 0xfd12b054
&ssm1_udma0->s2m.s2m_q[10].comp_cfg_2 = 0xfd12b058
&ssm1_udma0->s2m.s2m_q[10].pkt_cfg = 0xfd12b05c
&ssm1_udma0->s2m.s2m_q[10].qos_cfg = 0xfd12b060
&ssm1_udma0->s2m.s2m_q[10].q_sw_ctrl = 0xfd12b064
&ssm1_udma0->s2m.s2m_q[10].q_rx_pkt = 0xfd12b068
&ssm1_udma0->s2m.s2m_q[11].desc_pref_cfg = 0xfd12c000
&ssm1_udma0->s2m.s2m_q[11].cfg = 0xfd12c020
&ssm1_udma0->s2m.s2m_q[11].status = 0xfd12c024
&ssm1_udma0->s2m.s2m_q[11].rdrbp_low = 0xfd12c028
&ssm1_udma0->s2m.s2m_q[11].rdrbp_high = 0xfd12c02c
&ssm1_udma0->s2m.s2m_q[11].rdrl = 0xfd12c030
&ssm1_udma0->s2m.s2m_q[11].rdrhp = 0xfd12c034
&ssm1_udma0->s2m.s2m_q[11].rdrtp_inc = 0xfd12c038
&ssm1_udma0->s2m.s2m_q[11].rdrtp = 0xfd12c03c
&ssm1_udma0->s2m.s2m_q[11].rdcp = 0xfd12c040
&ssm1_udma0->s2m.s2m_q[11].rcrbp_low = 0xfd12c044
&ssm1_udma0->s2m.s2m_q[11].rcrbp_high = 0xfd12c048
&ssm1_udma0->s2m.s2m_q[11].rcrhp = 0xfd12c04c
&ssm1_udma0->s2m.s2m_q[11].rcrhp_internal = 0xfd12c050
&ssm1_udma0->s2m.s2m_q[11].comp_cfg = 0xfd12c054
&ssm1_udma0->s2m.s2m_q[11].comp_cfg_2 = 0xfd12c058
&ssm1_udma0->s2m.s2m_q[11].pkt_cfg = 0xfd12c05c
&ssm1_udma0->s2m.s2m_q[11].qos_cfg = 0xfd12c060
&ssm1_udma0->s2m.s2m_q[11].q_sw_ctrl = 0xfd12c064
&ssm1_udma0->s2m.s2m_q[11].q_rx_pkt = 0xfd12c068
&ssm1_udma0->s2m.s2m_q[12].desc_pref_cfg = 0xfd12d000
&ssm1_udma0->s2m.s2m_q[12].cfg = 0xfd12d020
&ssm1_udma0->s2m.s2m_q[12].status = 0xfd12d024
&ssm1_udma0->s2m.s2m_q[12].rdrbp_low = 0xfd12d028
&ssm1_udma0->s2m.s2m_q[12].rdrbp_high = 0xfd12d02c
&ssm1_udma0->s2m.s2m_q[12].rdrl = 0xfd12d030
&ssm1_udma0->s2m.s2m_q[12].rdrhp = 0xfd12d034
&ssm1_udma0->s2m.s2m_q[12].rdrtp_inc = 0xfd12d038
&ssm1_udma0->s2m.s2m_q[12].rdrtp = 0xfd12d03c
&ssm1_udma0->s2m.s2m_q[12].rdcp = 0xfd12d040
&ssm1_udma0->s2m.s2m_q[12].rcrbp_low = 0xfd12d044
&ssm1_udma0->s2m.s2m_q[12].rcrbp_high = 0xfd12d048
&ssm1_udma0->s2m.s2m_q[12].rcrhp = 0xfd12d04c
&ssm1_udma0->s2m.s2m_q[12].rcrhp_internal = 0xfd12d050
&ssm1_udma0->s2m.s2m_q[12].comp_cfg = 0xfd12d054
&ssm1_udma0->s2m.s2m_q[12].comp_cfg_2 = 0xfd12d058
&ssm1_udma0->s2m.s2m_q[12].pkt_cfg = 0xfd12d05c
&ssm1_udma0->s2m.s2m_q[12].qos_cfg = 0xfd12d060
&ssm1_udma0->s2m.s2m_q[12].q_sw_ctrl = 0xfd12d064
&ssm1_udma0->s2m.s2m_q[12].q_rx_pkt = 0xfd12d068
&ssm1_udma0->s2m.s2m_q[13].desc_pref_cfg = 0xfd12e000
&ssm1_udma0->s2m.s2m_q[13].cfg = 0xfd12e020
&ssm1_udma0->s2m.s2m_q[13].status = 0xfd12e024
&ssm1_udma0->s2m.s2m_q[13].rdrbp_low = 0xfd12e028
&ssm1_udma0->s2m.s2m_q[13].rdrbp_high = 0xfd12e02c
&ssm1_udma0->s2m.s2m_q[13].rdrl = 0xfd12e030
&ssm1_udma0->s2m.s2m_q[13].rdrhp = 0xfd12e034
&ssm1_udma0->s2m.s2m_q[13].rdrtp_inc = 0xfd12e038
&ssm1_udma0->s2m.s2m_q[13].rdrtp = 0xfd12e03c
&ssm1_udma0->s2m.s2m_q[13].rdcp = 0xfd12e040
&ssm1_udma0->s2m.s2m_q[13].rcrbp_low = 0xfd12e044
&ssm1_udma0->s2m.s2m_q[13].rcrbp_high = 0xfd12e048
&ssm1_udma0->s2m.s2m_q[13].rcrhp = 0xfd12e04c
&ssm1_udma0->s2m.s2m_q[13].rcrhp_internal = 0xfd12e050
&ssm1_udma0->s2m.s2m_q[13].comp_cfg = 0xfd12e054
&ssm1_udma0->s2m.s2m_q[13].comp_cfg_2 = 0xfd12e058
&ssm1_udma0->s2m.s2m_q[13].pkt_cfg = 0xfd12e05c
&ssm1_udma0->s2m.s2m_q[13].qos_cfg = 0xfd12e060
&ssm1_udma0->s2m.s2m_q[13].q_sw_ctrl = 0xfd12e064
&ssm1_udma0->s2m.s2m_q[13].q_rx_pkt = 0xfd12e068
&ssm1_udma0->s2m.s2m_q[14].desc_pref_cfg = 0xfd12f000
&ssm1_udma0->s2m.s2m_q[14].cfg = 0xfd12f020
&ssm1_udma0->s2m.s2m_q[14].status = 0xfd12f024
&ssm1_udma0->s2m.s2m_q[14].rdrbp_low = 0xfd12f028
&ssm1_udma0->s2m.s2m_q[14].rdrbp_high = 0xfd12f02c
&ssm1_udma0->s2m.s2m_q[14].rdrl = 0xfd12f030
&ssm1_udma0->s2m.s2m_q[14].rdrhp = 0xfd12f034
&ssm1_udma0->s2m.s2m_q[14].rdrtp_inc = 0xfd12f038
&ssm1_udma0->s2m.s2m_q[14].rdrtp = 0xfd12f03c
&ssm1_udma0->s2m.s2m_q[14].rdcp = 0xfd12f040
&ssm1_udma0->s2m.s2m_q[14].rcrbp_low = 0xfd12f044
&ssm1_udma0->s2m.s2m_q[14].rcrbp_high = 0xfd12f048
&ssm1_udma0->s2m.s2m_q[14].rcrhp = 0xfd12f04c
&ssm1_udma0->s2m.s2m_q[14].rcrhp_internal = 0xfd12f050
&ssm1_udma0->s2m.s2m_q[14].comp_cfg = 0xfd12f054
&ssm1_udma0->s2m.s2m_q[14].comp_cfg_2 = 0xfd12f058
&ssm1_udma0->s2m.s2m_q[14].pkt_cfg = 0xfd12f05c
&ssm1_udma0->s2m.s2m_q[14].qos_cfg = 0xfd12f060
&ssm1_udma0->s2m.s2m_q[14].q_sw_ctrl = 0xfd12f064
&ssm1_udma0->s2m.s2m_q[14].q_rx_pkt = 0xfd12f068
&ssm1_udma0->s2m.s2m_q[15].desc_pref_cfg = 0xfd130000
&ssm1_udma0->s2m.s2m_q[15].cfg = 0xfd130020
&ssm1_udma0->s2m.s2m_q[15].status = 0xfd130024
&ssm1_udma0->s2m.s2m_q[15].rdrbp_low = 0xfd130028
&ssm1_udma0->s2m.s2m_q[15].rdrbp_high = 0xfd13002c
&ssm1_udma0->s2m.s2m_q[15].rdrl = 0xfd130030
&ssm1_udma0->s2m.s2m_q[15].rdrhp = 0xfd130034
&ssm1_udma0->s2m.s2m_q[15].rdrtp_inc = 0xfd130038
&ssm1_udma0->s2m.s2m_q[15].rdrtp = 0xfd13003c
&ssm1_udma0->s2m.s2m_q[15].rdcp = 0xfd130040
&ssm1_udma0->s2m.s2m_q[15].rcrbp_low = 0xfd130044
&ssm1_udma0->s2m.s2m_q[15].rcrbp_high = 0xfd130048
&ssm1_udma0->s2m.s2m_q[15].rcrhp = 0xfd13004c
&ssm1_udma0->s2m.s2m_q[15].rcrhp_internal = 0xfd130050
&ssm1_udma0->s2m.s2m_q[15].comp_cfg = 0xfd130054
&ssm1_udma0->s2m.s2m_q[15].comp_cfg_2 = 0xfd130058
&ssm1_udma0->s2m.s2m_q[15].pkt_cfg = 0xfd13005c
&ssm1_udma0->s2m.s2m_q[15].qos_cfg = 0xfd130060
&ssm1_udma0->s2m.s2m_q[15].q_sw_ctrl = 0xfd130064
&ssm1_udma0->s2m.s2m_q[15].q_rx_pkt = 0xfd130068
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_grp = 0xfd13a000
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_cause_set_grp = 0xfd13a008
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_grp = 0xfd13a010
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_mask_clear_grp = 0xfd13a018
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_status_grp = 0xfd13a020
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_control_grp = 0xfd13a028
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_abort_msk_grp = 0xfd13a030
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[0].int_log_msk_grp = 0xfd13a038
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_grp = 0xfd13a040
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_cause_set_grp = 0xfd13a048
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_grp = 0xfd13a050
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_mask_clear_grp = 0xfd13a058
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_status_grp = 0xfd13a060
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_control_grp = 0xfd13a068
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_abort_msk_grp = 0xfd13a070
&ssm1_udma0->gen.interrupt_regs.secondary_iofic_ctrl[1].int_log_msk_grp = 0xfd13a078
&ssm1_udma0->gen.dma_misc.int_cfg = 0xfd13a100
&ssm1_udma0->gen.dma_misc.revision = 0xfd13a104
&ssm1_udma0->gen.dma_misc.general_cfg_1 = 0xfd13a108
&ssm1_udma0->gen.dma_misc.general_cfg_2 = 0xfd13a10c
&ssm1_udma0->gen.dma_misc.general_cfg_3 = 0xfd13a110
&ssm1_udma0->gen.dma_misc.general_cfg_4 = 0xfd13a114
&ssm1_udma0->gen.dma_misc.general_cfg_5 = 0xfd13a118
&ssm1_udma0->gen.dma_misc.abort_ctl = 0xfd13a11c
&ssm1_udma0->gen.dma_misc.bw_bug_fixes = 0xfd13a120
&ssm1_udma0->gen.mailbox[0].interrupt = 0xfd13a200
&ssm1_udma0->gen.mailbox[0].msg_out = 0xfd13a204
&ssm1_udma0->gen.mailbox[0].msg_in = 0xfd13a208
&ssm1_udma0->gen.mailbox[1].interrupt = 0xfd13a240
&ssm1_udma0->gen.mailbox[1].msg_out = 0xfd13a244
&ssm1_udma0->gen.mailbox[1].msg_in = 0xfd13a248
&ssm1_udma0->gen.mailbox[2].interrupt = 0xfd13a280
&ssm1_udma0->gen.mailbox[2].msg_out = 0xfd13a284
&ssm1_udma0->gen.mailbox[2].msg_in = 0xfd13a288
&ssm1_udma0->gen.mailbox[3].interrupt = 0xfd13a2c0
&ssm1_udma0->gen.mailbox[3].msg_out = 0xfd13a2c4
&ssm1_udma0->gen.mailbox[3].msg_in = 0xfd13a2c8
&ssm1_udma0->gen.axi.cfg_1 = 0xfd13a300
&ssm1_udma0->gen.axi.cfg_2 = 0xfd13a304
&ssm1_udma0->gen.axi.endian_cfg = 0xfd13a308
&ssm1_udma0->gen.sram_ctrl[0].timing = 0xfd13a400
&ssm1_udma0->gen.sram_ctrl[1].timing = 0xfd13a404
&ssm1_udma0->gen.sram_ctrl[2].timing = 0xfd13a408
&ssm1_udma0->gen.sram_ctrl[3].timing = 0xfd13a40c
&ssm1_udma0->gen.sram_ctrl[4].timing = 0xfd13a410
&ssm1_udma0->gen.sram_ctrl[5].timing = 0xfd13a414
&ssm1_udma0->gen.sram_ctrl[6].timing = 0xfd13a418
&ssm1_udma0->gen.sram_ctrl[7].timing = 0xfd13a41c
&ssm1_udma0->gen.sram_ctrl[8].timing = 0xfd13a420
&ssm1_udma0->gen.sram_ctrl[9].timing = 0xfd13a424
&ssm1_udma0->gen.sram_ctrl[10].timing = 0xfd13a428
&ssm1_udma0->gen.sram_ctrl[11].timing = 0xfd13a42c
&ssm1_udma0->gen.sram_ctrl[12].timing = 0xfd13a430
&ssm1_udma0->gen.sram_ctrl[13].timing = 0xfd13a434
&ssm1_udma0->gen.sram_ctrl[14].timing = 0xfd13a438
&ssm1_udma0->gen.sram_ctrl[15].timing = 0xfd13a43c
&ssm1_udma0->gen.sram_ctrl[16].timing = 0xfd13a440
&ssm1_udma0->gen.sram_ctrl[17].timing = 0xfd13a444
&ssm1_udma0->gen.sram_ctrl[18].timing = 0xfd13a448
&ssm1_udma0->gen.sram_ctrl[19].timing = 0xfd13a44c
&ssm1_udma0->gen.sram_ctrl[20].timing = 0xfd13a450
&ssm1_udma0->gen.sram_ctrl[21].timing = 0xfd13a454
&ssm1_udma0->gen.sram_ctrl[22].timing = 0xfd13a458
&ssm1_udma0->gen.sram_ctrl[23].timing = 0xfd13a45c
&ssm1_udma0->gen.sram_ctrl[24].timing = 0xfd13a460
&ssm1_udma0->gen.tgtid.cfg_tgtid_0 = 0xfd13a500
&ssm1_udma0->gen.tgtid.cfg_tgtid_1 = 0xfd13a504
&ssm1_udma0->gen.tgtid.cfg_tgtid_2 = 0xfd13a508
&ssm1_udma0->gen.tgtid.cfg_tgtid_3 = 0xfd13a50c
&ssm1_udma0->gen.tgtid.cfg_tgtid_4 = 0xfd13a510
&ssm1_udma0->gen.tgtaddr[0].cfg_vm_ctrl = 0xfd13a600
&ssm1_udma0->gen.tgtaddr[0].cfg_tx_vm = 0xfd13a608
&ssm1_udma0->gen.tgtaddr[0].cfg_rx_vm = 0xfd13a60c
&ssm1_udma0->gen.tgtaddr[1].cfg_vm_ctrl = 0xfd13a610
&ssm1_udma0->gen.tgtaddr[1].cfg_tx_vm = 0xfd13a618
&ssm1_udma0->gen.tgtaddr[1].cfg_rx_vm = 0xfd13a61c
&ssm1_udma0->gen.tgtaddr[2].cfg_vm_ctrl = 0xfd13a620
&ssm1_udma0->gen.tgtaddr[2].cfg_tx_vm = 0xfd13a628
&ssm1_udma0->gen.tgtaddr[2].cfg_rx_vm = 0xfd13a62c
&ssm1_udma0->gen.tgtaddr[3].cfg_vm_ctrl = 0xfd13a630
&ssm1_udma0->gen.tgtaddr[3].cfg_tx_vm = 0xfd13a638
&ssm1_udma0->gen.tgtaddr[3].cfg_rx_vm = 0xfd13a63c
&ssm1_udma0->gen.tgtaddr[4].cfg_vm_ctrl = 0xfd13a640
&ssm1_udma0->gen.tgtaddr[4].cfg_tx_vm = 0xfd13a648
&ssm1_udma0->gen.tgtaddr[4].cfg_rx_vm = 0xfd13a64c
&ssm1_udma0->gen.tgtaddr[5].cfg_vm_ctrl = 0xfd13a650
&ssm1_udma0->gen.tgtaddr[5].cfg_tx_vm = 0xfd13a658
&ssm1_udma0->gen.tgtaddr[5].cfg_rx_vm = 0xfd13a65c
&ssm1_udma0->gen.tgtaddr[6].cfg_vm_ctrl = 0xfd13a660
&ssm1_udma0->gen.tgtaddr[6].cfg_tx_vm = 0xfd13a668
&ssm1_udma0->gen.tgtaddr[6].cfg_rx_vm = 0xfd13a66c
&ssm1_udma0->gen.tgtaddr[7].cfg_vm_ctrl = 0xfd13a670
&ssm1_udma0->gen.tgtaddr[7].cfg_tx_vm = 0xfd13a678
&ssm1_udma0->gen.tgtaddr[7].cfg_rx_vm = 0xfd13a67c
&ssm1_udma0->gen.tgtaddr[8].cfg_vm_ctrl = 0xfd13a680
&ssm1_udma0->gen.tgtaddr[8].cfg_tx_vm = 0xfd13a688
&ssm1_udma0->gen.tgtaddr[8].cfg_rx_vm = 0xfd13a68c
&ssm1_udma0->gen.tgtaddr[9].cfg_vm_ctrl = 0xfd13a690
&ssm1_udma0->gen.tgtaddr[9].cfg_tx_vm = 0xfd13a698
&ssm1_udma0->gen.tgtaddr[9].cfg_rx_vm = 0xfd13a69c
&ssm1_udma0->gen.tgtaddr[10].cfg_vm_ctrl = 0xfd13a6a0
&ssm1_udma0->gen.tgtaddr[10].cfg_tx_vm = 0xfd13a6a8
&ssm1_udma0->gen.tgtaddr[10].cfg_rx_vm = 0xfd13a6ac
&ssm1_udma0->gen.tgtaddr[11].cfg_vm_ctrl = 0xfd13a6b0
&ssm1_udma0->gen.tgtaddr[11].cfg_tx_vm = 0xfd13a6b8
&ssm1_udma0->gen.tgtaddr[11].cfg_rx_vm = 0xfd13a6bc
&ssm1_udma0->gen.tgtaddr[12].cfg_vm_ctrl = 0xfd13a6c0
&ssm1_udma0->gen.tgtaddr[12].cfg_tx_vm = 0xfd13a6c8
&ssm1_udma0->gen.tgtaddr[12].cfg_rx_vm = 0xfd13a6cc
&ssm1_udma0->gen.tgtaddr[13].cfg_vm_ctrl = 0xfd13a6d0
&ssm1_udma0->gen.tgtaddr[13].cfg_tx_vm = 0xfd13a6d8
&ssm1_udma0->gen.tgtaddr[13].cfg_rx_vm = 0xfd13a6dc
&ssm1_udma0->gen.tgtaddr[14].cfg_vm_ctrl = 0xfd13a6e0
&ssm1_udma0->gen.tgtaddr[14].cfg_tx_vm = 0xfd13a6e8
&ssm1_udma0->gen.tgtaddr[14].cfg_rx_vm = 0xfd13a6ec
&ssm1_udma0->gen.tgtaddr[15].cfg_vm_ctrl = 0xfd13a6f0
&ssm1_udma0->gen.tgtaddr[15].cfg_tx_vm = 0xfd13a6f8
&ssm1_udma0->gen.tgtaddr[15].cfg_rx_vm = 0xfd13a6fc
&ssm1_udma0->gen.axi_outstanding_cnt[0].tx_desc_read = 0xfd13a700
&ssm1_udma0->gen.axi_outstanding_cnt[0].tx_data_read = 0xfd13a704
&ssm1_udma0->gen.axi_outstanding_cnt[0].tx_cmpl_write = 0xfd13a708
&ssm1_udma0->gen.axi_outstanding_cnt[0].rx_desc_read = 0xfd13a70c
&ssm1_udma0->gen.axi_outstanding_cnt[0].rx_data_write = 0xfd13a710
&ssm1_udma0->gen.axi_outstanding_cnt[0].rx_cmpl_write = 0xfd13a714
&ssm1_udma0->gen.axi_outstanding_cnt[0].rst_counters = 0xfd13a718
&ssm1_udma0->gen.axi_outstanding_cnt[1].tx_desc_read = 0xfd13a71c
&ssm1_udma0->gen.axi_outstanding_cnt[1].tx_data_read = 0xfd13a720
&ssm1_udma0->gen.axi_outstanding_cnt[1].tx_cmpl_write = 0xfd13a724
&ssm1_udma0->gen.axi_outstanding_cnt[1].rx_desc_read = 0xfd13a728
&ssm1_udma0->gen.axi_outstanding_cnt[1].rx_data_write = 0xfd13a72c
&ssm1_udma0->gen.axi_outstanding_cnt[1].rx_cmpl_write = 0xfd13a730
&ssm1_udma0->gen.axi_outstanding_cnt[1].rst_counters = 0xfd13a734
&ssm1_udma0->gen.axi_outstanding_cnt[2].tx_desc_read = 0xfd13a738
&ssm1_udma0->gen.axi_outstanding_cnt[2].tx_data_read = 0xfd13a73c
&ssm1_udma0->gen.axi_outstanding_cnt[2].tx_cmpl_write = 0xfd13a740
&ssm1_udma0->gen.axi_outstanding_cnt[2].rx_desc_read = 0xfd13a744
&ssm1_udma0->gen.axi_outstanding_cnt[2].rx_data_write = 0xfd13a748
&ssm1_udma0->gen.axi_outstanding_cnt[2].rx_cmpl_write = 0xfd13a74c
&ssm1_udma0->gen.axi_outstanding_cnt[2].rst_counters = 0xfd13a750
&ssm1_udma0->gen.axi_outstanding_cnt[3].tx_desc_read = 0xfd13a754
&ssm1_udma0->gen.axi_outstanding_cnt[3].tx_data_read = 0xfd13a758
&ssm1_udma0->gen.axi_outstanding_cnt[3].tx_cmpl_write = 0xfd13a75c
&ssm1_udma0->gen.axi_outstanding_cnt[3].rx_desc_read = 0xfd13a760
&ssm1_udma0->gen.axi_outstanding_cnt[3].rx_data_write = 0xfd13a764
&ssm1_udma0->gen.axi_outstanding_cnt[3].rx_cmpl_write = 0xfd13a768
&ssm1_udma0->gen.axi_outstanding_cnt[3].rst_counters = 0xfd13a76c
&ssm1_udma0->gen.axi_outstanding_cnt[4].tx_desc_read = 0xfd13a770
&ssm1_udma0->gen.axi_outstanding_cnt[4].tx_data_read = 0xfd13a774
&ssm1_udma0->gen.axi_outstanding_cnt[4].tx_cmpl_write = 0xfd13a778
&ssm1_udma0->gen.axi_outstanding_cnt[4].rx_desc_read = 0xfd13a77c
&ssm1_udma0->gen.axi_outstanding_cnt[4].rx_data_write = 0xfd13a780
&ssm1_udma0->gen.axi_outstanding_cnt[4].rx_cmpl_write = 0xfd13a784
&ssm1_udma0->gen.axi_outstanding_cnt[4].rst_counters = 0xfd13a788
&ssm1_udma0->gen.axi_outstanding_cnt[5].tx_desc_read = 0xfd13a78c
&ssm1_udma0->gen.axi_outstanding_cnt[5].tx_data_read = 0xfd13a790
&ssm1_udma0->gen.axi_outstanding_cnt[5].tx_cmpl_write = 0xfd13a794
&ssm1_udma0->gen.axi_outstanding_cnt[5].rx_desc_read = 0xfd13a798
&ssm1_udma0->gen.axi_outstanding_cnt[5].rx_data_write = 0xfd13a79c
&ssm1_udma0->gen.axi_outstanding_cnt[5].rx_cmpl_write = 0xfd13a7a0
&ssm1_udma0->gen.axi_outstanding_cnt[5].rst_counters = 0xfd13a7a4
&ssm1_udma0->gen.axi_outstanding_cnt[6].tx_desc_read = 0xfd13a7a8
&ssm1_udma0->gen.axi_outstanding_cnt[6].tx_data_read = 0xfd13a7ac
&ssm1_udma0->gen.axi_outstanding_cnt[6].tx_cmpl_write = 0xfd13a7b0
&ssm1_udma0->gen.axi_outstanding_cnt[6].rx_desc_read = 0xfd13a7b4
&ssm1_udma0->gen.axi_outstanding_cnt[6].rx_data_write = 0xfd13a7b8
&ssm1_udma0->gen.axi_outstanding_cnt[6].rx_cmpl_write = 0xfd13a7bc
&ssm1_udma0->gen.axi_outstanding_cnt[6].rst_counters = 0xfd13a7c0
&ssm1_udma0->gen.axi_outstanding_cnt[7].tx_desc_read = 0xfd13a7c4
&ssm1_udma0->gen.axi_outstanding_cnt[7].tx_data_read = 0xfd13a7c8
&ssm1_udma0->gen.axi_outstanding_cnt[7].tx_cmpl_write = 0xfd13a7cc
&ssm1_udma0->gen.axi_outstanding_cnt[7].rx_desc_read = 0xfd13a7d0
&ssm1_udma0->gen.axi_outstanding_cnt[7].rx_data_write = 0xfd13a7d4
&ssm1_udma0->gen.axi_outstanding_cnt[7].rx_cmpl_write = 0xfd13a7d8
&ssm1_udma0->gen.axi_outstanding_cnt[7].rst_counters = 0xfd13a7dc
&ssm1_udma0->gen.axi_outstanding_cnt[8].tx_desc_read = 0xfd13a7e0
&ssm1_udma0->gen.axi_outstanding_cnt[8].tx_data_read = 0xfd13a7e4
&ssm1_udma0->gen.axi_outstanding_cnt[8].tx_cmpl_write = 0xfd13a7e8
&ssm1_udma0->gen.axi_outstanding_cnt[8].rx_desc_read = 0xfd13a7ec
&ssm1_udma0->gen.axi_outstanding_cnt[8].rx_data_write = 0xfd13a7f0
&ssm1_udma0->gen.axi_outstanding_cnt[8].rx_cmpl_write = 0xfd13a7f4
&ssm1_udma0->gen.axi_outstanding_cnt[8].rst_counters = 0xfd13a7f8
&ssm1_udma0->gen.axi_outstanding_cnt[9].tx_desc_read = 0xfd13a7fc
&ssm1_udma0->gen.axi_outstanding_cnt[9].tx_data_read = 0xfd13a800
&ssm1_udma0->gen.axi_outstanding_cnt[9].tx_cmpl_write = 0xfd13a804
&ssm1_udma0->gen.axi_outstanding_cnt[9].rx_desc_read = 0xfd13a808
&ssm1_udma0->gen.axi_outstanding_cnt[9].rx_data_write = 0xfd13a80c
&ssm1_udma0->gen.axi_outstanding_cnt[9].rx_cmpl_write = 0xfd13a810
&ssm1_udma0->gen.axi_outstanding_cnt[9].rst_counters = 0xfd13a814
&ssm1_udma0->gen.axi_outstanding_cnt[10].tx_desc_read = 0xfd13a818
&ssm1_udma0->gen.axi_outstanding_cnt[10].tx_data_read = 0xfd13a81c
&ssm1_udma0->gen.axi_outstanding_cnt[10].tx_cmpl_write = 0xfd13a820
&ssm1_udma0->gen.axi_outstanding_cnt[10].rx_desc_read = 0xfd13a824
&ssm1_udma0->gen.axi_outstanding_cnt[10].rx_data_write = 0xfd13a828
&ssm1_udma0->gen.axi_outstanding_cnt[10].rx_cmpl_write = 0xfd13a82c
&ssm1_udma0->gen.axi_outstanding_cnt[10].rst_counters = 0xfd13a830
&ssm1_udma0->gen.axi_outstanding_cnt[11].tx_desc_read = 0xfd13a834
&ssm1_udma0->gen.axi_outstanding_cnt[11].tx_data_read = 0xfd13a838
&ssm1_udma0->gen.axi_outstanding_cnt[11].tx_cmpl_write = 0xfd13a83c
&ssm1_udma0->gen.axi_outstanding_cnt[11].rx_desc_read = 0xfd13a840
&ssm1_udma0->gen.axi_outstanding_cnt[11].rx_data_write = 0xfd13a844
&ssm1_udma0->gen.axi_outstanding_cnt[11].rx_cmpl_write = 0xfd13a848
&ssm1_udma0->gen.axi_outstanding_cnt[11].rst_counters = 0xfd13a84c
&ssm1_udma0->gen.axi_outstanding_cnt[12].tx_desc_read = 0xfd13a850
&ssm1_udma0->gen.axi_outstanding_cnt[12].tx_data_read = 0xfd13a854
&ssm1_udma0->gen.axi_outstanding_cnt[12].tx_cmpl_write = 0xfd13a858
&ssm1_udma0->gen.axi_outstanding_cnt[12].rx_desc_read = 0xfd13a85c
&ssm1_udma0->gen.axi_outstanding_cnt[12].rx_data_write = 0xfd13a860
&ssm1_udma0->gen.axi_outstanding_cnt[12].rx_cmpl_write = 0xfd13a864
&ssm1_udma0->gen.axi_outstanding_cnt[12].rst_counters = 0xfd13a868
&ssm1_udma0->gen.axi_outstanding_cnt[13].tx_desc_read = 0xfd13a86c
&ssm1_udma0->gen.axi_outstanding_cnt[13].tx_data_read = 0xfd13a870
&ssm1_udma0->gen.axi_outstanding_cnt[13].tx_cmpl_write = 0xfd13a874
&ssm1_udma0->gen.axi_outstanding_cnt[13].rx_desc_read = 0xfd13a878
&ssm1_udma0->gen.axi_outstanding_cnt[13].rx_data_write = 0xfd13a87c
&ssm1_udma0->gen.axi_outstanding_cnt[13].rx_cmpl_write = 0xfd13a880
&ssm1_udma0->gen.axi_outstanding_cnt[13].rst_counters = 0xfd13a884
&ssm1_udma0->gen.axi_outstanding_cnt[14].tx_desc_read = 0xfd13a888
&ssm1_udma0->gen.axi_outstanding_cnt[14].tx_data_read = 0xfd13a88c
&ssm1_udma0->gen.axi_outstanding_cnt[14].tx_cmpl_write = 0xfd13a890
&ssm1_udma0->gen.axi_outstanding_cnt[14].rx_desc_read = 0xfd13a894
&ssm1_udma0->gen.axi_outstanding_cnt[14].rx_data_write = 0xfd13a898
&ssm1_udma0->gen.axi_outstanding_cnt[14].rx_cmpl_write = 0xfd13a89c
&ssm1_udma0->gen.axi_outstanding_cnt[14].rst_counters = 0xfd13a8a0
&ssm1_udma0->gen.axi_outstanding_cnt[15].tx_desc_read = 0xfd13a8a4
&ssm1_udma0->gen.axi_outstanding_cnt[15].tx_data_read = 0xfd13a8a8
&ssm1_udma0->gen.axi_outstanding_cnt[15].tx_cmpl_write = 0xfd13a8ac
&ssm1_udma0->gen.axi_outstanding_cnt[15].rx_desc_read = 0xfd13a8b0
&ssm1_udma0->gen.axi_outstanding_cnt[15].rx_data_write = 0xfd13a8b4
&ssm1_udma0->gen.axi_outstanding_cnt[15].rx_cmpl_write = 0xfd13a8b8
&ssm1_udma0->gen.axi_outstanding_cnt[15].rst_counters = 0xfd13a8bc
&ssm1_udma0->gen.axi_error_detection_table[0].addr0 = 0xfd13a900
&ssm1_udma0->gen.axi_error_detection_table[0].addr1 = 0xfd13a904
&ssm1_udma0->gen.axi_error_detection_table[0].addr2 = 0xfd13a908
&ssm1_udma0->gen.axi_error_detection_table[0].addr3 = 0xfd13a90c
&ssm1_udma0->gen.axi_error_detection_table[0].addr4 = 0xfd13a910
&ssm1_udma0->gen.axi_error_detection_table[0].addr5 = 0xfd13a914
&ssm1_udma0->gen.axi_error_detection_table[0].addr6 = 0xfd13a918
&ssm1_udma0->gen.axi_error_detection_table[0].addr7 = 0xfd13a91c
&ssm1_udma0->gen.axi_error_detection_table[0].addr8 = 0xfd13a920
&ssm1_udma0->gen.axi_error_detection_table[0].addr9 = 0xfd13a924
&ssm1_udma0->gen.axi_error_detection_table[0].addr10 = 0xfd13a928
&ssm1_udma0->gen.axi_error_detection_table[0].addr11 = 0xfd13a92c
&ssm1_udma0->gen.axi_error_detection_table[0].addr12 = 0xfd13a930
&ssm1_udma0->gen.axi_error_detection_table[0].addr13 = 0xfd13a934
&ssm1_udma0->gen.axi_error_detection_table[0].addr14 = 0xfd13a938
&ssm1_udma0->gen.axi_error_detection_table[0].addr15 = 0xfd13a93c
&ssm1_udma0->gen.axi_error_detection_table[1].addr0 = 0xfd13a940
&ssm1_udma0->gen.axi_error_detection_table[1].addr1 = 0xfd13a944
&ssm1_udma0->gen.axi_error_detection_table[1].addr2 = 0xfd13a948
&ssm1_udma0->gen.axi_error_detection_table[1].addr3 = 0xfd13a94c
&ssm1_udma0->gen.axi_error_detection_table[1].addr4 = 0xfd13a950
&ssm1_udma0->gen.axi_error_detection_table[1].addr5 = 0xfd13a954
&ssm1_udma0->gen.axi_error_detection_table[1].addr6 = 0xfd13a958
&ssm1_udma0->gen.axi_error_detection_table[1].addr7 = 0xfd13a95c
&ssm1_udma0->gen.axi_error_detection_table[1].addr8 = 0xfd13a960
&ssm1_udma0->gen.axi_error_detection_table[1].addr9 = 0xfd13a964
&ssm1_udma0->gen.axi_error_detection_table[1].addr10 = 0xfd13a968
&ssm1_udma0->gen.axi_error_detection_table[1].addr11 = 0xfd13a96c
&ssm1_udma0->gen.axi_error_detection_table[1].addr12 = 0xfd13a970
&ssm1_udma0->gen.axi_error_detection_table[1].addr13 = 0xfd13a974
&ssm1_udma0->gen.axi_error_detection_table[1].addr14 = 0xfd13a978
&ssm1_udma0->gen.axi_error_detection_table[1].addr15 = 0xfd13a97c
&ssm1_udma0->gen.axi_error_detection_table[2].addr0 = 0xfd13a980
&ssm1_udma0->gen.axi_error_detection_table[2].addr1 = 0xfd13a984
&ssm1_udma0->gen.axi_error_detection_table[2].addr2 = 0xfd13a988
&ssm1_udma0->gen.axi_error_detection_table[2].addr3 = 0xfd13a98c
&ssm1_udma0->gen.axi_error_detection_table[2].addr4 = 0xfd13a990
&ssm1_udma0->gen.axi_error_detection_table[2].addr5 = 0xfd13a994
&ssm1_udma0->gen.axi_error_detection_table[2].addr6 = 0xfd13a998
&ssm1_udma0->gen.axi_error_detection_table[2].addr7 = 0xfd13a99c
&ssm1_udma0->gen.axi_error_detection_table[2].addr8 = 0xfd13a9a0
&ssm1_udma0->gen.axi_error_detection_table[2].addr9 = 0xfd13a9a4
&ssm1_udma0->gen.axi_error_detection_table[2].addr10 = 0xfd13a9a8
&ssm1_udma0->gen.axi_error_detection_table[2].addr11 = 0xfd13a9ac
&ssm1_udma0->gen.axi_error_detection_table[2].addr12 = 0xfd13a9b0
&ssm1_udma0->gen.axi_error_detection_table[2].addr13 = 0xfd13a9b4
&ssm1_udma0->gen.axi_error_detection_table[2].addr14 = 0xfd13a9b8
&ssm1_udma0->gen.axi_error_detection_table[2].addr15 = 0xfd13a9bc
&ssm1_udma0->gen.axi_error_detection_table[3].addr0 = 0xfd13a9c0
&ssm1_udma0->gen.axi_error_detection_table[3].addr1 = 0xfd13a9c4
&ssm1_udma0->gen.axi_error_detection_table[3].addr2 = 0xfd13a9c8
&ssm1_udma0->gen.axi_error_detection_table[3].addr3 = 0xfd13a9cc
&ssm1_udma0->gen.axi_error_detection_table[3].addr4 = 0xfd13a9d0
&ssm1_udma0->gen.axi_error_detection_table[3].addr5 = 0xfd13a9d4
&ssm1_udma0->gen.axi_error_detection_table[3].addr6 = 0xfd13a9d8
&ssm1_udma0->gen.axi_error_detection_table[3].addr7 = 0xfd13a9dc
&ssm1_udma0->gen.axi_error_detection_table[3].addr8 = 0xfd13a9e0
&ssm1_udma0->gen.axi_error_detection_table[3].addr9 = 0xfd13a9e4
&ssm1_udma0->gen.axi_error_detection_table[3].addr10 = 0xfd13a9e8
&ssm1_udma0->gen.axi_error_detection_table[3].addr11 = 0xfd13a9ec
&ssm1_udma0->gen.axi_error_detection_table[3].addr12 = 0xfd13a9f0
&ssm1_udma0->gen.axi_error_detection_table[3].addr13 = 0xfd13a9f4
&ssm1_udma0->gen.axi_error_detection_table[3].addr14 = 0xfd13a9f8
&ssm1_udma0->gen.axi_error_detection_table[3].addr15 = 0xfd13a9fc
&ssm1_udma0->gen.axi_error_detection_table[4].addr0 = 0xfd13aa00
&ssm1_udma0->gen.axi_error_detection_table[4].addr1 = 0xfd13aa04
&ssm1_udma0->gen.axi_error_detection_table[4].addr2 = 0xfd13aa08
&ssm1_udma0->gen.axi_error_detection_table[4].addr3 = 0xfd13aa0c
&ssm1_udma0->gen.axi_error_detection_table[4].addr4 = 0xfd13aa10
&ssm1_udma0->gen.axi_error_detection_table[4].addr5 = 0xfd13aa14
&ssm1_udma0->gen.axi_error_detection_table[4].addr6 = 0xfd13aa18
&ssm1_udma0->gen.axi_error_detection_table[4].addr7 = 0xfd13aa1c
&ssm1_udma0->gen.axi_error_detection_table[4].addr8 = 0xfd13aa20
&ssm1_udma0->gen.axi_error_detection_table[4].addr9 = 0xfd13aa24
&ssm1_udma0->gen.axi_error_detection_table[4].addr10 = 0xfd13aa28
&ssm1_udma0->gen.axi_error_detection_table[4].addr11 = 0xfd13aa2c
&ssm1_udma0->gen.axi_error_detection_table[4].addr12 = 0xfd13aa30
&ssm1_udma0->gen.axi_error_detection_table[4].addr13 = 0xfd13aa34
&ssm1_udma0->gen.axi_error_detection_table[4].addr14 = 0xfd13aa38
&ssm1_udma0->gen.axi_error_detection_table[4].addr15 = 0xfd13aa3c
&ssm1_udma0->gen.axi_error_detection_table[5].addr0 = 0xfd13aa40
&ssm1_udma0->gen.axi_error_detection_table[5].addr1 = 0xfd13aa44
&ssm1_udma0->gen.axi_error_detection_table[5].addr2 = 0xfd13aa48
&ssm1_udma0->gen.axi_error_detection_table[5].addr3 = 0xfd13aa4c
&ssm1_udma0->gen.axi_error_detection_table[5].addr4 = 0xfd13aa50
&ssm1_udma0->gen.axi_error_detection_table[5].addr5 = 0xfd13aa54
&ssm1_udma0->gen.axi_error_detection_table[5].addr6 = 0xfd13aa58
&ssm1_udma0->gen.axi_error_detection_table[5].addr7 = 0xfd13aa5c
&ssm1_udma0->gen.axi_error_detection_table[5].addr8 = 0xfd13aa60
&ssm1_udma0->gen.axi_error_detection_table[5].addr9 = 0xfd13aa64
&ssm1_udma0->gen.axi_error_detection_table[5].addr10 = 0xfd13aa68
&ssm1_udma0->gen.axi_error_detection_table[5].addr11 = 0xfd13aa6c
&ssm1_udma0->gen.axi_error_detection_table[5].addr12 = 0xfd13aa70
&ssm1_udma0->gen.axi_error_detection_table[5].addr13 = 0xfd13aa74
&ssm1_udma0->gen.axi_error_detection_table[5].addr14 = 0xfd13aa78
&ssm1_udma0->gen.axi_error_detection_table[5].addr15 = 0xfd13aa7c
&ssm1_udma0->gen.axi_error_detection_table[6].addr0 = 0xfd13aa80
&ssm1_udma0->gen.axi_error_detection_table[6].addr1 = 0xfd13aa84
&ssm1_udma0->gen.axi_error_detection_table[6].addr2 = 0xfd13aa88
&ssm1_udma0->gen.axi_error_detection_table[6].addr3 = 0xfd13aa8c
&ssm1_udma0->gen.axi_error_detection_table[6].addr4 = 0xfd13aa90
&ssm1_udma0->gen.axi_error_detection_table[6].addr5 = 0xfd13aa94
&ssm1_udma0->gen.axi_error_detection_table[6].addr6 = 0xfd13aa98
&ssm1_udma0->gen.axi_error_detection_table[6].addr7 = 0xfd13aa9c
&ssm1_udma0->gen.axi_error_detection_table[6].addr8 = 0xfd13aaa0
&ssm1_udma0->gen.axi_error_detection_table[6].addr9 = 0xfd13aaa4
&ssm1_udma0->gen.axi_error_detection_table[6].addr10 = 0xfd13aaa8
&ssm1_udma0->gen.axi_error_detection_table[6].addr11 = 0xfd13aaac
&ssm1_udma0->gen.axi_error_detection_table[6].addr12 = 0xfd13aab0
&ssm1_udma0->gen.axi_error_detection_table[6].addr13 = 0xfd13aab4
&ssm1_udma0->gen.axi_error_detection_table[6].addr14 = 0xfd13aab8
&ssm1_udma0->gen.axi_error_detection_table[6].addr15 = 0xfd13aabc
&ssm1_udma0->gen.axi_error_control[0].table_addr = 0xfd13ab00
&ssm1_udma0->gen.axi_error_control[0].table_data = 0xfd13ab04
&ssm1_udma0->gen.axi_error_control[1].table_addr = 0xfd13ab08
&ssm1_udma0->gen.axi_error_control[1].table_data = 0xfd13ab0c
&ssm1_udma0->gen.axi_error_control[2].table_addr = 0xfd13ab10
&ssm1_udma0->gen.axi_error_control[2].table_data = 0xfd13ab14
&ssm1_udma0->gen.axi_error_control[3].table_addr = 0xfd13ab18
&ssm1_udma0->gen.axi_error_control[3].table_data = 0xfd13ab1c
&ssm1_udma0->gen.axi_error_control[4].table_addr = 0xfd13ab20
&ssm1_udma0->gen.axi_error_control[4].table_data = 0xfd13ab24
&ssm1_udma0->gen.axi_error_control[5].table_addr = 0xfd13ab28
&ssm1_udma0->gen.axi_error_control[5].table_data = 0xfd13ab2c
&ssm1_udma0->gen.axi_error_control[6].table_addr = 0xfd13ab30
&ssm1_udma0->gen.axi_error_control[6].table_data = 0xfd13ab34
&ssm1_udma0->gen.axi_queue[0].state_request = 0xfd13ac00
&ssm1_udma0->gen.axi_queue[0].error_status = 0xfd13ac04
&ssm1_udma0->gen.axi_queue[0].cfg = 0xfd13ac08
&ssm1_udma0->gen.axi_queue[1].state_request = 0xfd13ac0c
&ssm1_udma0->gen.axi_queue[1].error_status = 0xfd13ac10
&ssm1_udma0->gen.axi_queue[1].cfg = 0xfd13ac14
&ssm1_udma0->gen.axi_queue[2].state_request = 0xfd13ac18
&ssm1_udma0->gen.axi_queue[2].error_status = 0xfd13ac1c
&ssm1_udma0->gen.axi_queue[2].cfg = 0xfd13ac20
&ssm1_udma0->gen.axi_queue[3].state_request = 0xfd13ac24
&ssm1_udma0->gen.axi_queue[3].error_status = 0xfd13ac28
&ssm1_udma0->gen.axi_queue[3].cfg = 0xfd13ac2c
&ssm1_udma0->gen.axi_queue[4].state_request = 0xfd13ac30
&ssm1_udma0->gen.axi_queue[4].error_status = 0xfd13ac34
&ssm1_udma0->gen.axi_queue[4].cfg = 0xfd13ac38
&ssm1_udma0->gen.axi_queue[5].state_request = 0xfd13ac3c
&ssm1_udma0->gen.axi_queue[5].error_status = 0xfd13ac40
&ssm1_udma0->gen.axi_queue[5].cfg = 0xfd13ac44
&ssm1_udma0->gen.axi_queue[6].state_request = 0xfd13ac48
&ssm1_udma0->gen.axi_queue[6].error_status = 0xfd13ac4c
&ssm1_udma0->gen.axi_queue[6].cfg = 0xfd13ac50
&ssm1_udma0->gen.axi_queue[7].state_request = 0xfd13ac54
&ssm1_udma0->gen.axi_queue[7].error_status = 0xfd13ac58
&ssm1_udma0->gen.axi_queue[7].cfg = 0xfd13ac5c
&ssm1_udma0->gen.axi_queue[8].state_request = 0xfd13ac60
&ssm1_udma0->gen.axi_queue[8].error_status = 0xfd13ac64
&ssm1_udma0->gen.axi_queue[8].cfg = 0xfd13ac68
&ssm1_udma0->gen.axi_queue[9].state_request = 0xfd13ac6c
&ssm1_udma0->gen.axi_queue[9].error_status = 0xfd13ac70
&ssm1_udma0->gen.axi_queue[9].cfg = 0xfd13ac74
&ssm1_udma0->gen.axi_queue[10].state_request = 0xfd13ac78
&ssm1_udma0->gen.axi_queue[10].error_status = 0xfd13ac7c
&ssm1_udma0->gen.axi_queue[10].cfg = 0xfd13ac80
&ssm1_udma0->gen.axi_queue[11].state_request = 0xfd13ac84
&ssm1_udma0->gen.axi_queue[11].error_status = 0xfd13ac88
&ssm1_udma0->gen.axi_queue[11].cfg = 0xfd13ac8c
&ssm1_udma0->gen.axi_queue[12].state_request = 0xfd13ac90
&ssm1_udma0->gen.axi_queue[12].error_status = 0xfd13ac94
&ssm1_udma0->gen.axi_queue[12].cfg = 0xfd13ac98
&ssm1_udma0->gen.axi_queue[13].state_request = 0xfd13ac9c
&ssm1_udma0->gen.axi_queue[13].error_status = 0xfd13aca0
&ssm1_udma0->gen.axi_queue[13].cfg = 0xfd13aca4
&ssm1_udma0->gen.axi_queue[14].state_request = 0xfd13aca8
&ssm1_udma0->gen.axi_queue[14].error_status = 0xfd13acac
&ssm1_udma0->gen.axi_queue[14].cfg = 0xfd13acb0
&ssm1_udma0->gen.axi_queue[15].state_request = 0xfd13acb4
&ssm1_udma0->gen.axi_queue[15].error_status = 0xfd13acb8
&ssm1_udma0->gen.axi_queue[15].cfg = 0xfd13acbc
&ssm1_udma0->gen.iofic_base_m2s_desc_rd = 0xfd13ad00
&ssm1_udma0->gen.iofic_base_m2s_data_rd = 0xfd13ae00
&ssm1_udma0->gen.iofic_base_m2s_cmpl_wr = 0xfd13af00
&ssm1_udma0->gen.iofic_base_s2m_desc_rd = 0xfd13b000
&ssm1_udma0->gen.iofic_base_s2m_data_wr = 0xfd13b100
&ssm1_udma0->gen.iofic_base_s2m_cmpl_wr = 0xfd13b200
&ssm1_udma0->gen.iofic_base_msix = 0xfd13b300
&ssm1_udma0->gen.pmu.rx_hdr = 0xfd13b400
&ssm1_udma0->gen.pmu.rx_data = 0xfd13b404
&ssm1_udma0->gen.pmu.tx_data = 0xfd13b408
&ssm1_udma0->gen.pmu.rx_drop = 0xfd13b40c
&ssm1_udma0->gen.init_memory.rx_init_trigger = 0xfd13b420
&ssm1_udma0->gen.init_memory.rx_init_in_progress = 0xfd13b424
&ssm1_udma0->gen.init_memory.tx_init_trigger = 0xfd13b428
&ssm1_udma0->gen.init_memory.tx_init_in_progress = 0xfd13b42c
&ssm1_udma0->gen.spare_reg.zeroes0 = 0xfd13b460
&ssm1_udma0->gen.spare_reg.zeroes1 = 0xfd13b464
&ssm1_udma0->gen.spare_reg.ones0 = 0xfd13b468
&ssm1_udma0->gen.spare_reg.ones1 = 0xfd13b46c
&ssm1_udma0->gen_ex.vmpr_v4[0].tx_sel = 0xfd13c400
&ssm1_udma0->gen_ex.vmpr_v4[0].rx_sel[0] = 0xfd13c404
&ssm1_udma0->gen_ex.vmpr_v4[0].rx_sel[1] = 0xfd13c408
&ssm1_udma0->gen_ex.vmpr_v4[0].rx_sel[2] = 0xfd13c40c
&ssm1_udma0->gen_ex.vmpr_v4[1].tx_sel = 0xfd13c440
&ssm1_udma0->gen_ex.vmpr_v4[1].rx_sel[0] = 0xfd13c444
&ssm1_udma0->gen_ex.vmpr_v4[1].rx_sel[1] = 0xfd13c448
&ssm1_udma0->gen_ex.vmpr_v4[1].rx_sel[2] = 0xfd13c44c
&ssm1_udma0->gen_ex.vmpr_v4[2].tx_sel = 0xfd13c480
&ssm1_udma0->gen_ex.vmpr_v4[2].rx_sel[0] = 0xfd13c484
&ssm1_udma0->gen_ex.vmpr_v4[2].rx_sel[1] = 0xfd13c488
&ssm1_udma0->gen_ex.vmpr_v4[2].rx_sel[2] = 0xfd13c48c
&ssm1_udma0->gen_ex.vmpr_v4[3].tx_sel = 0xfd13c4c0
&ssm1_udma0->gen_ex.vmpr_v4[3].rx_sel[0] = 0xfd13c4c4
&ssm1_udma0->gen_ex.vmpr_v4[3].rx_sel[1] = 0xfd13c4c8
&ssm1_udma0->gen_ex.vmpr_v4[3].rx_sel[2] = 0xfd13c4cc
&ssm1_udma0->gen_ex.vmpr_v4[4].tx_sel = 0xfd13c500
&ssm1_udma0->gen_ex.vmpr_v4[4].rx_sel[0] = 0xfd13c504
&ssm1_udma0->gen_ex.vmpr_v4[4].rx_sel[1] = 0xfd13c508
&ssm1_udma0->gen_ex.vmpr_v4[4].rx_sel[2] = 0xfd13c50c
&ssm1_udma0->gen_ex.vmpr_v4[5].tx_sel = 0xfd13c540
&ssm1_udma0->gen_ex.vmpr_v4[5].rx_sel[0] = 0xfd13c544
&ssm1_udma0->gen_ex.vmpr_v4[5].rx_sel[1] = 0xfd13c548
&ssm1_udma0->gen_ex.vmpr_v4[5].rx_sel[2] = 0xfd13c54c
&ssm1_udma0->gen_ex.vmpr_v4[6].tx_sel = 0xfd13c580
&ssm1_udma0->gen_ex.vmpr_v4[6].rx_sel[0] = 0xfd13c584
&ssm1_udma0->gen_ex.vmpr_v4[6].rx_sel[1] = 0xfd13c588
&ssm1_udma0->gen_ex.vmpr_v4[6].rx_sel[2] = 0xfd13c58c
&ssm1_udma0->gen_ex.vmpr_v4[7].tx_sel = 0xfd13c5c0
&ssm1_udma0->gen_ex.vmpr_v4[7].rx_sel[0] = 0xfd13c5c4
&ssm1_udma0->gen_ex.vmpr_v4[7].rx_sel[1] = 0xfd13c5c8
&ssm1_udma0->gen_ex.vmpr_v4[7].rx_sel[2] = 0xfd13c5cc
&ssm1_udma0->gen_ex.vmpr_v4[8].tx_sel = 0xfd13c600
&ssm1_udma0->gen_ex.vmpr_v4[8].rx_sel[0] = 0xfd13c604
&ssm1_udma0->gen_ex.vmpr_v4[8].rx_sel[1] = 0xfd13c608
&ssm1_udma0->gen_ex.vmpr_v4[8].rx_sel[2] = 0xfd13c60c
&ssm1_udma0->gen_ex.vmpr_v4[9].tx_sel = 0xfd13c640
&ssm1_udma0->gen_ex.vmpr_v4[9].rx_sel[0] = 0xfd13c644
&ssm1_udma0->gen_ex.vmpr_v4[9].rx_sel[1] = 0xfd13c648
&ssm1_udma0->gen_ex.vmpr_v4[9].rx_sel[2] = 0xfd13c64c
&ssm1_udma0->gen_ex.vmpr_v4[10].tx_sel = 0xfd13c680
&ssm1_udma0->gen_ex.vmpr_v4[10].rx_sel[0] = 0xfd13c684
&ssm1_udma0->gen_ex.vmpr_v4[10].rx_sel[1] = 0xfd13c688
&ssm1_udma0->gen_ex.vmpr_v4[10].rx_sel[2] = 0xfd13c68c
&ssm1_udma0->gen_ex.vmpr_v4[11].tx_sel = 0xfd13c6c0
&ssm1_udma0->gen_ex.vmpr_v4[11].rx_sel[0] = 0xfd13c6c4
&ssm1_udma0->gen_ex.vmpr_v4[11].rx_sel[1] = 0xfd13c6c8
&ssm1_udma0->gen_ex.vmpr_v4[11].rx_sel[2] = 0xfd13c6cc
&ssm1_udma0->gen_ex.vmpr_v4[12].tx_sel = 0xfd13c700
&ssm1_udma0->gen_ex.vmpr_v4[12].rx_sel[0] = 0xfd13c704
&ssm1_udma0->gen_ex.vmpr_v4[12].rx_sel[1] = 0xfd13c708
&ssm1_udma0->gen_ex.vmpr_v4[12].rx_sel[2] = 0xfd13c70c
&ssm1_udma0->gen_ex.vmpr_v4[13].tx_sel = 0xfd13c740
&ssm1_udma0->gen_ex.vmpr_v4[13].rx_sel[0] = 0xfd13c744
&ssm1_udma0->gen_ex.vmpr_v4[13].rx_sel[1] = 0xfd13c748
&ssm1_udma0->gen_ex.vmpr_v4[13].rx_sel[2] = 0xfd13c74c
&ssm1_udma0->gen_ex.vmpr_v4[14].tx_sel = 0xfd13c780
&ssm1_udma0->gen_ex.vmpr_v4[14].rx_sel[0] = 0xfd13c784
&ssm1_udma0->gen_ex.vmpr_v4[14].rx_sel[1] = 0xfd13c788
&ssm1_udma0->gen_ex.vmpr_v4[14].rx_sel[2] = 0xfd13c78c
&ssm1_udma0->gen_ex.vmpr_v4[15].tx_sel = 0xfd13c7c0
&ssm1_udma0->gen_ex.vmpr_v4[15].rx_sel[0] = 0xfd13c7c4
&ssm1_udma0->gen_ex.vmpr_v4[15].rx_sel[1] = 0xfd13c7c8
&ssm1_udma0->gen_ex.vmpr_v4[15].rx_sel[2] = 0xfd13c7cc
&pcie0->axi.ctrl.global = 0xfd800000
&pcie0->axi.ctrl.master_bctl = 0xfd800008
&pcie0->axi.ctrl.master_rctl = 0xfd80000c
&pcie0->axi.ctrl.master_ctl = 0xfd800010
&pcie0->axi.ctrl.master_arctl = 0xfd800014
&pcie0->axi.ctrl.master_awctl = 0xfd800018
&pcie0->axi.ctrl.slave_rctl = 0xfd80001c
&pcie0->axi.ctrl.slv_wctl = 0xfd800020
&pcie0->axi.ctrl.slv_ctl = 0xfd800024
&pcie0->axi.ctrl.dbi_ctl = 0xfd800028
&pcie0->axi.ctrl.tgtid_mask = 0xfd80002c
&pcie0->axi.ob_ctrl.cfg_target_bus = 0xfd800030
&pcie0->axi.ob_ctrl.cfg_control = 0xfd800034
&pcie0->axi.ob_ctrl.io_start_l = 0xfd800038
&pcie0->axi.ob_ctrl.io_start_h = 0xfd80003c
&pcie0->axi.ob_ctrl.io_limit_l = 0xfd800040
&pcie0->axi.ob_ctrl.io_limit_h = 0xfd800044
&pcie0->axi.ob_ctrl.aw_msg_start_l = 0xfd800048
&pcie0->axi.ob_ctrl.aw_msg_start_h = 0xfd80004c
&pcie0->axi.ob_ctrl.aw_msg_limit_l = 0xfd800050
&pcie0->axi.ob_ctrl.aw_msg_limit_h = 0xfd800054
&pcie0->axi.ob_ctrl.ar_msg_start_l = 0xfd800058
&pcie0->axi.ob_ctrl.ar_msg_start_h = 0xfd80005c
&pcie0->axi.ob_ctrl.ar_msg_limit_l = 0xfd800060
&pcie0->axi.ob_ctrl.ar_msg_limit_h = 0xfd800064
&pcie0->axi.ob_ctrl.io_addr_mask_h = 0xfd800068
&pcie0->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfd80006c
&pcie0->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfd800070
&pcie0->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd800074
&pcie0->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd800078
&pcie0->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd80007c
&pcie0->axi.ob_ctrl.addr_size_replace = 0xfd800080
&pcie0->axi.msg.addr_high = 0xfd800090
&pcie0->axi.msg.addr_low = 0xfd800094
&pcie0->axi.msg.type = 0xfd800098
&pcie0->axi.pcie_status.debug = 0xfd80009c
&pcie0->axi.rd_parity.log_high = 0xfd8000a0
&pcie0->axi.rd_parity.log_low = 0xfd8000a4
&pcie0->axi.rd_cmpl.cmpl_log_high = 0xfd8000a8
&pcie0->axi.rd_cmpl.cmpl_log_low = 0xfd8000ac
&pcie0->axi.rd_to.to_log_high = 0xfd8000b0
&pcie0->axi.rd_to.to_log_low = 0xfd8000b4
&pcie0->axi.wr_cmpl.wr_cmpl_log_high = 0xfd8000b8
&pcie0->axi.wr_cmpl.wr_cmpl_log_low = 0xfd8000bc
&pcie0->axi.wr_to.wr_to_log_high = 0xfd8000c0
&pcie0->axi.wr_to.wr_to_log_low = 0xfd8000c4
&pcie0->axi.pcie_global.conf = 0xfd8000c8
&pcie0->axi.parity.en_axi = 0xfd8000d0
&pcie0->axi.parity.status_axi = 0xfd8000d4
&pcie0->axi.pos_logged.error_low = 0xfd8000d8
&pcie0->axi.pos_logged.error_high = 0xfd8000dc
&pcie0->axi.ordering.pos_cntl = 0xfd8000e0
&pcie0->axi.link_down.reset_extend = 0xfd8000e4
&pcie0->axi.pre_configuration.pcie_core_setup = 0xfd8000e8
&pcie0->axi.init_fc.cfg = 0xfd8000ec
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfd800100
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfd800104
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfd800108
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfd80010c
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfd800110
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfd800114
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfd800118
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfd80011c
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfd800120
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfd800124
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfd800128
&pcie0->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfd80012c
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfd800130
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfd800134
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfd800138
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfd80013c
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfd800140
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfd800144
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfd800148
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfd80014c
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfd800150
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfd800154
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfd800158
&pcie0->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfd80015c
&pcie0->axi.dbg_outstading_trans_axi.read_master_counter = 0xfd800160
&pcie0->axi.dbg_outstading_trans_axi.write_master_counter = 0xfd800164
&pcie0->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfd800168
&pcie0->axi.device_id.device_rev_id = 0xfd80016c
&pcie0->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfd800170
&pcie0->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfd800174
&pcie0->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfd800178
&pcie0->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfd80017c
&pcie0->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfd800180
&pcie0->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfd800184
&pcie0->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfd800188
&pcie0->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfd800190
&pcie0->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfd8001a0
&pcie0->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfd8001a4
&pcie0->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfd8001a8
&pcie0->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfd8001ac
&pcie0->axi.axi_attr_ovrd.pf_sel = 0xfd8001b0
&pcie0->axi.axi_attr_ovrd.mapsel = 0xfd8001b4
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfd8001c0
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfd8001c4
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfd8001c8
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfd8001cc
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfd8001d0
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfd8001d4
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfd8001d8
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfd8001dc
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfd8001e0
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfd8001e4
&pcie0->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfd8001e8
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfd800200
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfd800204
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfd800208
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfd80020c
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfd800210
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfd800214
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfd800218
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfd80021c
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfd800220
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfd800224
&pcie0->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfd800228
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfd800240
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfd800244
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfd800248
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfd80024c
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfd800250
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfd800254
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfd800258
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfd80025c
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfd800260
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfd800264
&pcie0->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfd800268
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfd800280
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfd800284
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfd800288
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfd80028c
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfd800290
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfd800294
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfd800298
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfd80029c
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfd8002a0
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfd8002a4
&pcie0->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfd8002a8
&pcie0->axi.status.lane0 = 0xfd8003c0
&pcie0->axi.status.lane1 = 0xfd8003c4
&pcie0->axi.status.lane2 = 0xfd8003c8
&pcie0->axi.status.lane3 = 0xfd8003cc
&pcie0->axi.status.lane4 = 0xfd8003d0
&pcie0->axi.status.lane5 = 0xfd8003d4
&pcie0->axi.status.lane6 = 0xfd8003d8
&pcie0->axi.status.lane7 = 0xfd8003dc
&pcie0->axi.status.lane8 = 0xfd8003e0
&pcie0->axi.status.lane9 = 0xfd8003e4
&pcie0->axi.status.lane10 = 0xfd8003e8
&pcie0->axi.status.lane11 = 0xfd8003ec
&pcie0->axi.status.lane12 = 0xfd8003f0
&pcie0->axi.status.lane13 = 0xfd8003f4
&pcie0->axi.status.lane14 = 0xfd8003f8
&pcie0->axi.status.lane15 = 0xfd8003fc
&pcie0->axi.status_high.lane0_high = 0xfd800400
&pcie0->axi.status_high.lane1_high = 0xfd800404
&pcie0->axi.status_high.lane2_high = 0xfd800408
&pcie0->axi.status_high.lane3_high = 0xfd80040c
&pcie0->axi.status_high.lane4_high = 0xfd800410
&pcie0->axi.status_high.lane5_high = 0xfd800414
&pcie0->axi.status_high.lane6_high = 0xfd800418
&pcie0->axi.status_high.lane7_high = 0xfd80041c
&pcie0->axi.status_high.lane8_high = 0xfd800420
&pcie0->axi.status_high.lane9_high = 0xfd800424
&pcie0->axi.status_high.lane10_high = 0xfd800428
&pcie0->axi.status_high.lane11_high = 0xfd80042c
&pcie0->axi.status_high.lane12_high = 0xfd800430
&pcie0->axi.status_high.lane13_high = 0xfd800434
&pcie0->axi.status_high.lane14_high = 0xfd800438
&pcie0->axi.status_high.lane15_high = 0xfd80043c
&pcie0->axi.conf.zero_lane0 = 0xfd800440
&pcie0->axi.conf.zero_lane1 = 0xfd800444
&pcie0->axi.conf.zero_lane2 = 0xfd800448
&pcie0->axi.conf.zero_lane3 = 0xfd80044c
&pcie0->axi.conf.zero_lane4 = 0xfd800450
&pcie0->axi.conf.zero_lane5 = 0xfd800454
&pcie0->axi.conf.zero_lane6 = 0xfd800458
&pcie0->axi.conf.zero_lane7 = 0xfd80045c
&pcie0->axi.conf.one_lane0 = 0xfd800460
&pcie0->axi.conf.one_lane1 = 0xfd800464
&pcie0->axi.conf.one_lane2 = 0xfd800468
&pcie0->axi.conf.one_lane3 = 0xfd80046c
&pcie0->axi.conf.one_lane4 = 0xfd800470
&pcie0->axi.conf.one_lane5 = 0xfd800474
&pcie0->axi.conf.one_lane6 = 0xfd800478
&pcie0->axi.conf.one_lane7 = 0xfd80047c
&pcie0->axi.conf.zero_lane8 = 0xfd800480
&pcie0->axi.conf.zero_lane9 = 0xfd800484
&pcie0->axi.conf.zero_lane10 = 0xfd800488
&pcie0->axi.conf.zero_lane11 = 0xfd80048c
&pcie0->axi.conf.zero_lane12 = 0xfd800490
&pcie0->axi.conf.zero_lane13 = 0xfd800494
&pcie0->axi.conf.zero_lane14 = 0xfd800498
&pcie0->axi.conf.zero_lane15 = 0xfd80049c
&pcie0->axi.conf.one_lane8 = 0xfd8004a0
&pcie0->axi.conf.one_lane9 = 0xfd8004a4
&pcie0->axi.conf.one_lane10 = 0xfd8004a8
&pcie0->axi.conf.one_lane11 = 0xfd8004ac
&pcie0->axi.conf.one_lane12 = 0xfd8004b0
&pcie0->axi.conf.one_lane13 = 0xfd8004b4
&pcie0->axi.conf.one_lane14 = 0xfd8004b8
&pcie0->axi.conf.one_lane15 = 0xfd8004bc
&pcie0->axi.conf_high.zero_lane0_high = 0xfd8004c0
&pcie0->axi.conf_high.zero_lane1_high = 0xfd8004c4
&pcie0->axi.conf_high.zero_lane2_high = 0xfd8004c8
&pcie0->axi.conf_high.zero_lane3_high = 0xfd8004cc
&pcie0->axi.conf_high.zero_lane4_high = 0xfd8004d0
&pcie0->axi.conf_high.zero_lane5_high = 0xfd8004d4
&pcie0->axi.conf_high.zero_lane6_high = 0xfd8004d8
&pcie0->axi.conf_high.zero_lane7_high = 0xfd8004dc
&pcie0->axi.conf_high.one_lane0_high = 0xfd8004e0
&pcie0->axi.conf_high.one_lane1_high = 0xfd8004e4
&pcie0->axi.conf_high.one_lane2_high = 0xfd8004e8
&pcie0->axi.conf_high.one_lane3_high = 0xfd8004ec
&pcie0->axi.conf_high.one_lane4_high = 0xfd8004f0
&pcie0->axi.conf_high.one_lane5_high = 0xfd8004f4
&pcie0->axi.conf_high.one_lane6_high = 0xfd8004f8
&pcie0->axi.conf_high.one_lane7_high = 0xfd8004fc
&pcie0->axi.conf_high.zero_lane8_high = 0xfd800500
&pcie0->axi.conf_high.zero_lane9_high = 0xfd800504
&pcie0->axi.conf_high.zero_lane10_high = 0xfd800508
&pcie0->axi.conf_high.zero_lane11_high = 0xfd80050c
&pcie0->axi.conf_high.zero_lane12_high = 0xfd800510
&pcie0->axi.conf_high.zero_lane13_high = 0xfd800514
&pcie0->axi.conf_high.zero_lane14_high = 0xfd800518
&pcie0->axi.conf_high.zero_lane15_high = 0xfd80051c
&pcie0->axi.conf_high.one_lane8_high = 0xfd800520
&pcie0->axi.conf_high.one_lane9_high = 0xfd800524
&pcie0->axi.conf_high.one_lane10_high = 0xfd800528
&pcie0->axi.conf_high.one_lane11_high = 0xfd80052c
&pcie0->axi.conf_high.one_lane12_high = 0xfd800530
&pcie0->axi.conf_high.one_lane13_high = 0xfd800534
&pcie0->axi.conf_high.one_lane14_high = 0xfd800538
&pcie0->axi.conf_high.one_lane15_high = 0xfd80053c
&pcie0->axi.cfg_pclk_generate.cntr_low = 0xfd800540
&pcie0->axi.cfg_pclk_generate.cntr_high = 0xfd800544
&pcie0->axi.cfg_pclk_generate_status.status_low = 0xfd800550
&pcie0->axi.msg_attr_axuser_table.entry_vec = 0xfd800560
&pcie0->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfd800568
&pcie0->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfd80056c
&pcie0->axi.cfg_outbound_rd_len.len_shaper = 0xfd800570
&pcie0->axi.mstr_pos.flush = 0xfd800580
&pcie0->axi.mstr_attr_map.ctrl0 = 0xfd800590
&pcie0->axi.mstr_attr_map.ctrl1 = 0xfd800594
&pcie0->axi.mstr_cfgtable[0].entry = 0xfd800600
&pcie0->axi.mstr_cfgtable[1].entry = 0xfd800604
&pcie0->axi.mstr_cfgtable[2].entry = 0xfd800608
&pcie0->axi.mstr_cfgtable[3].entry = 0xfd80060c
&pcie0->axi.mstr_cfgtable[4].entry = 0xfd800610
&pcie0->axi.mstr_cfgtable[5].entry = 0xfd800614
&pcie0->axi.mstr_cfgtable[6].entry = 0xfd800618
&pcie0->axi.mstr_cfgtable[7].entry = 0xfd80061c
&pcie0->axi.mstr_cfgtable[8].entry = 0xfd800620
&pcie0->axi.mstr_cfgtable[9].entry = 0xfd800624
&pcie0->axi.mstr_cfgtable[10].entry = 0xfd800628
&pcie0->axi.mstr_cfgtable[11].entry = 0xfd80062c
&pcie0->axi.mstr_cfgtable[12].entry = 0xfd800630
&pcie0->axi.mstr_cfgtable[13].entry = 0xfd800634
&pcie0->axi.mstr_cfgtable[14].entry = 0xfd800638
&pcie0->axi.mstr_cfgtable[15].entry = 0xfd80063c
&pcie0->axi.mstr_cfgtable[16].entry = 0xfd800640
&pcie0->axi.mstr_cfgtable[17].entry = 0xfd800644
&pcie0->axi.mstr_cfgtable[18].entry = 0xfd800648
&pcie0->axi.mstr_cfgtable[19].entry = 0xfd80064c
&pcie0->axi.mstr_cfgtable[20].entry = 0xfd800650
&pcie0->axi.mstr_cfgtable[21].entry = 0xfd800654
&pcie0->axi.mstr_cfgtable[22].entry = 0xfd800658
&pcie0->axi.mstr_cfgtable[23].entry = 0xfd80065c
&pcie0->axi.mstr_cfgtable[24].entry = 0xfd800660
&pcie0->axi.mstr_cfgtable[25].entry = 0xfd800664
&pcie0->axi.mstr_cfgtable[26].entry = 0xfd800668
&pcie0->axi.mstr_cfgtable[27].entry = 0xfd80066c
&pcie0->axi.mstr_cfgtable[28].entry = 0xfd800670
&pcie0->axi.mstr_cfgtable[29].entry = 0xfd800674
&pcie0->axi.mstr_cfgtable[30].entry = 0xfd800678
&pcie0->axi.mstr_cfgtable[31].entry = 0xfd80067c
&pcie0->axi.int_grp_a.cause = 0xfd800800
&pcie0->axi.int_grp_a.cause_set = 0xfd800808
&pcie0->axi.int_grp_a.mask = 0xfd800810
&pcie0->axi.int_grp_a.mask_clear = 0xfd800818
&pcie0->axi.int_grp_a.status = 0xfd800820
&pcie0->axi.int_grp_a.control = 0xfd800828
&pcie0->axi.int_grp_a.abort_mask = 0xfd800830
&pcie0->axi.int_grp_a.log_mask = 0xfd800838
&pcie0->axi.int_grp_b.cause = 0xfd800840
&pcie0->axi.int_grp_b.cause_set = 0xfd800848
&pcie0->axi.int_grp_b.mask = 0xfd800850
&pcie0->axi.int_grp_b.mask_clear = 0xfd800858
&pcie0->axi.int_grp_b.status = 0xfd800860
&pcie0->axi.int_grp_b.control = 0xfd800868
&pcie0->axi.int_grp_b.abort_mask = 0xfd800870
&pcie0->axi.int_grp_b.log_mask = 0xfd800878
&pcie0->app.global_ctrl.port_init = 0xfd802000
&pcie0->app.global_ctrl.port_status = 0xfd802004
&pcie0->app.global_ctrl.pm_control = 0xfd802008
&pcie0->app.global_ctrl.pended_corr_err_sts_int = 0xfd80200c
&pcie0->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd802010
&pcie0->app.global_ctrl.sris_kp_counter_value = 0xfd802014
&pcie0->app.debug.info_0 = 0xfd802080
&pcie0->app.debug.info_1 = 0xfd802084
&pcie0->app.debug.info_2 = 0xfd802088
&pcie0->app.debug.info_3 = 0xfd80208c
&pcie0->app.ob_ven_msg.control = 0xfd802090
&pcie0->app.ob_ven_msg.param_1 = 0xfd802094
&pcie0->app.ob_ven_msg.param_2 = 0xfd802098
&pcie0->app.ob_ven_msg.data_high = 0xfd80209c
&pcie0->app.ob_ven_msg.data_low = 0xfd8020a4
&pcie0->app.ap_user_send_msg.req_info = 0xfd8020a8
&pcie0->app.ap_user_send_msg.ack_info = 0xfd8020ac
&pcie0->app.link_down.reset_delay = 0xfd802228
&pcie0->app.ctrl_gen.features = 0xfd802230
&pcie0->app.parity.en_core = 0xfd802234
&pcie0->app.parity.status_core = 0xfd802238
&pcie0->app.last_wr.cfg_addr = 0xfd80223c
&pcie0->app.atu.in_mask_pair[0] = 0xfd802240
&pcie0->app.atu.in_mask_pair[1] = 0xfd802244
&pcie0->app.atu.in_mask_pair[2] = 0xfd802248
&pcie0->app.atu.in_mask_pair[3] = 0xfd80224c
&pcie0->app.atu.in_mask_pair[4] = 0xfd802250
&pcie0->app.atu.in_mask_pair[5] = 0xfd802254
&pcie0->app.atu.in_mask_pair[6] = 0xfd802258
&pcie0->app.atu.in_mask_pair[7] = 0xfd80225c
&pcie0->app.atu.in_mask_pair[8] = 0xfd802260
&pcie0->app.atu.in_mask_pair[9] = 0xfd802264
&pcie0->app.atu.in_mask_pair[10] = 0xfd802268
&pcie0->app.atu.in_mask_pair[11] = 0xfd80226c
&pcie0->app.atu.in_mask_pair[12] = 0xfd802270
&pcie0->app.atu.in_mask_pair[13] = 0xfd802274
&pcie0->app.atu.in_mask_pair[14] = 0xfd802278
&pcie0->app.atu.in_mask_pair[15] = 0xfd80227c
&pcie0->app.atu.out_mask_pair[0] = 0xfd802280
&pcie0->app.atu.out_mask_pair[1] = 0xfd802284
&pcie0->app.atu.out_mask_pair[2] = 0xfd802288
&pcie0->app.atu.out_mask_pair[3] = 0xfd80228c
&pcie0->app.atu.out_mask_pair[4] = 0xfd802290
&pcie0->app.atu.out_mask_pair[5] = 0xfd802294
&pcie0->app.atu.out_mask_pair[6] = 0xfd802298
&pcie0->app.atu.out_mask_pair[7] = 0xfd80229c
&pcie0->app.atu.reg_out_mask = 0xfd8022a0
&pcie0->app.cfg_func_ext.cfg = 0xfd8022e0
&pcie0->app.app_hdr_interface_send.app_hdr_31_0 = 0xfd8022e4
&pcie0->app.app_hdr_interface_send.app_hdr_63_32 = 0xfd8022e8
&pcie0->app.app_hdr_interface_send.app_hdr_95_64 = 0xfd8022ec
&pcie0->app.app_hdr_interface_send.app_hdr_127_96 = 0xfd8022f0
&pcie0->app.app_hdr_interface_send.app_err_bus = 0xfd8022f4
&pcie0->app.app_hdr_interface_send.app_func_num_advisory = 0xfd8022f8
&pcie0->app.app_hdr_interface_send.app_hdr_cmd = 0xfd8022fc
&pcie0->app.diag_command.diag_ctrl = 0xfd802300
&pcie0->app.soc_int_per_func[0].status_0 = 0xfd802310
&pcie0->app.soc_int_per_func[0].status_1 = 0xfd802314
&pcie0->app.soc_int_per_func[0].status_2 = 0xfd802318
&pcie0->app.soc_int_per_func[0].status_3 = 0xfd80231c
&pcie0->app.soc_int_per_func[0].status_4 = 0xfd802320
&pcie0->app.soc_int_per_func[0].status_5 = 0xfd802324
&pcie0->app.soc_int_per_func[0].status_6 = 0xfd802328
&pcie0->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfd80232c
&pcie0->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfd802330
&pcie0->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfd802334
&pcie0->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfd802338
&pcie0->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfd80233c
&pcie0->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfd802340
&pcie0->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfd802344
&pcie0->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfd802348
&pcie0->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfd80234c
&pcie0->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfd802350
&pcie0->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfd802354
&pcie0->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfd802358
&pcie0->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfd80235c
&pcie0->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfd802360
&pcie0->app.soc_int_per_func[0].msi_leg_cntl = 0xfd802364
&pcie0->app.soc_int_per_func[1].status_0 = 0xfd802370
&pcie0->app.soc_int_per_func[1].status_1 = 0xfd802374
&pcie0->app.soc_int_per_func[1].status_2 = 0xfd802378
&pcie0->app.soc_int_per_func[1].status_3 = 0xfd80237c
&pcie0->app.soc_int_per_func[1].status_4 = 0xfd802380
&pcie0->app.soc_int_per_func[1].status_5 = 0xfd802384
&pcie0->app.soc_int_per_func[1].status_6 = 0xfd802388
&pcie0->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfd80238c
&pcie0->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfd802390
&pcie0->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfd802394
&pcie0->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfd802398
&pcie0->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfd80239c
&pcie0->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfd8023a0
&pcie0->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfd8023a4
&pcie0->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfd8023a8
&pcie0->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfd8023ac
&pcie0->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfd8023b0
&pcie0->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfd8023b4
&pcie0->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfd8023b8
&pcie0->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfd8023bc
&pcie0->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfd8023c0
&pcie0->app.soc_int_per_func[1].msi_leg_cntl = 0xfd8023c4
&pcie0->app.soc_int_per_func[2].status_0 = 0xfd8023d0
&pcie0->app.soc_int_per_func[2].status_1 = 0xfd8023d4
&pcie0->app.soc_int_per_func[2].status_2 = 0xfd8023d8
&pcie0->app.soc_int_per_func[2].status_3 = 0xfd8023dc
&pcie0->app.soc_int_per_func[2].status_4 = 0xfd8023e0
&pcie0->app.soc_int_per_func[2].status_5 = 0xfd8023e4
&pcie0->app.soc_int_per_func[2].status_6 = 0xfd8023e8
&pcie0->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfd8023ec
&pcie0->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfd8023f0
&pcie0->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfd8023f4
&pcie0->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfd8023f8
&pcie0->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfd8023fc
&pcie0->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfd802400
&pcie0->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfd802404
&pcie0->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfd802408
&pcie0->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfd80240c
&pcie0->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfd802410
&pcie0->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfd802414
&pcie0->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfd802418
&pcie0->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfd80241c
&pcie0->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfd802420
&pcie0->app.soc_int_per_func[2].msi_leg_cntl = 0xfd802424
&pcie0->app.soc_int_per_func[3].status_0 = 0xfd802430
&pcie0->app.soc_int_per_func[3].status_1 = 0xfd802434
&pcie0->app.soc_int_per_func[3].status_2 = 0xfd802438
&pcie0->app.soc_int_per_func[3].status_3 = 0xfd80243c
&pcie0->app.soc_int_per_func[3].status_4 = 0xfd802440
&pcie0->app.soc_int_per_func[3].status_5 = 0xfd802444
&pcie0->app.soc_int_per_func[3].status_6 = 0xfd802448
&pcie0->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfd80244c
&pcie0->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfd802450
&pcie0->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfd802454
&pcie0->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfd802458
&pcie0->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfd80245c
&pcie0->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfd802460
&pcie0->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfd802464
&pcie0->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfd802468
&pcie0->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfd80246c
&pcie0->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfd802470
&pcie0->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfd802474
&pcie0->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfd802478
&pcie0->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfd80247c
&pcie0->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfd802480
&pcie0->app.soc_int_per_func[3].msi_leg_cntl = 0xfd802484
&pcie0->app.events_gen_per_func[0].events_gen = 0xfd802490
&pcie0->app.events_gen_per_func[1].events_gen = 0xfd802494
&pcie0->app.events_gen_per_func[2].events_gen = 0xfd802498
&pcie0->app.events_gen_per_func[3].events_gen = 0xfd80249c
&pcie0->app.pm_state_per_func[0].pm_state_per_func = 0xfd8024b0
&pcie0->app.pm_state_per_func[1].pm_state_per_func = 0xfd8024b4
&pcie0->app.pm_state_per_func[2].pm_state_per_func = 0xfd8024b8
&pcie0->app.pm_state_per_func[3].pm_state_per_func = 0xfd8024bc
&pcie0->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfd802500
&pcie0->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfd802504
&pcie0->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfd802508
&pcie0->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfd80250c
&pcie0->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfd802510
&pcie0->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfd802514
&pcie0->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfd802518
&pcie0->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfd80251c
&pcie0->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfd802520
&pcie0->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfd802524
&pcie0->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfd802528
&pcie0->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfd80252c
&pcie0->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfd802530
&pcie0->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfd802534
&pcie0->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfd802538
&pcie0->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfd80253c
&pcie0->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfd802540
&pcie0->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfd802544
&pcie0->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfd802548
&pcie0->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfd80254c
&pcie0->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfd802550
&pcie0->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfd802554
&pcie0->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfd802558
&pcie0->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfd80255c
&pcie0->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfd802560
&pcie0->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfd802564
&pcie0->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfd802568
&pcie0->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfd80256c
&pcie0->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfd802570
&pcie0->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfd802574
&pcie0->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfd802578
&pcie0->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfd80257c
&pcie0->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfd802580
&pcie0->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfd802584
&pcie0->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfd802588
&pcie0->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfd80258c
&pcie0->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfd802590
&pcie0->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfd802594
&pcie0->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfd802598
&pcie0->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfd80259c
&pcie0->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfd8025a0
&pcie0->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfd8025a4
&pcie0->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfd8025b0
&pcie0->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfd8025b4
&pcie0->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfd8025b8
&pcie0->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfd8025bc
&pcie0->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfd8025c0
&pcie0->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfd8025c4
&pcie0->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfd8025c8
&pcie0->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfd8025cc
&pcie0->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfd8025d0
&pcie0->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfd8025d4
&pcie0->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfd8025d8
&pcie0->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfd8025dc
&pcie0->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfd8025e0
&pcie0->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfd8025e4
&pcie0->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfd8025e8
&pcie0->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfd8025ec
&pcie0->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfd8025f0
&pcie0->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfd8025f4
&pcie0->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfd8025f8
&pcie0->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfd8025fc
&pcie0->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfd802600
&pcie0->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfd802604
&pcie0->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfd802608
&pcie0->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfd80260c
&pcie0->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfd802610
&pcie0->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfd802614
&pcie0->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfd802618
&pcie0->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfd80261c
&pcie0->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfd802620
&pcie0->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfd802624
&pcie0->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfd802628
&pcie0->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfd80262c
&pcie0->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfd802630
&pcie0->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfd802634
&pcie0->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfd802638
&pcie0->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfd80263c
&pcie0->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfd802640
&pcie0->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfd802644
&pcie0->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfd802648
&pcie0->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfd80264c
&pcie0->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfd802650
&pcie0->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfd802654
&pcie0->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfd802660
&pcie0->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfd802664
&pcie0->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfd802668
&pcie0->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfd80266c
&pcie0->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfd802670
&pcie0->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfd802674
&pcie0->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfd802678
&pcie0->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfd80267c
&pcie0->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfd802680
&pcie0->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfd802684
&pcie0->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfd802688
&pcie0->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfd80268c
&pcie0->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfd802690
&pcie0->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfd802694
&pcie0->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfd802698
&pcie0->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfd80269c
&pcie0->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfd8026a0
&pcie0->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfd8026a4
&pcie0->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfd8026a8
&pcie0->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfd8026ac
&pcie0->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfd8026b0
&pcie0->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfd8026b4
&pcie0->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfd8026b8
&pcie0->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfd8026bc
&pcie0->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfd8026c0
&pcie0->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfd8026c4
&pcie0->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfd8026c8
&pcie0->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfd8026cc
&pcie0->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfd8026d0
&pcie0->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfd8026d4
&pcie0->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfd8026d8
&pcie0->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfd8026dc
&pcie0->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfd8026e0
&pcie0->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfd8026e4
&pcie0->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfd8026e8
&pcie0->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfd8026ec
&pcie0->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfd8026f0
&pcie0->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfd8026f4
&pcie0->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfd8026f8
&pcie0->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfd8026fc
&pcie0->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfd802700
&pcie0->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfd802704
&pcie0->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfd802710
&pcie0->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfd802714
&pcie0->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfd802718
&pcie0->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfd80271c
&pcie0->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfd802720
&pcie0->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfd802724
&pcie0->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfd802728
&pcie0->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfd80272c
&pcie0->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfd802730
&pcie0->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfd802734
&pcie0->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfd802738
&pcie0->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfd80273c
&pcie0->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfd802740
&pcie0->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfd802744
&pcie0->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfd802748
&pcie0->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfd80274c
&pcie0->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfd802750
&pcie0->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfd802754
&pcie0->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfd802758
&pcie0->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfd80275c
&pcie0->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfd802760
&pcie0->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfd802764
&pcie0->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfd802768
&pcie0->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfd80276c
&pcie0->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfd802770
&pcie0->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfd802774
&pcie0->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfd802778
&pcie0->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfd80277c
&pcie0->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfd802780
&pcie0->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfd802784
&pcie0->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfd802788
&pcie0->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfd80278c
&pcie0->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfd802790
&pcie0->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfd802794
&pcie0->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfd802798
&pcie0->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfd80279c
&pcie0->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfd8027a0
&pcie0->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfd8027a4
&pcie0->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfd8027a8
&pcie0->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfd8027ac
&pcie0->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfd8027b0
&pcie0->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfd8027b4
&pcie0->app.ap_err[0].hdr_log = 0xfd802ac0
&pcie0->app.ap_err[1].hdr_log = 0xfd802ac4
&pcie0->app.ap_err[2].hdr_log = 0xfd802ac8
&pcie0->app.ap_err[3].hdr_log = 0xfd802acc
&pcie0->app.ap_err[4].hdr_log = 0xfd802ad0
&pcie0->app.status_per_func[0].status_per_func = 0xfd802b00
&pcie0->app.status_per_func[1].status_per_func = 0xfd802b04
&pcie0->app.status_per_func[2].status_per_func = 0xfd802b08
&pcie0->app.status_per_func[3].status_per_func = 0xfd802b0c
&pcie0->app.cfg_rxstandby.ext_cntl_0 = 0xfd802c00
&pcie0->app.cfg_rxstandby.ext_cntl_1 = 0xfd802c04
&pcie0->app.cfg_rxstandby.ext_cntl_2 = 0xfd802c08
&pcie0->app.cfg_rxstandby.ext_cntl_3 = 0xfd802c0c
&pcie0->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfd802c10
&pcie0->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfd802c14
&pcie0->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfd802c18
&pcie0->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfd802c1c
&pcie0->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfd802c20
&pcie0->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfd802c24
&pcie0->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfd802c28
&pcie0->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfd802c2c
&pcie0->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfd802c30
&pcie0->app.cfg_rmlh_startblock_star.startblock_star = 0xfd802c34
&pcie0->app.cfg_rxstandby_control.core_rxstandby_control = 0xfd802c38
&pcie0->app.int_grp_a.cause = 0xfd803000
&pcie0->app.int_grp_a.cause_set = 0xfd803008
&pcie0->app.int_grp_a.mask = 0xfd803010
&pcie0->app.int_grp_a.mask_clear = 0xfd803018
&pcie0->app.int_grp_a.status = 0xfd803020
&pcie0->app.int_grp_a.control = 0xfd803028
&pcie0->app.int_grp_a.abort_mask = 0xfd803030
&pcie0->app.int_grp_a.log_mask = 0xfd803038
&pcie0->app.int_grp_b.cause = 0xfd803040
&pcie0->app.int_grp_b.cause_set = 0xfd803048
&pcie0->app.int_grp_b.mask = 0xfd803050
&pcie0->app.int_grp_b.mask_clear = 0xfd803058
&pcie0->app.int_grp_b.status = 0xfd803060
&pcie0->app.int_grp_b.control = 0xfd803068
&pcie0->app.int_grp_b.abort_mask = 0xfd803070
&pcie0->app.int_grp_b.log_mask = 0xfd803078
&pcie0->app.int_grp_c.cause = 0xfd803080
&pcie0->app.int_grp_c.cause_set = 0xfd803088
&pcie0->app.int_grp_c.mask = 0xfd803090
&pcie0->app.int_grp_c.mask_clear = 0xfd803098
&pcie0->app.int_grp_c.status = 0xfd8030a0
&pcie0->app.int_grp_c.control = 0xfd8030a8
&pcie0->app.int_grp_c.abort_mask = 0xfd8030b0
&pcie0->app.int_grp_c.log_mask = 0xfd8030b8
&pcie0->app.int_grp_d.cause = 0xfd8030c0
&pcie0->app.int_grp_d.cause_set = 0xfd8030c8
&pcie0->app.int_grp_d.mask = 0xfd8030d0
&pcie0->app.int_grp_d.mask_clear = 0xfd8030d8
&pcie0->app.int_grp_d.status = 0xfd8030e0
&pcie0->app.int_grp_d.control = 0xfd8030e8
&pcie0->app.int_grp_d.abort_mask = 0xfd8030f0
&pcie0->app.int_grp_d.log_mask = 0xfd8030f8
&pcie0->core_space.func[0].pcie_pm_cap_base = 0xfd810040
&pcie0->core_space.func[0].pcie_cap_base = 0xfd810070
&pcie0->core_space.func[0].pcie_dev_cap_base = 0xfd810074
&pcie0->core_space.func[0].pcie_dev_ctrl_status = 0xfd810078
&pcie0->core_space.func[0].pcie_link_cap_base = 0xfd81007c
&pcie0->core_space.func[0].pcie_link_ctrl_status = 0xfd810080
&pcie0->core_space.func[0].msix_cap_base = 0xfd8100b0
&pcie0->core_space.func[0].aer.header = 0xfd810100
&pcie0->core_space.func[0].aer.uncorr_err_stat = 0xfd810104
&pcie0->core_space.func[0].aer.uncorr_err_mask = 0xfd810108
&pcie0->core_space.func[0].aer.uncorr_err_severity = 0xfd81010c
&pcie0->core_space.func[0].aer.corr_err_stat = 0xfd810110
&pcie0->core_space.func[0].aer.corr_err_mask = 0xfd810114
&pcie0->core_space.func[0].aer.cap_and_ctrl = 0xfd810118
&pcie0->core_space.func[0].aer.header_log[0] = 0xfd81011c
&pcie0->core_space.func[0].aer.header_log[1] = 0xfd810120
&pcie0->core_space.func[0].aer.header_log[2] = 0xfd810124
&pcie0->core_space.func[0].aer.header_log[3] = 0xfd810128
&pcie0->core_space.func[0].aer.root_err_cmd = 0xfd81012c
&pcie0->core_space.func[0].aer.root_err_stat = 0xfd810130
&pcie0->core_space.func[0].aer.err_src_id = 0xfd810134
&pcie0->core_space.func[0].pcie_sec_ext_cap_base = 0xfd810158
&pcie0->core_space.func[0].tph_cap_base = 0xfd810178
&pcie0->core_space.func[0].tph_cap_base_x16 = 0xfd810188
&pcie0->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfd810700
&pcie0->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfd81070c
&pcie0->core_space.func[0].port_regs.port_link_ctrl = 0xfd810710
&pcie0->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfd810718
&pcie0->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfd81071c
&pcie0->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfd810748
&pcie0->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd81074c
&pcie0->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfd810750
&pcie0->core_space.func[0].port_regs.gen2_ctrl = 0xfd81080c
&pcie0->core_space.func[0].port_regs.gen3_ctrl = 0xfd810890
&pcie0->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfd810894
&pcie0->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfd810898
&pcie0->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfd81089c
&pcie0->core_space.func[0].port_regs.gen3_eq_status = 0xfd8108a4
&pcie0->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfd8108a8
&pcie0->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8108ac
&pcie0->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfd8108b8
&pcie0->core_space.func[0].port_regs.rd_only_wr_en = 0xfd8108bc
&pcie0->core_space.func[0].port_regs.axi_slave_err_resp = 0xfd8108d0
&pcie0->core_space.func[0].port_regs.iatu.index = 0xfd810900
&pcie0->core_space.func[0].port_regs.iatu.cr1 = 0xfd810904
&pcie0->core_space.func[0].port_regs.iatu.cr2 = 0xfd810908
&pcie0->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfd81090c
&pcie0->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfd810910
&pcie0->core_space.func[0].port_regs.iatu.limit_addr = 0xfd810914
&pcie0->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfd810918
&pcie0->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfd81091c
&pcie0->core_space.func[0].port_regs.iatu.cr3 = 0xfd810920
&pcie0->core_space.func[1].pcie_pm_cap_base = 0xfd811040
&pcie0->core_space.func[1].pcie_cap_base = 0xfd811070
&pcie0->core_space.func[1].pcie_dev_cap_base = 0xfd811074
&pcie0->core_space.func[1].pcie_dev_ctrl_status = 0xfd811078
&pcie0->core_space.func[1].pcie_link_cap_base = 0xfd81107c
&pcie0->core_space.func[1].pcie_link_ctrl_status = 0xfd811080
&pcie0->core_space.func[1].msix_cap_base = 0xfd8110b0
&pcie0->core_space.func[1].aer.header = 0xfd811100
&pcie0->core_space.func[1].aer.uncorr_err_stat = 0xfd811104
&pcie0->core_space.func[1].aer.uncorr_err_mask = 0xfd811108
&pcie0->core_space.func[1].aer.uncorr_err_severity = 0xfd81110c
&pcie0->core_space.func[1].aer.corr_err_stat = 0xfd811110
&pcie0->core_space.func[1].aer.corr_err_mask = 0xfd811114
&pcie0->core_space.func[1].aer.cap_and_ctrl = 0xfd811118
&pcie0->core_space.func[1].aer.header_log[0] = 0xfd81111c
&pcie0->core_space.func[1].aer.header_log[1] = 0xfd811120
&pcie0->core_space.func[1].aer.header_log[2] = 0xfd811124
&pcie0->core_space.func[1].aer.header_log[3] = 0xfd811128
&pcie0->core_space.func[1].aer.root_err_cmd = 0xfd81112c
&pcie0->core_space.func[1].aer.root_err_stat = 0xfd811130
&pcie0->core_space.func[1].aer.err_src_id = 0xfd811134
&pcie0->core_space.func[1].pcie_sec_ext_cap_base = 0xfd811158
&pcie0->core_space.func[1].tph_cap_base = 0xfd811178
&pcie0->core_space.func[1].tph_cap_base_x16 = 0xfd811188
&pcie0->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfd811700
&pcie0->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfd81170c
&pcie0->core_space.func[1].port_regs.port_link_ctrl = 0xfd811710
&pcie0->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfd811718
&pcie0->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfd81171c
&pcie0->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfd811748
&pcie0->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd81174c
&pcie0->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfd811750
&pcie0->core_space.func[1].port_regs.gen2_ctrl = 0xfd81180c
&pcie0->core_space.func[1].port_regs.gen3_ctrl = 0xfd811890
&pcie0->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfd811894
&pcie0->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfd811898
&pcie0->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfd81189c
&pcie0->core_space.func[1].port_regs.gen3_eq_status = 0xfd8118a4
&pcie0->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfd8118a8
&pcie0->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8118ac
&pcie0->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfd8118b8
&pcie0->core_space.func[1].port_regs.rd_only_wr_en = 0xfd8118bc
&pcie0->core_space.func[1].port_regs.axi_slave_err_resp = 0xfd8118d0
&pcie0->core_space.func[1].port_regs.iatu.index = 0xfd811900
&pcie0->core_space.func[1].port_regs.iatu.cr1 = 0xfd811904
&pcie0->core_space.func[1].port_regs.iatu.cr2 = 0xfd811908
&pcie0->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfd81190c
&pcie0->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfd811910
&pcie0->core_space.func[1].port_regs.iatu.limit_addr = 0xfd811914
&pcie0->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfd811918
&pcie0->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfd81191c
&pcie0->core_space.func[1].port_regs.iatu.cr3 = 0xfd811920
&pcie0->core_space.func[2].pcie_pm_cap_base = 0xfd812040
&pcie0->core_space.func[2].pcie_cap_base = 0xfd812070
&pcie0->core_space.func[2].pcie_dev_cap_base = 0xfd812074
&pcie0->core_space.func[2].pcie_dev_ctrl_status = 0xfd812078
&pcie0->core_space.func[2].pcie_link_cap_base = 0xfd81207c
&pcie0->core_space.func[2].pcie_link_ctrl_status = 0xfd812080
&pcie0->core_space.func[2].msix_cap_base = 0xfd8120b0
&pcie0->core_space.func[2].aer.header = 0xfd812100
&pcie0->core_space.func[2].aer.uncorr_err_stat = 0xfd812104
&pcie0->core_space.func[2].aer.uncorr_err_mask = 0xfd812108
&pcie0->core_space.func[2].aer.uncorr_err_severity = 0xfd81210c
&pcie0->core_space.func[2].aer.corr_err_stat = 0xfd812110
&pcie0->core_space.func[2].aer.corr_err_mask = 0xfd812114
&pcie0->core_space.func[2].aer.cap_and_ctrl = 0xfd812118
&pcie0->core_space.func[2].aer.header_log[0] = 0xfd81211c
&pcie0->core_space.func[2].aer.header_log[1] = 0xfd812120
&pcie0->core_space.func[2].aer.header_log[2] = 0xfd812124
&pcie0->core_space.func[2].aer.header_log[3] = 0xfd812128
&pcie0->core_space.func[2].aer.root_err_cmd = 0xfd81212c
&pcie0->core_space.func[2].aer.root_err_stat = 0xfd812130
&pcie0->core_space.func[2].aer.err_src_id = 0xfd812134
&pcie0->core_space.func[2].pcie_sec_ext_cap_base = 0xfd812158
&pcie0->core_space.func[2].tph_cap_base = 0xfd812178
&pcie0->core_space.func[2].tph_cap_base_x16 = 0xfd812188
&pcie0->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfd812700
&pcie0->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfd81270c
&pcie0->core_space.func[2].port_regs.port_link_ctrl = 0xfd812710
&pcie0->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfd812718
&pcie0->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfd81271c
&pcie0->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfd812748
&pcie0->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd81274c
&pcie0->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfd812750
&pcie0->core_space.func[2].port_regs.gen2_ctrl = 0xfd81280c
&pcie0->core_space.func[2].port_regs.gen3_ctrl = 0xfd812890
&pcie0->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfd812894
&pcie0->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfd812898
&pcie0->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfd81289c
&pcie0->core_space.func[2].port_regs.gen3_eq_status = 0xfd8128a4
&pcie0->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfd8128a8
&pcie0->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8128ac
&pcie0->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfd8128b8
&pcie0->core_space.func[2].port_regs.rd_only_wr_en = 0xfd8128bc
&pcie0->core_space.func[2].port_regs.axi_slave_err_resp = 0xfd8128d0
&pcie0->core_space.func[2].port_regs.iatu.index = 0xfd812900
&pcie0->core_space.func[2].port_regs.iatu.cr1 = 0xfd812904
&pcie0->core_space.func[2].port_regs.iatu.cr2 = 0xfd812908
&pcie0->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfd81290c
&pcie0->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfd812910
&pcie0->core_space.func[2].port_regs.iatu.limit_addr = 0xfd812914
&pcie0->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfd812918
&pcie0->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfd81291c
&pcie0->core_space.func[2].port_regs.iatu.cr3 = 0xfd812920
&pcie0->core_space.func[3].pcie_pm_cap_base = 0xfd813040
&pcie0->core_space.func[3].pcie_cap_base = 0xfd813070
&pcie0->core_space.func[3].pcie_dev_cap_base = 0xfd813074
&pcie0->core_space.func[3].pcie_dev_ctrl_status = 0xfd813078
&pcie0->core_space.func[3].pcie_link_cap_base = 0xfd81307c
&pcie0->core_space.func[3].pcie_link_ctrl_status = 0xfd813080
&pcie0->core_space.func[3].msix_cap_base = 0xfd8130b0
&pcie0->core_space.func[3].aer.header = 0xfd813100
&pcie0->core_space.func[3].aer.uncorr_err_stat = 0xfd813104
&pcie0->core_space.func[3].aer.uncorr_err_mask = 0xfd813108
&pcie0->core_space.func[3].aer.uncorr_err_severity = 0xfd81310c
&pcie0->core_space.func[3].aer.corr_err_stat = 0xfd813110
&pcie0->core_space.func[3].aer.corr_err_mask = 0xfd813114
&pcie0->core_space.func[3].aer.cap_and_ctrl = 0xfd813118
&pcie0->core_space.func[3].aer.header_log[0] = 0xfd81311c
&pcie0->core_space.func[3].aer.header_log[1] = 0xfd813120
&pcie0->core_space.func[3].aer.header_log[2] = 0xfd813124
&pcie0->core_space.func[3].aer.header_log[3] = 0xfd813128
&pcie0->core_space.func[3].aer.root_err_cmd = 0xfd81312c
&pcie0->core_space.func[3].aer.root_err_stat = 0xfd813130
&pcie0->core_space.func[3].aer.err_src_id = 0xfd813134
&pcie0->core_space.func[3].pcie_sec_ext_cap_base = 0xfd813158
&pcie0->core_space.func[3].tph_cap_base = 0xfd813178
&pcie0->core_space.func[3].tph_cap_base_x16 = 0xfd813188
&pcie0->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfd813700
&pcie0->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfd81370c
&pcie0->core_space.func[3].port_regs.port_link_ctrl = 0xfd813710
&pcie0->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfd813718
&pcie0->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfd81371c
&pcie0->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfd813748
&pcie0->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd81374c
&pcie0->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfd813750
&pcie0->core_space.func[3].port_regs.gen2_ctrl = 0xfd81380c
&pcie0->core_space.func[3].port_regs.gen3_ctrl = 0xfd813890
&pcie0->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfd813894
&pcie0->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfd813898
&pcie0->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfd81389c
&pcie0->core_space.func[3].port_regs.gen3_eq_status = 0xfd8138a4
&pcie0->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfd8138a8
&pcie0->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8138ac
&pcie0->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfd8138b8
&pcie0->core_space.func[3].port_regs.rd_only_wr_en = 0xfd8138bc
&pcie0->core_space.func[3].port_regs.axi_slave_err_resp = 0xfd8138d0
&pcie0->core_space.func[3].port_regs.iatu.index = 0xfd813900
&pcie0->core_space.func[3].port_regs.iatu.cr1 = 0xfd813904
&pcie0->core_space.func[3].port_regs.iatu.cr2 = 0xfd813908
&pcie0->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfd81390c
&pcie0->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfd813910
&pcie0->core_space.func[3].port_regs.iatu.limit_addr = 0xfd813914
&pcie0->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfd813918
&pcie0->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfd81391c
&pcie0->core_space.func[3].port_regs.iatu.cr3 = 0xfd813920
&pcie1->axi.ctrl.global = 0xfd820000
&pcie1->axi.ctrl.master_bctl = 0xfd820008
&pcie1->axi.ctrl.master_rctl = 0xfd82000c
&pcie1->axi.ctrl.master_ctl = 0xfd820010
&pcie1->axi.ctrl.master_arctl = 0xfd820014
&pcie1->axi.ctrl.master_awctl = 0xfd820018
&pcie1->axi.ctrl.slave_rctl = 0xfd82001c
&pcie1->axi.ctrl.slv_wctl = 0xfd820020
&pcie1->axi.ctrl.slv_ctl = 0xfd820024
&pcie1->axi.ctrl.dbi_ctl = 0xfd820028
&pcie1->axi.ctrl.tgtid_mask = 0xfd82002c
&pcie1->axi.ob_ctrl.cfg_target_bus = 0xfd820030
&pcie1->axi.ob_ctrl.cfg_control = 0xfd820034
&pcie1->axi.ob_ctrl.io_start_l = 0xfd820038
&pcie1->axi.ob_ctrl.io_start_h = 0xfd82003c
&pcie1->axi.ob_ctrl.io_limit_l = 0xfd820040
&pcie1->axi.ob_ctrl.io_limit_h = 0xfd820044
&pcie1->axi.ob_ctrl.aw_msg_start_l = 0xfd820048
&pcie1->axi.ob_ctrl.aw_msg_start_h = 0xfd82004c
&pcie1->axi.ob_ctrl.aw_msg_limit_l = 0xfd820050
&pcie1->axi.ob_ctrl.aw_msg_limit_h = 0xfd820054
&pcie1->axi.ob_ctrl.ar_msg_start_l = 0xfd820058
&pcie1->axi.ob_ctrl.ar_msg_start_h = 0xfd82005c
&pcie1->axi.ob_ctrl.ar_msg_limit_l = 0xfd820060
&pcie1->axi.ob_ctrl.ar_msg_limit_h = 0xfd820064
&pcie1->axi.ob_ctrl.io_addr_mask_h = 0xfd820068
&pcie1->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfd82006c
&pcie1->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfd820070
&pcie1->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd820074
&pcie1->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd820078
&pcie1->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd82007c
&pcie1->axi.ob_ctrl.addr_size_replace = 0xfd820080
&pcie1->axi.msg.addr_high = 0xfd820090
&pcie1->axi.msg.addr_low = 0xfd820094
&pcie1->axi.msg.type = 0xfd820098
&pcie1->axi.pcie_status.debug = 0xfd82009c
&pcie1->axi.rd_parity.log_high = 0xfd8200a0
&pcie1->axi.rd_parity.log_low = 0xfd8200a4
&pcie1->axi.rd_cmpl.cmpl_log_high = 0xfd8200a8
&pcie1->axi.rd_cmpl.cmpl_log_low = 0xfd8200ac
&pcie1->axi.rd_to.to_log_high = 0xfd8200b0
&pcie1->axi.rd_to.to_log_low = 0xfd8200b4
&pcie1->axi.wr_cmpl.wr_cmpl_log_high = 0xfd8200b8
&pcie1->axi.wr_cmpl.wr_cmpl_log_low = 0xfd8200bc
&pcie1->axi.wr_to.wr_to_log_high = 0xfd8200c0
&pcie1->axi.wr_to.wr_to_log_low = 0xfd8200c4
&pcie1->axi.pcie_global.conf = 0xfd8200c8
&pcie1->axi.parity.en_axi = 0xfd8200d0
&pcie1->axi.parity.status_axi = 0xfd8200d4
&pcie1->axi.pos_logged.error_low = 0xfd8200d8
&pcie1->axi.pos_logged.error_high = 0xfd8200dc
&pcie1->axi.ordering.pos_cntl = 0xfd8200e0
&pcie1->axi.link_down.reset_extend = 0xfd8200e4
&pcie1->axi.pre_configuration.pcie_core_setup = 0xfd8200e8
&pcie1->axi.init_fc.cfg = 0xfd8200ec
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfd820100
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfd820104
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfd820108
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfd82010c
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfd820110
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfd820114
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfd820118
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfd82011c
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfd820120
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfd820124
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfd820128
&pcie1->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfd82012c
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfd820130
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfd820134
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfd820138
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfd82013c
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfd820140
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfd820144
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfd820148
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfd82014c
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfd820150
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfd820154
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfd820158
&pcie1->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfd82015c
&pcie1->axi.dbg_outstading_trans_axi.read_master_counter = 0xfd820160
&pcie1->axi.dbg_outstading_trans_axi.write_master_counter = 0xfd820164
&pcie1->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfd820168
&pcie1->axi.device_id.device_rev_id = 0xfd82016c
&pcie1->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfd820170
&pcie1->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfd820174
&pcie1->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfd820178
&pcie1->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfd82017c
&pcie1->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfd820180
&pcie1->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfd820184
&pcie1->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfd820188
&pcie1->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfd820190
&pcie1->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfd8201a0
&pcie1->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfd8201a4
&pcie1->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfd8201a8
&pcie1->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfd8201ac
&pcie1->axi.axi_attr_ovrd.pf_sel = 0xfd8201b0
&pcie1->axi.axi_attr_ovrd.mapsel = 0xfd8201b4
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfd8201c0
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfd8201c4
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfd8201c8
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfd8201cc
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfd8201d0
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfd8201d4
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfd8201d8
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfd8201dc
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfd8201e0
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfd8201e4
&pcie1->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfd8201e8
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfd820200
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfd820204
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfd820208
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfd82020c
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfd820210
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfd820214
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfd820218
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfd82021c
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfd820220
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfd820224
&pcie1->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfd820228
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfd820240
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfd820244
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfd820248
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfd82024c
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfd820250
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfd820254
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfd820258
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfd82025c
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfd820260
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfd820264
&pcie1->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfd820268
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfd820280
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfd820284
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfd820288
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfd82028c
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfd820290
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfd820294
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfd820298
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfd82029c
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfd8202a0
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfd8202a4
&pcie1->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfd8202a8
&pcie1->axi.status.lane0 = 0xfd8203c0
&pcie1->axi.status.lane1 = 0xfd8203c4
&pcie1->axi.status.lane2 = 0xfd8203c8
&pcie1->axi.status.lane3 = 0xfd8203cc
&pcie1->axi.status.lane4 = 0xfd8203d0
&pcie1->axi.status.lane5 = 0xfd8203d4
&pcie1->axi.status.lane6 = 0xfd8203d8
&pcie1->axi.status.lane7 = 0xfd8203dc
&pcie1->axi.status.lane8 = 0xfd8203e0
&pcie1->axi.status.lane9 = 0xfd8203e4
&pcie1->axi.status.lane10 = 0xfd8203e8
&pcie1->axi.status.lane11 = 0xfd8203ec
&pcie1->axi.status.lane12 = 0xfd8203f0
&pcie1->axi.status.lane13 = 0xfd8203f4
&pcie1->axi.status.lane14 = 0xfd8203f8
&pcie1->axi.status.lane15 = 0xfd8203fc
&pcie1->axi.status_high.lane0_high = 0xfd820400
&pcie1->axi.status_high.lane1_high = 0xfd820404
&pcie1->axi.status_high.lane2_high = 0xfd820408
&pcie1->axi.status_high.lane3_high = 0xfd82040c
&pcie1->axi.status_high.lane4_high = 0xfd820410
&pcie1->axi.status_high.lane5_high = 0xfd820414
&pcie1->axi.status_high.lane6_high = 0xfd820418
&pcie1->axi.status_high.lane7_high = 0xfd82041c
&pcie1->axi.status_high.lane8_high = 0xfd820420
&pcie1->axi.status_high.lane9_high = 0xfd820424
&pcie1->axi.status_high.lane10_high = 0xfd820428
&pcie1->axi.status_high.lane11_high = 0xfd82042c
&pcie1->axi.status_high.lane12_high = 0xfd820430
&pcie1->axi.status_high.lane13_high = 0xfd820434
&pcie1->axi.status_high.lane14_high = 0xfd820438
&pcie1->axi.status_high.lane15_high = 0xfd82043c
&pcie1->axi.conf.zero_lane0 = 0xfd820440
&pcie1->axi.conf.zero_lane1 = 0xfd820444
&pcie1->axi.conf.zero_lane2 = 0xfd820448
&pcie1->axi.conf.zero_lane3 = 0xfd82044c
&pcie1->axi.conf.zero_lane4 = 0xfd820450
&pcie1->axi.conf.zero_lane5 = 0xfd820454
&pcie1->axi.conf.zero_lane6 = 0xfd820458
&pcie1->axi.conf.zero_lane7 = 0xfd82045c
&pcie1->axi.conf.one_lane0 = 0xfd820460
&pcie1->axi.conf.one_lane1 = 0xfd820464
&pcie1->axi.conf.one_lane2 = 0xfd820468
&pcie1->axi.conf.one_lane3 = 0xfd82046c
&pcie1->axi.conf.one_lane4 = 0xfd820470
&pcie1->axi.conf.one_lane5 = 0xfd820474
&pcie1->axi.conf.one_lane6 = 0xfd820478
&pcie1->axi.conf.one_lane7 = 0xfd82047c
&pcie1->axi.conf.zero_lane8 = 0xfd820480
&pcie1->axi.conf.zero_lane9 = 0xfd820484
&pcie1->axi.conf.zero_lane10 = 0xfd820488
&pcie1->axi.conf.zero_lane11 = 0xfd82048c
&pcie1->axi.conf.zero_lane12 = 0xfd820490
&pcie1->axi.conf.zero_lane13 = 0xfd820494
&pcie1->axi.conf.zero_lane14 = 0xfd820498
&pcie1->axi.conf.zero_lane15 = 0xfd82049c
&pcie1->axi.conf.one_lane8 = 0xfd8204a0
&pcie1->axi.conf.one_lane9 = 0xfd8204a4
&pcie1->axi.conf.one_lane10 = 0xfd8204a8
&pcie1->axi.conf.one_lane11 = 0xfd8204ac
&pcie1->axi.conf.one_lane12 = 0xfd8204b0
&pcie1->axi.conf.one_lane13 = 0xfd8204b4
&pcie1->axi.conf.one_lane14 = 0xfd8204b8
&pcie1->axi.conf.one_lane15 = 0xfd8204bc
&pcie1->axi.conf_high.zero_lane0_high = 0xfd8204c0
&pcie1->axi.conf_high.zero_lane1_high = 0xfd8204c4
&pcie1->axi.conf_high.zero_lane2_high = 0xfd8204c8
&pcie1->axi.conf_high.zero_lane3_high = 0xfd8204cc
&pcie1->axi.conf_high.zero_lane4_high = 0xfd8204d0
&pcie1->axi.conf_high.zero_lane5_high = 0xfd8204d4
&pcie1->axi.conf_high.zero_lane6_high = 0xfd8204d8
&pcie1->axi.conf_high.zero_lane7_high = 0xfd8204dc
&pcie1->axi.conf_high.one_lane0_high = 0xfd8204e0
&pcie1->axi.conf_high.one_lane1_high = 0xfd8204e4
&pcie1->axi.conf_high.one_lane2_high = 0xfd8204e8
&pcie1->axi.conf_high.one_lane3_high = 0xfd8204ec
&pcie1->axi.conf_high.one_lane4_high = 0xfd8204f0
&pcie1->axi.conf_high.one_lane5_high = 0xfd8204f4
&pcie1->axi.conf_high.one_lane6_high = 0xfd8204f8
&pcie1->axi.conf_high.one_lane7_high = 0xfd8204fc
&pcie1->axi.conf_high.zero_lane8_high = 0xfd820500
&pcie1->axi.conf_high.zero_lane9_high = 0xfd820504
&pcie1->axi.conf_high.zero_lane10_high = 0xfd820508
&pcie1->axi.conf_high.zero_lane11_high = 0xfd82050c
&pcie1->axi.conf_high.zero_lane12_high = 0xfd820510
&pcie1->axi.conf_high.zero_lane13_high = 0xfd820514
&pcie1->axi.conf_high.zero_lane14_high = 0xfd820518
&pcie1->axi.conf_high.zero_lane15_high = 0xfd82051c
&pcie1->axi.conf_high.one_lane8_high = 0xfd820520
&pcie1->axi.conf_high.one_lane9_high = 0xfd820524
&pcie1->axi.conf_high.one_lane10_high = 0xfd820528
&pcie1->axi.conf_high.one_lane11_high = 0xfd82052c
&pcie1->axi.conf_high.one_lane12_high = 0xfd820530
&pcie1->axi.conf_high.one_lane13_high = 0xfd820534
&pcie1->axi.conf_high.one_lane14_high = 0xfd820538
&pcie1->axi.conf_high.one_lane15_high = 0xfd82053c
&pcie1->axi.cfg_pclk_generate.cntr_low = 0xfd820540
&pcie1->axi.cfg_pclk_generate.cntr_high = 0xfd820544
&pcie1->axi.cfg_pclk_generate_status.status_low = 0xfd820550
&pcie1->axi.msg_attr_axuser_table.entry_vec = 0xfd820560
&pcie1->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfd820568
&pcie1->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfd82056c
&pcie1->axi.cfg_outbound_rd_len.len_shaper = 0xfd820570
&pcie1->axi.mstr_pos.flush = 0xfd820580
&pcie1->axi.mstr_attr_map.ctrl0 = 0xfd820590
&pcie1->axi.mstr_attr_map.ctrl1 = 0xfd820594
&pcie1->axi.mstr_cfgtable[0].entry = 0xfd820600
&pcie1->axi.mstr_cfgtable[1].entry = 0xfd820604
&pcie1->axi.mstr_cfgtable[2].entry = 0xfd820608
&pcie1->axi.mstr_cfgtable[3].entry = 0xfd82060c
&pcie1->axi.mstr_cfgtable[4].entry = 0xfd820610
&pcie1->axi.mstr_cfgtable[5].entry = 0xfd820614
&pcie1->axi.mstr_cfgtable[6].entry = 0xfd820618
&pcie1->axi.mstr_cfgtable[7].entry = 0xfd82061c
&pcie1->axi.mstr_cfgtable[8].entry = 0xfd820620
&pcie1->axi.mstr_cfgtable[9].entry = 0xfd820624
&pcie1->axi.mstr_cfgtable[10].entry = 0xfd820628
&pcie1->axi.mstr_cfgtable[11].entry = 0xfd82062c
&pcie1->axi.mstr_cfgtable[12].entry = 0xfd820630
&pcie1->axi.mstr_cfgtable[13].entry = 0xfd820634
&pcie1->axi.mstr_cfgtable[14].entry = 0xfd820638
&pcie1->axi.mstr_cfgtable[15].entry = 0xfd82063c
&pcie1->axi.mstr_cfgtable[16].entry = 0xfd820640
&pcie1->axi.mstr_cfgtable[17].entry = 0xfd820644
&pcie1->axi.mstr_cfgtable[18].entry = 0xfd820648
&pcie1->axi.mstr_cfgtable[19].entry = 0xfd82064c
&pcie1->axi.mstr_cfgtable[20].entry = 0xfd820650
&pcie1->axi.mstr_cfgtable[21].entry = 0xfd820654
&pcie1->axi.mstr_cfgtable[22].entry = 0xfd820658
&pcie1->axi.mstr_cfgtable[23].entry = 0xfd82065c
&pcie1->axi.mstr_cfgtable[24].entry = 0xfd820660
&pcie1->axi.mstr_cfgtable[25].entry = 0xfd820664
&pcie1->axi.mstr_cfgtable[26].entry = 0xfd820668
&pcie1->axi.mstr_cfgtable[27].entry = 0xfd82066c
&pcie1->axi.mstr_cfgtable[28].entry = 0xfd820670
&pcie1->axi.mstr_cfgtable[29].entry = 0xfd820674
&pcie1->axi.mstr_cfgtable[30].entry = 0xfd820678
&pcie1->axi.mstr_cfgtable[31].entry = 0xfd82067c
&pcie1->axi.int_grp_a.cause = 0xfd820800
&pcie1->axi.int_grp_a.cause_set = 0xfd820808
&pcie1->axi.int_grp_a.mask = 0xfd820810
&pcie1->axi.int_grp_a.mask_clear = 0xfd820818
&pcie1->axi.int_grp_a.status = 0xfd820820
&pcie1->axi.int_grp_a.control = 0xfd820828
&pcie1->axi.int_grp_a.abort_mask = 0xfd820830
&pcie1->axi.int_grp_a.log_mask = 0xfd820838
&pcie1->axi.int_grp_b.cause = 0xfd820840
&pcie1->axi.int_grp_b.cause_set = 0xfd820848
&pcie1->axi.int_grp_b.mask = 0xfd820850
&pcie1->axi.int_grp_b.mask_clear = 0xfd820858
&pcie1->axi.int_grp_b.status = 0xfd820860
&pcie1->axi.int_grp_b.control = 0xfd820868
&pcie1->axi.int_grp_b.abort_mask = 0xfd820870
&pcie1->axi.int_grp_b.log_mask = 0xfd820878
&pcie1->app.global_ctrl.port_init = 0xfd822000
&pcie1->app.global_ctrl.port_status = 0xfd822004
&pcie1->app.global_ctrl.pm_control = 0xfd822008
&pcie1->app.global_ctrl.pended_corr_err_sts_int = 0xfd82200c
&pcie1->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd822010
&pcie1->app.global_ctrl.sris_kp_counter_value = 0xfd822014
&pcie1->app.debug.info_0 = 0xfd822080
&pcie1->app.debug.info_1 = 0xfd822084
&pcie1->app.debug.info_2 = 0xfd822088
&pcie1->app.debug.info_3 = 0xfd82208c
&pcie1->app.ob_ven_msg.control = 0xfd822090
&pcie1->app.ob_ven_msg.param_1 = 0xfd822094
&pcie1->app.ob_ven_msg.param_2 = 0xfd822098
&pcie1->app.ob_ven_msg.data_high = 0xfd82209c
&pcie1->app.ob_ven_msg.data_low = 0xfd8220a4
&pcie1->app.ap_user_send_msg.req_info = 0xfd8220a8
&pcie1->app.ap_user_send_msg.ack_info = 0xfd8220ac
&pcie1->app.link_down.reset_delay = 0xfd822228
&pcie1->app.ctrl_gen.features = 0xfd822230
&pcie1->app.parity.en_core = 0xfd822234
&pcie1->app.parity.status_core = 0xfd822238
&pcie1->app.last_wr.cfg_addr = 0xfd82223c
&pcie1->app.atu.in_mask_pair[0] = 0xfd822240
&pcie1->app.atu.in_mask_pair[1] = 0xfd822244
&pcie1->app.atu.in_mask_pair[2] = 0xfd822248
&pcie1->app.atu.in_mask_pair[3] = 0xfd82224c
&pcie1->app.atu.in_mask_pair[4] = 0xfd822250
&pcie1->app.atu.in_mask_pair[5] = 0xfd822254
&pcie1->app.atu.in_mask_pair[6] = 0xfd822258
&pcie1->app.atu.in_mask_pair[7] = 0xfd82225c
&pcie1->app.atu.in_mask_pair[8] = 0xfd822260
&pcie1->app.atu.in_mask_pair[9] = 0xfd822264
&pcie1->app.atu.in_mask_pair[10] = 0xfd822268
&pcie1->app.atu.in_mask_pair[11] = 0xfd82226c
&pcie1->app.atu.in_mask_pair[12] = 0xfd822270
&pcie1->app.atu.in_mask_pair[13] = 0xfd822274
&pcie1->app.atu.in_mask_pair[14] = 0xfd822278
&pcie1->app.atu.in_mask_pair[15] = 0xfd82227c
&pcie1->app.atu.out_mask_pair[0] = 0xfd822280
&pcie1->app.atu.out_mask_pair[1] = 0xfd822284
&pcie1->app.atu.out_mask_pair[2] = 0xfd822288
&pcie1->app.atu.out_mask_pair[3] = 0xfd82228c
&pcie1->app.atu.out_mask_pair[4] = 0xfd822290
&pcie1->app.atu.out_mask_pair[5] = 0xfd822294
&pcie1->app.atu.out_mask_pair[6] = 0xfd822298
&pcie1->app.atu.out_mask_pair[7] = 0xfd82229c
&pcie1->app.atu.reg_out_mask = 0xfd8222a0
&pcie1->app.cfg_func_ext.cfg = 0xfd8222e0
&pcie1->app.app_hdr_interface_send.app_hdr_31_0 = 0xfd8222e4
&pcie1->app.app_hdr_interface_send.app_hdr_63_32 = 0xfd8222e8
&pcie1->app.app_hdr_interface_send.app_hdr_95_64 = 0xfd8222ec
&pcie1->app.app_hdr_interface_send.app_hdr_127_96 = 0xfd8222f0
&pcie1->app.app_hdr_interface_send.app_err_bus = 0xfd8222f4
&pcie1->app.app_hdr_interface_send.app_func_num_advisory = 0xfd8222f8
&pcie1->app.app_hdr_interface_send.app_hdr_cmd = 0xfd8222fc
&pcie1->app.diag_command.diag_ctrl = 0xfd822300
&pcie1->app.soc_int_per_func[0].status_0 = 0xfd822310
&pcie1->app.soc_int_per_func[0].status_1 = 0xfd822314
&pcie1->app.soc_int_per_func[0].status_2 = 0xfd822318
&pcie1->app.soc_int_per_func[0].status_3 = 0xfd82231c
&pcie1->app.soc_int_per_func[0].status_4 = 0xfd822320
&pcie1->app.soc_int_per_func[0].status_5 = 0xfd822324
&pcie1->app.soc_int_per_func[0].status_6 = 0xfd822328
&pcie1->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfd82232c
&pcie1->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfd822330
&pcie1->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfd822334
&pcie1->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfd822338
&pcie1->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfd82233c
&pcie1->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfd822340
&pcie1->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfd822344
&pcie1->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfd822348
&pcie1->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfd82234c
&pcie1->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfd822350
&pcie1->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfd822354
&pcie1->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfd822358
&pcie1->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfd82235c
&pcie1->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfd822360
&pcie1->app.soc_int_per_func[0].msi_leg_cntl = 0xfd822364
&pcie1->app.soc_int_per_func[1].status_0 = 0xfd822370
&pcie1->app.soc_int_per_func[1].status_1 = 0xfd822374
&pcie1->app.soc_int_per_func[1].status_2 = 0xfd822378
&pcie1->app.soc_int_per_func[1].status_3 = 0xfd82237c
&pcie1->app.soc_int_per_func[1].status_4 = 0xfd822380
&pcie1->app.soc_int_per_func[1].status_5 = 0xfd822384
&pcie1->app.soc_int_per_func[1].status_6 = 0xfd822388
&pcie1->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfd82238c
&pcie1->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfd822390
&pcie1->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfd822394
&pcie1->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfd822398
&pcie1->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfd82239c
&pcie1->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfd8223a0
&pcie1->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfd8223a4
&pcie1->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfd8223a8
&pcie1->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfd8223ac
&pcie1->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfd8223b0
&pcie1->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfd8223b4
&pcie1->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfd8223b8
&pcie1->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfd8223bc
&pcie1->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfd8223c0
&pcie1->app.soc_int_per_func[1].msi_leg_cntl = 0xfd8223c4
&pcie1->app.soc_int_per_func[2].status_0 = 0xfd8223d0
&pcie1->app.soc_int_per_func[2].status_1 = 0xfd8223d4
&pcie1->app.soc_int_per_func[2].status_2 = 0xfd8223d8
&pcie1->app.soc_int_per_func[2].status_3 = 0xfd8223dc
&pcie1->app.soc_int_per_func[2].status_4 = 0xfd8223e0
&pcie1->app.soc_int_per_func[2].status_5 = 0xfd8223e4
&pcie1->app.soc_int_per_func[2].status_6 = 0xfd8223e8
&pcie1->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfd8223ec
&pcie1->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfd8223f0
&pcie1->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfd8223f4
&pcie1->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfd8223f8
&pcie1->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfd8223fc
&pcie1->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfd822400
&pcie1->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfd822404
&pcie1->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfd822408
&pcie1->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfd82240c
&pcie1->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfd822410
&pcie1->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfd822414
&pcie1->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfd822418
&pcie1->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfd82241c
&pcie1->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfd822420
&pcie1->app.soc_int_per_func[2].msi_leg_cntl = 0xfd822424
&pcie1->app.soc_int_per_func[3].status_0 = 0xfd822430
&pcie1->app.soc_int_per_func[3].status_1 = 0xfd822434
&pcie1->app.soc_int_per_func[3].status_2 = 0xfd822438
&pcie1->app.soc_int_per_func[3].status_3 = 0xfd82243c
&pcie1->app.soc_int_per_func[3].status_4 = 0xfd822440
&pcie1->app.soc_int_per_func[3].status_5 = 0xfd822444
&pcie1->app.soc_int_per_func[3].status_6 = 0xfd822448
&pcie1->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfd82244c
&pcie1->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfd822450
&pcie1->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfd822454
&pcie1->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfd822458
&pcie1->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfd82245c
&pcie1->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfd822460
&pcie1->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfd822464
&pcie1->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfd822468
&pcie1->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfd82246c
&pcie1->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfd822470
&pcie1->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfd822474
&pcie1->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfd822478
&pcie1->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfd82247c
&pcie1->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfd822480
&pcie1->app.soc_int_per_func[3].msi_leg_cntl = 0xfd822484
&pcie1->app.events_gen_per_func[0].events_gen = 0xfd822490
&pcie1->app.events_gen_per_func[1].events_gen = 0xfd822494
&pcie1->app.events_gen_per_func[2].events_gen = 0xfd822498
&pcie1->app.events_gen_per_func[3].events_gen = 0xfd82249c
&pcie1->app.pm_state_per_func[0].pm_state_per_func = 0xfd8224b0
&pcie1->app.pm_state_per_func[1].pm_state_per_func = 0xfd8224b4
&pcie1->app.pm_state_per_func[2].pm_state_per_func = 0xfd8224b8
&pcie1->app.pm_state_per_func[3].pm_state_per_func = 0xfd8224bc
&pcie1->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfd822500
&pcie1->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfd822504
&pcie1->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfd822508
&pcie1->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfd82250c
&pcie1->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfd822510
&pcie1->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfd822514
&pcie1->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfd822518
&pcie1->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfd82251c
&pcie1->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfd822520
&pcie1->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfd822524
&pcie1->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfd822528
&pcie1->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfd82252c
&pcie1->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfd822530
&pcie1->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfd822534
&pcie1->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfd822538
&pcie1->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfd82253c
&pcie1->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfd822540
&pcie1->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfd822544
&pcie1->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfd822548
&pcie1->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfd82254c
&pcie1->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfd822550
&pcie1->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfd822554
&pcie1->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfd822558
&pcie1->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfd82255c
&pcie1->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfd822560
&pcie1->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfd822564
&pcie1->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfd822568
&pcie1->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfd82256c
&pcie1->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfd822570
&pcie1->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfd822574
&pcie1->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfd822578
&pcie1->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfd82257c
&pcie1->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfd822580
&pcie1->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfd822584
&pcie1->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfd822588
&pcie1->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfd82258c
&pcie1->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfd822590
&pcie1->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfd822594
&pcie1->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfd822598
&pcie1->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfd82259c
&pcie1->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfd8225a0
&pcie1->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfd8225a4
&pcie1->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfd8225b0
&pcie1->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfd8225b4
&pcie1->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfd8225b8
&pcie1->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfd8225bc
&pcie1->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfd8225c0
&pcie1->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfd8225c4
&pcie1->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfd8225c8
&pcie1->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfd8225cc
&pcie1->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfd8225d0
&pcie1->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfd8225d4
&pcie1->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfd8225d8
&pcie1->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfd8225dc
&pcie1->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfd8225e0
&pcie1->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfd8225e4
&pcie1->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfd8225e8
&pcie1->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfd8225ec
&pcie1->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfd8225f0
&pcie1->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfd8225f4
&pcie1->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfd8225f8
&pcie1->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfd8225fc
&pcie1->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfd822600
&pcie1->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfd822604
&pcie1->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfd822608
&pcie1->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfd82260c
&pcie1->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfd822610
&pcie1->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfd822614
&pcie1->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfd822618
&pcie1->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfd82261c
&pcie1->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfd822620
&pcie1->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfd822624
&pcie1->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfd822628
&pcie1->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfd82262c
&pcie1->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfd822630
&pcie1->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfd822634
&pcie1->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfd822638
&pcie1->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfd82263c
&pcie1->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfd822640
&pcie1->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfd822644
&pcie1->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfd822648
&pcie1->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfd82264c
&pcie1->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfd822650
&pcie1->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfd822654
&pcie1->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfd822660
&pcie1->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfd822664
&pcie1->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfd822668
&pcie1->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfd82266c
&pcie1->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfd822670
&pcie1->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfd822674
&pcie1->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfd822678
&pcie1->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfd82267c
&pcie1->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfd822680
&pcie1->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfd822684
&pcie1->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfd822688
&pcie1->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfd82268c
&pcie1->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfd822690
&pcie1->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfd822694
&pcie1->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfd822698
&pcie1->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfd82269c
&pcie1->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfd8226a0
&pcie1->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfd8226a4
&pcie1->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfd8226a8
&pcie1->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfd8226ac
&pcie1->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfd8226b0
&pcie1->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfd8226b4
&pcie1->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfd8226b8
&pcie1->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfd8226bc
&pcie1->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfd8226c0
&pcie1->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfd8226c4
&pcie1->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfd8226c8
&pcie1->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfd8226cc
&pcie1->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfd8226d0
&pcie1->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfd8226d4
&pcie1->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfd8226d8
&pcie1->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfd8226dc
&pcie1->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfd8226e0
&pcie1->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfd8226e4
&pcie1->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfd8226e8
&pcie1->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfd8226ec
&pcie1->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfd8226f0
&pcie1->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfd8226f4
&pcie1->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfd8226f8
&pcie1->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfd8226fc
&pcie1->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfd822700
&pcie1->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfd822704
&pcie1->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfd822710
&pcie1->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfd822714
&pcie1->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfd822718
&pcie1->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfd82271c
&pcie1->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfd822720
&pcie1->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfd822724
&pcie1->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfd822728
&pcie1->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfd82272c
&pcie1->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfd822730
&pcie1->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfd822734
&pcie1->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfd822738
&pcie1->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfd82273c
&pcie1->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfd822740
&pcie1->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfd822744
&pcie1->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfd822748
&pcie1->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfd82274c
&pcie1->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfd822750
&pcie1->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfd822754
&pcie1->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfd822758
&pcie1->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfd82275c
&pcie1->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfd822760
&pcie1->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfd822764
&pcie1->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfd822768
&pcie1->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfd82276c
&pcie1->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfd822770
&pcie1->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfd822774
&pcie1->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfd822778
&pcie1->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfd82277c
&pcie1->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfd822780
&pcie1->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfd822784
&pcie1->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfd822788
&pcie1->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfd82278c
&pcie1->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfd822790
&pcie1->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfd822794
&pcie1->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfd822798
&pcie1->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfd82279c
&pcie1->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfd8227a0
&pcie1->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfd8227a4
&pcie1->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfd8227a8
&pcie1->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfd8227ac
&pcie1->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfd8227b0
&pcie1->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfd8227b4
&pcie1->app.ap_err[0].hdr_log = 0xfd822ac0
&pcie1->app.ap_err[1].hdr_log = 0xfd822ac4
&pcie1->app.ap_err[2].hdr_log = 0xfd822ac8
&pcie1->app.ap_err[3].hdr_log = 0xfd822acc
&pcie1->app.ap_err[4].hdr_log = 0xfd822ad0
&pcie1->app.status_per_func[0].status_per_func = 0xfd822b00
&pcie1->app.status_per_func[1].status_per_func = 0xfd822b04
&pcie1->app.status_per_func[2].status_per_func = 0xfd822b08
&pcie1->app.status_per_func[3].status_per_func = 0xfd822b0c
&pcie1->app.cfg_rxstandby.ext_cntl_0 = 0xfd822c00
&pcie1->app.cfg_rxstandby.ext_cntl_1 = 0xfd822c04
&pcie1->app.cfg_rxstandby.ext_cntl_2 = 0xfd822c08
&pcie1->app.cfg_rxstandby.ext_cntl_3 = 0xfd822c0c
&pcie1->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfd822c10
&pcie1->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfd822c14
&pcie1->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfd822c18
&pcie1->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfd822c1c
&pcie1->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfd822c20
&pcie1->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfd822c24
&pcie1->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfd822c28
&pcie1->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfd822c2c
&pcie1->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfd822c30
&pcie1->app.cfg_rmlh_startblock_star.startblock_star = 0xfd822c34
&pcie1->app.cfg_rxstandby_control.core_rxstandby_control = 0xfd822c38
&pcie1->app.int_grp_a.cause = 0xfd823000
&pcie1->app.int_grp_a.cause_set = 0xfd823008
&pcie1->app.int_grp_a.mask = 0xfd823010
&pcie1->app.int_grp_a.mask_clear = 0xfd823018
&pcie1->app.int_grp_a.status = 0xfd823020
&pcie1->app.int_grp_a.control = 0xfd823028
&pcie1->app.int_grp_a.abort_mask = 0xfd823030
&pcie1->app.int_grp_a.log_mask = 0xfd823038
&pcie1->app.int_grp_b.cause = 0xfd823040
&pcie1->app.int_grp_b.cause_set = 0xfd823048
&pcie1->app.int_grp_b.mask = 0xfd823050
&pcie1->app.int_grp_b.mask_clear = 0xfd823058
&pcie1->app.int_grp_b.status = 0xfd823060
&pcie1->app.int_grp_b.control = 0xfd823068
&pcie1->app.int_grp_b.abort_mask = 0xfd823070
&pcie1->app.int_grp_b.log_mask = 0xfd823078
&pcie1->app.int_grp_c.cause = 0xfd823080
&pcie1->app.int_grp_c.cause_set = 0xfd823088
&pcie1->app.int_grp_c.mask = 0xfd823090
&pcie1->app.int_grp_c.mask_clear = 0xfd823098
&pcie1->app.int_grp_c.status = 0xfd8230a0
&pcie1->app.int_grp_c.control = 0xfd8230a8
&pcie1->app.int_grp_c.abort_mask = 0xfd8230b0
&pcie1->app.int_grp_c.log_mask = 0xfd8230b8
&pcie1->app.int_grp_d.cause = 0xfd8230c0
&pcie1->app.int_grp_d.cause_set = 0xfd8230c8
&pcie1->app.int_grp_d.mask = 0xfd8230d0
&pcie1->app.int_grp_d.mask_clear = 0xfd8230d8
&pcie1->app.int_grp_d.status = 0xfd8230e0
&pcie1->app.int_grp_d.control = 0xfd8230e8
&pcie1->app.int_grp_d.abort_mask = 0xfd8230f0
&pcie1->app.int_grp_d.log_mask = 0xfd8230f8
&pcie1->core_space.func[0].pcie_pm_cap_base = 0xfd830040
&pcie1->core_space.func[0].pcie_cap_base = 0xfd830070
&pcie1->core_space.func[0].pcie_dev_cap_base = 0xfd830074
&pcie1->core_space.func[0].pcie_dev_ctrl_status = 0xfd830078
&pcie1->core_space.func[0].pcie_link_cap_base = 0xfd83007c
&pcie1->core_space.func[0].pcie_link_ctrl_status = 0xfd830080
&pcie1->core_space.func[0].msix_cap_base = 0xfd8300b0
&pcie1->core_space.func[0].aer.header = 0xfd830100
&pcie1->core_space.func[0].aer.uncorr_err_stat = 0xfd830104
&pcie1->core_space.func[0].aer.uncorr_err_mask = 0xfd830108
&pcie1->core_space.func[0].aer.uncorr_err_severity = 0xfd83010c
&pcie1->core_space.func[0].aer.corr_err_stat = 0xfd830110
&pcie1->core_space.func[0].aer.corr_err_mask = 0xfd830114
&pcie1->core_space.func[0].aer.cap_and_ctrl = 0xfd830118
&pcie1->core_space.func[0].aer.header_log[0] = 0xfd83011c
&pcie1->core_space.func[0].aer.header_log[1] = 0xfd830120
&pcie1->core_space.func[0].aer.header_log[2] = 0xfd830124
&pcie1->core_space.func[0].aer.header_log[3] = 0xfd830128
&pcie1->core_space.func[0].aer.root_err_cmd = 0xfd83012c
&pcie1->core_space.func[0].aer.root_err_stat = 0xfd830130
&pcie1->core_space.func[0].aer.err_src_id = 0xfd830134
&pcie1->core_space.func[0].pcie_sec_ext_cap_base = 0xfd830158
&pcie1->core_space.func[0].tph_cap_base = 0xfd830178
&pcie1->core_space.func[0].tph_cap_base_x16 = 0xfd830188
&pcie1->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfd830700
&pcie1->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfd83070c
&pcie1->core_space.func[0].port_regs.port_link_ctrl = 0xfd830710
&pcie1->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfd830718
&pcie1->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfd83071c
&pcie1->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfd830748
&pcie1->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd83074c
&pcie1->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfd830750
&pcie1->core_space.func[0].port_regs.gen2_ctrl = 0xfd83080c
&pcie1->core_space.func[0].port_regs.gen3_ctrl = 0xfd830890
&pcie1->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfd830894
&pcie1->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfd830898
&pcie1->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfd83089c
&pcie1->core_space.func[0].port_regs.gen3_eq_status = 0xfd8308a4
&pcie1->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfd8308a8
&pcie1->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8308ac
&pcie1->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfd8308b8
&pcie1->core_space.func[0].port_regs.rd_only_wr_en = 0xfd8308bc
&pcie1->core_space.func[0].port_regs.axi_slave_err_resp = 0xfd8308d0
&pcie1->core_space.func[0].port_regs.iatu.index = 0xfd830900
&pcie1->core_space.func[0].port_regs.iatu.cr1 = 0xfd830904
&pcie1->core_space.func[0].port_regs.iatu.cr2 = 0xfd830908
&pcie1->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfd83090c
&pcie1->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfd830910
&pcie1->core_space.func[0].port_regs.iatu.limit_addr = 0xfd830914
&pcie1->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfd830918
&pcie1->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfd83091c
&pcie1->core_space.func[0].port_regs.iatu.cr3 = 0xfd830920
&pcie1->core_space.func[1].pcie_pm_cap_base = 0xfd831040
&pcie1->core_space.func[1].pcie_cap_base = 0xfd831070
&pcie1->core_space.func[1].pcie_dev_cap_base = 0xfd831074
&pcie1->core_space.func[1].pcie_dev_ctrl_status = 0xfd831078
&pcie1->core_space.func[1].pcie_link_cap_base = 0xfd83107c
&pcie1->core_space.func[1].pcie_link_ctrl_status = 0xfd831080
&pcie1->core_space.func[1].msix_cap_base = 0xfd8310b0
&pcie1->core_space.func[1].aer.header = 0xfd831100
&pcie1->core_space.func[1].aer.uncorr_err_stat = 0xfd831104
&pcie1->core_space.func[1].aer.uncorr_err_mask = 0xfd831108
&pcie1->core_space.func[1].aer.uncorr_err_severity = 0xfd83110c
&pcie1->core_space.func[1].aer.corr_err_stat = 0xfd831110
&pcie1->core_space.func[1].aer.corr_err_mask = 0xfd831114
&pcie1->core_space.func[1].aer.cap_and_ctrl = 0xfd831118
&pcie1->core_space.func[1].aer.header_log[0] = 0xfd83111c
&pcie1->core_space.func[1].aer.header_log[1] = 0xfd831120
&pcie1->core_space.func[1].aer.header_log[2] = 0xfd831124
&pcie1->core_space.func[1].aer.header_log[3] = 0xfd831128
&pcie1->core_space.func[1].aer.root_err_cmd = 0xfd83112c
&pcie1->core_space.func[1].aer.root_err_stat = 0xfd831130
&pcie1->core_space.func[1].aer.err_src_id = 0xfd831134
&pcie1->core_space.func[1].pcie_sec_ext_cap_base = 0xfd831158
&pcie1->core_space.func[1].tph_cap_base = 0xfd831178
&pcie1->core_space.func[1].tph_cap_base_x16 = 0xfd831188
&pcie1->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfd831700
&pcie1->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfd83170c
&pcie1->core_space.func[1].port_regs.port_link_ctrl = 0xfd831710
&pcie1->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfd831718
&pcie1->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfd83171c
&pcie1->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfd831748
&pcie1->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd83174c
&pcie1->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfd831750
&pcie1->core_space.func[1].port_regs.gen2_ctrl = 0xfd83180c
&pcie1->core_space.func[1].port_regs.gen3_ctrl = 0xfd831890
&pcie1->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfd831894
&pcie1->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfd831898
&pcie1->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfd83189c
&pcie1->core_space.func[1].port_regs.gen3_eq_status = 0xfd8318a4
&pcie1->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfd8318a8
&pcie1->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8318ac
&pcie1->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfd8318b8
&pcie1->core_space.func[1].port_regs.rd_only_wr_en = 0xfd8318bc
&pcie1->core_space.func[1].port_regs.axi_slave_err_resp = 0xfd8318d0
&pcie1->core_space.func[1].port_regs.iatu.index = 0xfd831900
&pcie1->core_space.func[1].port_regs.iatu.cr1 = 0xfd831904
&pcie1->core_space.func[1].port_regs.iatu.cr2 = 0xfd831908
&pcie1->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfd83190c
&pcie1->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfd831910
&pcie1->core_space.func[1].port_regs.iatu.limit_addr = 0xfd831914
&pcie1->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfd831918
&pcie1->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfd83191c
&pcie1->core_space.func[1].port_regs.iatu.cr3 = 0xfd831920
&pcie1->core_space.func[2].pcie_pm_cap_base = 0xfd832040
&pcie1->core_space.func[2].pcie_cap_base = 0xfd832070
&pcie1->core_space.func[2].pcie_dev_cap_base = 0xfd832074
&pcie1->core_space.func[2].pcie_dev_ctrl_status = 0xfd832078
&pcie1->core_space.func[2].pcie_link_cap_base = 0xfd83207c
&pcie1->core_space.func[2].pcie_link_ctrl_status = 0xfd832080
&pcie1->core_space.func[2].msix_cap_base = 0xfd8320b0
&pcie1->core_space.func[2].aer.header = 0xfd832100
&pcie1->core_space.func[2].aer.uncorr_err_stat = 0xfd832104
&pcie1->core_space.func[2].aer.uncorr_err_mask = 0xfd832108
&pcie1->core_space.func[2].aer.uncorr_err_severity = 0xfd83210c
&pcie1->core_space.func[2].aer.corr_err_stat = 0xfd832110
&pcie1->core_space.func[2].aer.corr_err_mask = 0xfd832114
&pcie1->core_space.func[2].aer.cap_and_ctrl = 0xfd832118
&pcie1->core_space.func[2].aer.header_log[0] = 0xfd83211c
&pcie1->core_space.func[2].aer.header_log[1] = 0xfd832120
&pcie1->core_space.func[2].aer.header_log[2] = 0xfd832124
&pcie1->core_space.func[2].aer.header_log[3] = 0xfd832128
&pcie1->core_space.func[2].aer.root_err_cmd = 0xfd83212c
&pcie1->core_space.func[2].aer.root_err_stat = 0xfd832130
&pcie1->core_space.func[2].aer.err_src_id = 0xfd832134
&pcie1->core_space.func[2].pcie_sec_ext_cap_base = 0xfd832158
&pcie1->core_space.func[2].tph_cap_base = 0xfd832178
&pcie1->core_space.func[2].tph_cap_base_x16 = 0xfd832188
&pcie1->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfd832700
&pcie1->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfd83270c
&pcie1->core_space.func[2].port_regs.port_link_ctrl = 0xfd832710
&pcie1->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfd832718
&pcie1->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfd83271c
&pcie1->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfd832748
&pcie1->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd83274c
&pcie1->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfd832750
&pcie1->core_space.func[2].port_regs.gen2_ctrl = 0xfd83280c
&pcie1->core_space.func[2].port_regs.gen3_ctrl = 0xfd832890
&pcie1->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfd832894
&pcie1->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfd832898
&pcie1->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfd83289c
&pcie1->core_space.func[2].port_regs.gen3_eq_status = 0xfd8328a4
&pcie1->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfd8328a8
&pcie1->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8328ac
&pcie1->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfd8328b8
&pcie1->core_space.func[2].port_regs.rd_only_wr_en = 0xfd8328bc
&pcie1->core_space.func[2].port_regs.axi_slave_err_resp = 0xfd8328d0
&pcie1->core_space.func[2].port_regs.iatu.index = 0xfd832900
&pcie1->core_space.func[2].port_regs.iatu.cr1 = 0xfd832904
&pcie1->core_space.func[2].port_regs.iatu.cr2 = 0xfd832908
&pcie1->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfd83290c
&pcie1->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfd832910
&pcie1->core_space.func[2].port_regs.iatu.limit_addr = 0xfd832914
&pcie1->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfd832918
&pcie1->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfd83291c
&pcie1->core_space.func[2].port_regs.iatu.cr3 = 0xfd832920
&pcie1->core_space.func[3].pcie_pm_cap_base = 0xfd833040
&pcie1->core_space.func[3].pcie_cap_base = 0xfd833070
&pcie1->core_space.func[3].pcie_dev_cap_base = 0xfd833074
&pcie1->core_space.func[3].pcie_dev_ctrl_status = 0xfd833078
&pcie1->core_space.func[3].pcie_link_cap_base = 0xfd83307c
&pcie1->core_space.func[3].pcie_link_ctrl_status = 0xfd833080
&pcie1->core_space.func[3].msix_cap_base = 0xfd8330b0
&pcie1->core_space.func[3].aer.header = 0xfd833100
&pcie1->core_space.func[3].aer.uncorr_err_stat = 0xfd833104
&pcie1->core_space.func[3].aer.uncorr_err_mask = 0xfd833108
&pcie1->core_space.func[3].aer.uncorr_err_severity = 0xfd83310c
&pcie1->core_space.func[3].aer.corr_err_stat = 0xfd833110
&pcie1->core_space.func[3].aer.corr_err_mask = 0xfd833114
&pcie1->core_space.func[3].aer.cap_and_ctrl = 0xfd833118
&pcie1->core_space.func[3].aer.header_log[0] = 0xfd83311c
&pcie1->core_space.func[3].aer.header_log[1] = 0xfd833120
&pcie1->core_space.func[3].aer.header_log[2] = 0xfd833124
&pcie1->core_space.func[3].aer.header_log[3] = 0xfd833128
&pcie1->core_space.func[3].aer.root_err_cmd = 0xfd83312c
&pcie1->core_space.func[3].aer.root_err_stat = 0xfd833130
&pcie1->core_space.func[3].aer.err_src_id = 0xfd833134
&pcie1->core_space.func[3].pcie_sec_ext_cap_base = 0xfd833158
&pcie1->core_space.func[3].tph_cap_base = 0xfd833178
&pcie1->core_space.func[3].tph_cap_base_x16 = 0xfd833188
&pcie1->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfd833700
&pcie1->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfd83370c
&pcie1->core_space.func[3].port_regs.port_link_ctrl = 0xfd833710
&pcie1->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfd833718
&pcie1->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfd83371c
&pcie1->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfd833748
&pcie1->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd83374c
&pcie1->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfd833750
&pcie1->core_space.func[3].port_regs.gen2_ctrl = 0xfd83380c
&pcie1->core_space.func[3].port_regs.gen3_ctrl = 0xfd833890
&pcie1->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfd833894
&pcie1->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfd833898
&pcie1->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfd83389c
&pcie1->core_space.func[3].port_regs.gen3_eq_status = 0xfd8338a4
&pcie1->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfd8338a8
&pcie1->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8338ac
&pcie1->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfd8338b8
&pcie1->core_space.func[3].port_regs.rd_only_wr_en = 0xfd8338bc
&pcie1->core_space.func[3].port_regs.axi_slave_err_resp = 0xfd8338d0
&pcie1->core_space.func[3].port_regs.iatu.index = 0xfd833900
&pcie1->core_space.func[3].port_regs.iatu.cr1 = 0xfd833904
&pcie1->core_space.func[3].port_regs.iatu.cr2 = 0xfd833908
&pcie1->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfd83390c
&pcie1->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfd833910
&pcie1->core_space.func[3].port_regs.iatu.limit_addr = 0xfd833914
&pcie1->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfd833918
&pcie1->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfd83391c
&pcie1->core_space.func[3].port_regs.iatu.cr3 = 0xfd833920
&pcie2->axi.ctrl.global = 0xfd840000
&pcie2->axi.ctrl.master_bctl = 0xfd840008
&pcie2->axi.ctrl.master_rctl = 0xfd84000c
&pcie2->axi.ctrl.master_ctl = 0xfd840010
&pcie2->axi.ctrl.master_arctl = 0xfd840014
&pcie2->axi.ctrl.master_awctl = 0xfd840018
&pcie2->axi.ctrl.slave_rctl = 0xfd84001c
&pcie2->axi.ctrl.slv_wctl = 0xfd840020
&pcie2->axi.ctrl.slv_ctl = 0xfd840024
&pcie2->axi.ctrl.dbi_ctl = 0xfd840028
&pcie2->axi.ctrl.tgtid_mask = 0xfd84002c
&pcie2->axi.ob_ctrl.cfg_target_bus = 0xfd840030
&pcie2->axi.ob_ctrl.cfg_control = 0xfd840034
&pcie2->axi.ob_ctrl.io_start_l = 0xfd840038
&pcie2->axi.ob_ctrl.io_start_h = 0xfd84003c
&pcie2->axi.ob_ctrl.io_limit_l = 0xfd840040
&pcie2->axi.ob_ctrl.io_limit_h = 0xfd840044
&pcie2->axi.ob_ctrl.aw_msg_start_l = 0xfd840048
&pcie2->axi.ob_ctrl.aw_msg_start_h = 0xfd84004c
&pcie2->axi.ob_ctrl.aw_msg_limit_l = 0xfd840050
&pcie2->axi.ob_ctrl.aw_msg_limit_h = 0xfd840054
&pcie2->axi.ob_ctrl.ar_msg_start_l = 0xfd840058
&pcie2->axi.ob_ctrl.ar_msg_start_h = 0xfd84005c
&pcie2->axi.ob_ctrl.ar_msg_limit_l = 0xfd840060
&pcie2->axi.ob_ctrl.ar_msg_limit_h = 0xfd840064
&pcie2->axi.ob_ctrl.io_addr_mask_h = 0xfd840068
&pcie2->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfd84006c
&pcie2->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfd840070
&pcie2->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd840074
&pcie2->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd840078
&pcie2->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd84007c
&pcie2->axi.ob_ctrl.addr_size_replace = 0xfd840080
&pcie2->axi.msg.addr_high = 0xfd840090
&pcie2->axi.msg.addr_low = 0xfd840094
&pcie2->axi.msg.type = 0xfd840098
&pcie2->axi.pcie_status.debug = 0xfd84009c
&pcie2->axi.rd_parity.log_high = 0xfd8400a0
&pcie2->axi.rd_parity.log_low = 0xfd8400a4
&pcie2->axi.rd_cmpl.cmpl_log_high = 0xfd8400a8
&pcie2->axi.rd_cmpl.cmpl_log_low = 0xfd8400ac
&pcie2->axi.rd_to.to_log_high = 0xfd8400b0
&pcie2->axi.rd_to.to_log_low = 0xfd8400b4
&pcie2->axi.wr_cmpl.wr_cmpl_log_high = 0xfd8400b8
&pcie2->axi.wr_cmpl.wr_cmpl_log_low = 0xfd8400bc
&pcie2->axi.wr_to.wr_to_log_high = 0xfd8400c0
&pcie2->axi.wr_to.wr_to_log_low = 0xfd8400c4
&pcie2->axi.pcie_global.conf = 0xfd8400c8
&pcie2->axi.parity.en_axi = 0xfd8400d0
&pcie2->axi.parity.status_axi = 0xfd8400d4
&pcie2->axi.pos_logged.error_low = 0xfd8400d8
&pcie2->axi.pos_logged.error_high = 0xfd8400dc
&pcie2->axi.ordering.pos_cntl = 0xfd8400e0
&pcie2->axi.link_down.reset_extend = 0xfd8400e4
&pcie2->axi.pre_configuration.pcie_core_setup = 0xfd8400e8
&pcie2->axi.init_fc.cfg = 0xfd8400ec
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfd840100
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfd840104
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfd840108
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfd84010c
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfd840110
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfd840114
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfd840118
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfd84011c
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfd840120
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfd840124
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfd840128
&pcie2->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfd84012c
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfd840130
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfd840134
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfd840138
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfd84013c
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfd840140
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfd840144
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfd840148
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfd84014c
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfd840150
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfd840154
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfd840158
&pcie2->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfd84015c
&pcie2->axi.dbg_outstading_trans_axi.read_master_counter = 0xfd840160
&pcie2->axi.dbg_outstading_trans_axi.write_master_counter = 0xfd840164
&pcie2->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfd840168
&pcie2->axi.device_id.device_rev_id = 0xfd84016c
&pcie2->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfd840170
&pcie2->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfd840174
&pcie2->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfd840178
&pcie2->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfd84017c
&pcie2->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfd840180
&pcie2->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfd840184
&pcie2->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfd840188
&pcie2->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfd840190
&pcie2->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfd8401a0
&pcie2->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfd8401a4
&pcie2->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfd8401a8
&pcie2->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfd8401ac
&pcie2->axi.axi_attr_ovrd.pf_sel = 0xfd8401b0
&pcie2->axi.axi_attr_ovrd.mapsel = 0xfd8401b4
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfd8401c0
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfd8401c4
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfd8401c8
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfd8401cc
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfd8401d0
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfd8401d4
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfd8401d8
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfd8401dc
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfd8401e0
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfd8401e4
&pcie2->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfd8401e8
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfd840200
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfd840204
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfd840208
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfd84020c
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfd840210
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfd840214
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfd840218
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfd84021c
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfd840220
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfd840224
&pcie2->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfd840228
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfd840240
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfd840244
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfd840248
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfd84024c
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfd840250
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfd840254
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfd840258
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfd84025c
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfd840260
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfd840264
&pcie2->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfd840268
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfd840280
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfd840284
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfd840288
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfd84028c
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfd840290
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfd840294
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfd840298
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfd84029c
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfd8402a0
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfd8402a4
&pcie2->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfd8402a8
&pcie2->axi.status.lane0 = 0xfd8403c0
&pcie2->axi.status.lane1 = 0xfd8403c4
&pcie2->axi.status.lane2 = 0xfd8403c8
&pcie2->axi.status.lane3 = 0xfd8403cc
&pcie2->axi.status.lane4 = 0xfd8403d0
&pcie2->axi.status.lane5 = 0xfd8403d4
&pcie2->axi.status.lane6 = 0xfd8403d8
&pcie2->axi.status.lane7 = 0xfd8403dc
&pcie2->axi.status.lane8 = 0xfd8403e0
&pcie2->axi.status.lane9 = 0xfd8403e4
&pcie2->axi.status.lane10 = 0xfd8403e8
&pcie2->axi.status.lane11 = 0xfd8403ec
&pcie2->axi.status.lane12 = 0xfd8403f0
&pcie2->axi.status.lane13 = 0xfd8403f4
&pcie2->axi.status.lane14 = 0xfd8403f8
&pcie2->axi.status.lane15 = 0xfd8403fc
&pcie2->axi.status_high.lane0_high = 0xfd840400
&pcie2->axi.status_high.lane1_high = 0xfd840404
&pcie2->axi.status_high.lane2_high = 0xfd840408
&pcie2->axi.status_high.lane3_high = 0xfd84040c
&pcie2->axi.status_high.lane4_high = 0xfd840410
&pcie2->axi.status_high.lane5_high = 0xfd840414
&pcie2->axi.status_high.lane6_high = 0xfd840418
&pcie2->axi.status_high.lane7_high = 0xfd84041c
&pcie2->axi.status_high.lane8_high = 0xfd840420
&pcie2->axi.status_high.lane9_high = 0xfd840424
&pcie2->axi.status_high.lane10_high = 0xfd840428
&pcie2->axi.status_high.lane11_high = 0xfd84042c
&pcie2->axi.status_high.lane12_high = 0xfd840430
&pcie2->axi.status_high.lane13_high = 0xfd840434
&pcie2->axi.status_high.lane14_high = 0xfd840438
&pcie2->axi.status_high.lane15_high = 0xfd84043c
&pcie2->axi.conf.zero_lane0 = 0xfd840440
&pcie2->axi.conf.zero_lane1 = 0xfd840444
&pcie2->axi.conf.zero_lane2 = 0xfd840448
&pcie2->axi.conf.zero_lane3 = 0xfd84044c
&pcie2->axi.conf.zero_lane4 = 0xfd840450
&pcie2->axi.conf.zero_lane5 = 0xfd840454
&pcie2->axi.conf.zero_lane6 = 0xfd840458
&pcie2->axi.conf.zero_lane7 = 0xfd84045c
&pcie2->axi.conf.one_lane0 = 0xfd840460
&pcie2->axi.conf.one_lane1 = 0xfd840464
&pcie2->axi.conf.one_lane2 = 0xfd840468
&pcie2->axi.conf.one_lane3 = 0xfd84046c
&pcie2->axi.conf.one_lane4 = 0xfd840470
&pcie2->axi.conf.one_lane5 = 0xfd840474
&pcie2->axi.conf.one_lane6 = 0xfd840478
&pcie2->axi.conf.one_lane7 = 0xfd84047c
&pcie2->axi.conf.zero_lane8 = 0xfd840480
&pcie2->axi.conf.zero_lane9 = 0xfd840484
&pcie2->axi.conf.zero_lane10 = 0xfd840488
&pcie2->axi.conf.zero_lane11 = 0xfd84048c
&pcie2->axi.conf.zero_lane12 = 0xfd840490
&pcie2->axi.conf.zero_lane13 = 0xfd840494
&pcie2->axi.conf.zero_lane14 = 0xfd840498
&pcie2->axi.conf.zero_lane15 = 0xfd84049c
&pcie2->axi.conf.one_lane8 = 0xfd8404a0
&pcie2->axi.conf.one_lane9 = 0xfd8404a4
&pcie2->axi.conf.one_lane10 = 0xfd8404a8
&pcie2->axi.conf.one_lane11 = 0xfd8404ac
&pcie2->axi.conf.one_lane12 = 0xfd8404b0
&pcie2->axi.conf.one_lane13 = 0xfd8404b4
&pcie2->axi.conf.one_lane14 = 0xfd8404b8
&pcie2->axi.conf.one_lane15 = 0xfd8404bc
&pcie2->axi.conf_high.zero_lane0_high = 0xfd8404c0
&pcie2->axi.conf_high.zero_lane1_high = 0xfd8404c4
&pcie2->axi.conf_high.zero_lane2_high = 0xfd8404c8
&pcie2->axi.conf_high.zero_lane3_high = 0xfd8404cc
&pcie2->axi.conf_high.zero_lane4_high = 0xfd8404d0
&pcie2->axi.conf_high.zero_lane5_high = 0xfd8404d4
&pcie2->axi.conf_high.zero_lane6_high = 0xfd8404d8
&pcie2->axi.conf_high.zero_lane7_high = 0xfd8404dc
&pcie2->axi.conf_high.one_lane0_high = 0xfd8404e0
&pcie2->axi.conf_high.one_lane1_high = 0xfd8404e4
&pcie2->axi.conf_high.one_lane2_high = 0xfd8404e8
&pcie2->axi.conf_high.one_lane3_high = 0xfd8404ec
&pcie2->axi.conf_high.one_lane4_high = 0xfd8404f0
&pcie2->axi.conf_high.one_lane5_high = 0xfd8404f4
&pcie2->axi.conf_high.one_lane6_high = 0xfd8404f8
&pcie2->axi.conf_high.one_lane7_high = 0xfd8404fc
&pcie2->axi.conf_high.zero_lane8_high = 0xfd840500
&pcie2->axi.conf_high.zero_lane9_high = 0xfd840504
&pcie2->axi.conf_high.zero_lane10_high = 0xfd840508
&pcie2->axi.conf_high.zero_lane11_high = 0xfd84050c
&pcie2->axi.conf_high.zero_lane12_high = 0xfd840510
&pcie2->axi.conf_high.zero_lane13_high = 0xfd840514
&pcie2->axi.conf_high.zero_lane14_high = 0xfd840518
&pcie2->axi.conf_high.zero_lane15_high = 0xfd84051c
&pcie2->axi.conf_high.one_lane8_high = 0xfd840520
&pcie2->axi.conf_high.one_lane9_high = 0xfd840524
&pcie2->axi.conf_high.one_lane10_high = 0xfd840528
&pcie2->axi.conf_high.one_lane11_high = 0xfd84052c
&pcie2->axi.conf_high.one_lane12_high = 0xfd840530
&pcie2->axi.conf_high.one_lane13_high = 0xfd840534
&pcie2->axi.conf_high.one_lane14_high = 0xfd840538
&pcie2->axi.conf_high.one_lane15_high = 0xfd84053c
&pcie2->axi.cfg_pclk_generate.cntr_low = 0xfd840540
&pcie2->axi.cfg_pclk_generate.cntr_high = 0xfd840544
&pcie2->axi.cfg_pclk_generate_status.status_low = 0xfd840550
&pcie2->axi.msg_attr_axuser_table.entry_vec = 0xfd840560
&pcie2->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfd840568
&pcie2->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfd84056c
&pcie2->axi.cfg_outbound_rd_len.len_shaper = 0xfd840570
&pcie2->axi.mstr_pos.flush = 0xfd840580
&pcie2->axi.mstr_attr_map.ctrl0 = 0xfd840590
&pcie2->axi.mstr_attr_map.ctrl1 = 0xfd840594
&pcie2->axi.mstr_cfgtable[0].entry = 0xfd840600
&pcie2->axi.mstr_cfgtable[1].entry = 0xfd840604
&pcie2->axi.mstr_cfgtable[2].entry = 0xfd840608
&pcie2->axi.mstr_cfgtable[3].entry = 0xfd84060c
&pcie2->axi.mstr_cfgtable[4].entry = 0xfd840610
&pcie2->axi.mstr_cfgtable[5].entry = 0xfd840614
&pcie2->axi.mstr_cfgtable[6].entry = 0xfd840618
&pcie2->axi.mstr_cfgtable[7].entry = 0xfd84061c
&pcie2->axi.mstr_cfgtable[8].entry = 0xfd840620
&pcie2->axi.mstr_cfgtable[9].entry = 0xfd840624
&pcie2->axi.mstr_cfgtable[10].entry = 0xfd840628
&pcie2->axi.mstr_cfgtable[11].entry = 0xfd84062c
&pcie2->axi.mstr_cfgtable[12].entry = 0xfd840630
&pcie2->axi.mstr_cfgtable[13].entry = 0xfd840634
&pcie2->axi.mstr_cfgtable[14].entry = 0xfd840638
&pcie2->axi.mstr_cfgtable[15].entry = 0xfd84063c
&pcie2->axi.mstr_cfgtable[16].entry = 0xfd840640
&pcie2->axi.mstr_cfgtable[17].entry = 0xfd840644
&pcie2->axi.mstr_cfgtable[18].entry = 0xfd840648
&pcie2->axi.mstr_cfgtable[19].entry = 0xfd84064c
&pcie2->axi.mstr_cfgtable[20].entry = 0xfd840650
&pcie2->axi.mstr_cfgtable[21].entry = 0xfd840654
&pcie2->axi.mstr_cfgtable[22].entry = 0xfd840658
&pcie2->axi.mstr_cfgtable[23].entry = 0xfd84065c
&pcie2->axi.mstr_cfgtable[24].entry = 0xfd840660
&pcie2->axi.mstr_cfgtable[25].entry = 0xfd840664
&pcie2->axi.mstr_cfgtable[26].entry = 0xfd840668
&pcie2->axi.mstr_cfgtable[27].entry = 0xfd84066c
&pcie2->axi.mstr_cfgtable[28].entry = 0xfd840670
&pcie2->axi.mstr_cfgtable[29].entry = 0xfd840674
&pcie2->axi.mstr_cfgtable[30].entry = 0xfd840678
&pcie2->axi.mstr_cfgtable[31].entry = 0xfd84067c
&pcie2->axi.int_grp_a.cause = 0xfd840800
&pcie2->axi.int_grp_a.cause_set = 0xfd840808
&pcie2->axi.int_grp_a.mask = 0xfd840810
&pcie2->axi.int_grp_a.mask_clear = 0xfd840818
&pcie2->axi.int_grp_a.status = 0xfd840820
&pcie2->axi.int_grp_a.control = 0xfd840828
&pcie2->axi.int_grp_a.abort_mask = 0xfd840830
&pcie2->axi.int_grp_a.log_mask = 0xfd840838
&pcie2->axi.int_grp_b.cause = 0xfd840840
&pcie2->axi.int_grp_b.cause_set = 0xfd840848
&pcie2->axi.int_grp_b.mask = 0xfd840850
&pcie2->axi.int_grp_b.mask_clear = 0xfd840858
&pcie2->axi.int_grp_b.status = 0xfd840860
&pcie2->axi.int_grp_b.control = 0xfd840868
&pcie2->axi.int_grp_b.abort_mask = 0xfd840870
&pcie2->axi.int_grp_b.log_mask = 0xfd840878
&pcie2->app.global_ctrl.port_init = 0xfd842000
&pcie2->app.global_ctrl.port_status = 0xfd842004
&pcie2->app.global_ctrl.pm_control = 0xfd842008
&pcie2->app.global_ctrl.pended_corr_err_sts_int = 0xfd84200c
&pcie2->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd842010
&pcie2->app.global_ctrl.sris_kp_counter_value = 0xfd842014
&pcie2->app.debug.info_0 = 0xfd842080
&pcie2->app.debug.info_1 = 0xfd842084
&pcie2->app.debug.info_2 = 0xfd842088
&pcie2->app.debug.info_3 = 0xfd84208c
&pcie2->app.ob_ven_msg.control = 0xfd842090
&pcie2->app.ob_ven_msg.param_1 = 0xfd842094
&pcie2->app.ob_ven_msg.param_2 = 0xfd842098
&pcie2->app.ob_ven_msg.data_high = 0xfd84209c
&pcie2->app.ob_ven_msg.data_low = 0xfd8420a4
&pcie2->app.ap_user_send_msg.req_info = 0xfd8420a8
&pcie2->app.ap_user_send_msg.ack_info = 0xfd8420ac
&pcie2->app.link_down.reset_delay = 0xfd842228
&pcie2->app.ctrl_gen.features = 0xfd842230
&pcie2->app.parity.en_core = 0xfd842234
&pcie2->app.parity.status_core = 0xfd842238
&pcie2->app.last_wr.cfg_addr = 0xfd84223c
&pcie2->app.atu.in_mask_pair[0] = 0xfd842240
&pcie2->app.atu.in_mask_pair[1] = 0xfd842244
&pcie2->app.atu.in_mask_pair[2] = 0xfd842248
&pcie2->app.atu.in_mask_pair[3] = 0xfd84224c
&pcie2->app.atu.in_mask_pair[4] = 0xfd842250
&pcie2->app.atu.in_mask_pair[5] = 0xfd842254
&pcie2->app.atu.in_mask_pair[6] = 0xfd842258
&pcie2->app.atu.in_mask_pair[7] = 0xfd84225c
&pcie2->app.atu.in_mask_pair[8] = 0xfd842260
&pcie2->app.atu.in_mask_pair[9] = 0xfd842264
&pcie2->app.atu.in_mask_pair[10] = 0xfd842268
&pcie2->app.atu.in_mask_pair[11] = 0xfd84226c
&pcie2->app.atu.in_mask_pair[12] = 0xfd842270
&pcie2->app.atu.in_mask_pair[13] = 0xfd842274
&pcie2->app.atu.in_mask_pair[14] = 0xfd842278
&pcie2->app.atu.in_mask_pair[15] = 0xfd84227c
&pcie2->app.atu.out_mask_pair[0] = 0xfd842280
&pcie2->app.atu.out_mask_pair[1] = 0xfd842284
&pcie2->app.atu.out_mask_pair[2] = 0xfd842288
&pcie2->app.atu.out_mask_pair[3] = 0xfd84228c
&pcie2->app.atu.out_mask_pair[4] = 0xfd842290
&pcie2->app.atu.out_mask_pair[5] = 0xfd842294
&pcie2->app.atu.out_mask_pair[6] = 0xfd842298
&pcie2->app.atu.out_mask_pair[7] = 0xfd84229c
&pcie2->app.atu.reg_out_mask = 0xfd8422a0
&pcie2->app.cfg_func_ext.cfg = 0xfd8422e0
&pcie2->app.app_hdr_interface_send.app_hdr_31_0 = 0xfd8422e4
&pcie2->app.app_hdr_interface_send.app_hdr_63_32 = 0xfd8422e8
&pcie2->app.app_hdr_interface_send.app_hdr_95_64 = 0xfd8422ec
&pcie2->app.app_hdr_interface_send.app_hdr_127_96 = 0xfd8422f0
&pcie2->app.app_hdr_interface_send.app_err_bus = 0xfd8422f4
&pcie2->app.app_hdr_interface_send.app_func_num_advisory = 0xfd8422f8
&pcie2->app.app_hdr_interface_send.app_hdr_cmd = 0xfd8422fc
&pcie2->app.diag_command.diag_ctrl = 0xfd842300
&pcie2->app.soc_int_per_func[0].status_0 = 0xfd842310
&pcie2->app.soc_int_per_func[0].status_1 = 0xfd842314
&pcie2->app.soc_int_per_func[0].status_2 = 0xfd842318
&pcie2->app.soc_int_per_func[0].status_3 = 0xfd84231c
&pcie2->app.soc_int_per_func[0].status_4 = 0xfd842320
&pcie2->app.soc_int_per_func[0].status_5 = 0xfd842324
&pcie2->app.soc_int_per_func[0].status_6 = 0xfd842328
&pcie2->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfd84232c
&pcie2->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfd842330
&pcie2->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfd842334
&pcie2->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfd842338
&pcie2->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfd84233c
&pcie2->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfd842340
&pcie2->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfd842344
&pcie2->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfd842348
&pcie2->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfd84234c
&pcie2->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfd842350
&pcie2->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfd842354
&pcie2->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfd842358
&pcie2->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfd84235c
&pcie2->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfd842360
&pcie2->app.soc_int_per_func[0].msi_leg_cntl = 0xfd842364
&pcie2->app.soc_int_per_func[1].status_0 = 0xfd842370
&pcie2->app.soc_int_per_func[1].status_1 = 0xfd842374
&pcie2->app.soc_int_per_func[1].status_2 = 0xfd842378
&pcie2->app.soc_int_per_func[1].status_3 = 0xfd84237c
&pcie2->app.soc_int_per_func[1].status_4 = 0xfd842380
&pcie2->app.soc_int_per_func[1].status_5 = 0xfd842384
&pcie2->app.soc_int_per_func[1].status_6 = 0xfd842388
&pcie2->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfd84238c
&pcie2->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfd842390
&pcie2->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfd842394
&pcie2->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfd842398
&pcie2->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfd84239c
&pcie2->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfd8423a0
&pcie2->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfd8423a4
&pcie2->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfd8423a8
&pcie2->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfd8423ac
&pcie2->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfd8423b0
&pcie2->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfd8423b4
&pcie2->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfd8423b8
&pcie2->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfd8423bc
&pcie2->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfd8423c0
&pcie2->app.soc_int_per_func[1].msi_leg_cntl = 0xfd8423c4
&pcie2->app.soc_int_per_func[2].status_0 = 0xfd8423d0
&pcie2->app.soc_int_per_func[2].status_1 = 0xfd8423d4
&pcie2->app.soc_int_per_func[2].status_2 = 0xfd8423d8
&pcie2->app.soc_int_per_func[2].status_3 = 0xfd8423dc
&pcie2->app.soc_int_per_func[2].status_4 = 0xfd8423e0
&pcie2->app.soc_int_per_func[2].status_5 = 0xfd8423e4
&pcie2->app.soc_int_per_func[2].status_6 = 0xfd8423e8
&pcie2->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfd8423ec
&pcie2->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfd8423f0
&pcie2->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfd8423f4
&pcie2->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfd8423f8
&pcie2->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfd8423fc
&pcie2->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfd842400
&pcie2->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfd842404
&pcie2->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfd842408
&pcie2->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfd84240c
&pcie2->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfd842410
&pcie2->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfd842414
&pcie2->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfd842418
&pcie2->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfd84241c
&pcie2->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfd842420
&pcie2->app.soc_int_per_func[2].msi_leg_cntl = 0xfd842424
&pcie2->app.soc_int_per_func[3].status_0 = 0xfd842430
&pcie2->app.soc_int_per_func[3].status_1 = 0xfd842434
&pcie2->app.soc_int_per_func[3].status_2 = 0xfd842438
&pcie2->app.soc_int_per_func[3].status_3 = 0xfd84243c
&pcie2->app.soc_int_per_func[3].status_4 = 0xfd842440
&pcie2->app.soc_int_per_func[3].status_5 = 0xfd842444
&pcie2->app.soc_int_per_func[3].status_6 = 0xfd842448
&pcie2->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfd84244c
&pcie2->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfd842450
&pcie2->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfd842454
&pcie2->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfd842458
&pcie2->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfd84245c
&pcie2->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfd842460
&pcie2->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfd842464
&pcie2->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfd842468
&pcie2->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfd84246c
&pcie2->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfd842470
&pcie2->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfd842474
&pcie2->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfd842478
&pcie2->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfd84247c
&pcie2->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfd842480
&pcie2->app.soc_int_per_func[3].msi_leg_cntl = 0xfd842484
&pcie2->app.events_gen_per_func[0].events_gen = 0xfd842490
&pcie2->app.events_gen_per_func[1].events_gen = 0xfd842494
&pcie2->app.events_gen_per_func[2].events_gen = 0xfd842498
&pcie2->app.events_gen_per_func[3].events_gen = 0xfd84249c
&pcie2->app.pm_state_per_func[0].pm_state_per_func = 0xfd8424b0
&pcie2->app.pm_state_per_func[1].pm_state_per_func = 0xfd8424b4
&pcie2->app.pm_state_per_func[2].pm_state_per_func = 0xfd8424b8
&pcie2->app.pm_state_per_func[3].pm_state_per_func = 0xfd8424bc
&pcie2->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfd842500
&pcie2->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfd842504
&pcie2->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfd842508
&pcie2->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfd84250c
&pcie2->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfd842510
&pcie2->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfd842514
&pcie2->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfd842518
&pcie2->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfd84251c
&pcie2->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfd842520
&pcie2->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfd842524
&pcie2->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfd842528
&pcie2->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfd84252c
&pcie2->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfd842530
&pcie2->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfd842534
&pcie2->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfd842538
&pcie2->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfd84253c
&pcie2->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfd842540
&pcie2->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfd842544
&pcie2->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfd842548
&pcie2->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfd84254c
&pcie2->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfd842550
&pcie2->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfd842554
&pcie2->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfd842558
&pcie2->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfd84255c
&pcie2->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfd842560
&pcie2->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfd842564
&pcie2->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfd842568
&pcie2->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfd84256c
&pcie2->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfd842570
&pcie2->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfd842574
&pcie2->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfd842578
&pcie2->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfd84257c
&pcie2->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfd842580
&pcie2->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfd842584
&pcie2->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfd842588
&pcie2->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfd84258c
&pcie2->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfd842590
&pcie2->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfd842594
&pcie2->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfd842598
&pcie2->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfd84259c
&pcie2->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfd8425a0
&pcie2->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfd8425a4
&pcie2->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfd8425b0
&pcie2->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfd8425b4
&pcie2->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfd8425b8
&pcie2->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfd8425bc
&pcie2->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfd8425c0
&pcie2->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfd8425c4
&pcie2->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfd8425c8
&pcie2->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfd8425cc
&pcie2->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfd8425d0
&pcie2->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfd8425d4
&pcie2->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfd8425d8
&pcie2->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfd8425dc
&pcie2->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfd8425e0
&pcie2->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfd8425e4
&pcie2->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfd8425e8
&pcie2->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfd8425ec
&pcie2->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfd8425f0
&pcie2->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfd8425f4
&pcie2->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfd8425f8
&pcie2->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfd8425fc
&pcie2->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfd842600
&pcie2->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfd842604
&pcie2->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfd842608
&pcie2->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfd84260c
&pcie2->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfd842610
&pcie2->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfd842614
&pcie2->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfd842618
&pcie2->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfd84261c
&pcie2->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfd842620
&pcie2->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfd842624
&pcie2->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfd842628
&pcie2->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfd84262c
&pcie2->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfd842630
&pcie2->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfd842634
&pcie2->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfd842638
&pcie2->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfd84263c
&pcie2->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfd842640
&pcie2->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfd842644
&pcie2->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfd842648
&pcie2->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfd84264c
&pcie2->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfd842650
&pcie2->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfd842654
&pcie2->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfd842660
&pcie2->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfd842664
&pcie2->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfd842668
&pcie2->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfd84266c
&pcie2->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfd842670
&pcie2->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfd842674
&pcie2->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfd842678
&pcie2->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfd84267c
&pcie2->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfd842680
&pcie2->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfd842684
&pcie2->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfd842688
&pcie2->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfd84268c
&pcie2->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfd842690
&pcie2->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfd842694
&pcie2->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfd842698
&pcie2->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfd84269c
&pcie2->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfd8426a0
&pcie2->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfd8426a4
&pcie2->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfd8426a8
&pcie2->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfd8426ac
&pcie2->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfd8426b0
&pcie2->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfd8426b4
&pcie2->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfd8426b8
&pcie2->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfd8426bc
&pcie2->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfd8426c0
&pcie2->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfd8426c4
&pcie2->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfd8426c8
&pcie2->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfd8426cc
&pcie2->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfd8426d0
&pcie2->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfd8426d4
&pcie2->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfd8426d8
&pcie2->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfd8426dc
&pcie2->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfd8426e0
&pcie2->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfd8426e4
&pcie2->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfd8426e8
&pcie2->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfd8426ec
&pcie2->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfd8426f0
&pcie2->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfd8426f4
&pcie2->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfd8426f8
&pcie2->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfd8426fc
&pcie2->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfd842700
&pcie2->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfd842704
&pcie2->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfd842710
&pcie2->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfd842714
&pcie2->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfd842718
&pcie2->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfd84271c
&pcie2->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfd842720
&pcie2->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfd842724
&pcie2->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfd842728
&pcie2->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfd84272c
&pcie2->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfd842730
&pcie2->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfd842734
&pcie2->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfd842738
&pcie2->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfd84273c
&pcie2->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfd842740
&pcie2->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfd842744
&pcie2->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfd842748
&pcie2->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfd84274c
&pcie2->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfd842750
&pcie2->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfd842754
&pcie2->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfd842758
&pcie2->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfd84275c
&pcie2->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfd842760
&pcie2->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfd842764
&pcie2->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfd842768
&pcie2->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfd84276c
&pcie2->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfd842770
&pcie2->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfd842774
&pcie2->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfd842778
&pcie2->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfd84277c
&pcie2->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfd842780
&pcie2->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfd842784
&pcie2->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfd842788
&pcie2->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfd84278c
&pcie2->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfd842790
&pcie2->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfd842794
&pcie2->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfd842798
&pcie2->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfd84279c
&pcie2->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfd8427a0
&pcie2->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfd8427a4
&pcie2->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfd8427a8
&pcie2->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfd8427ac
&pcie2->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfd8427b0
&pcie2->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfd8427b4
&pcie2->app.ap_err[0].hdr_log = 0xfd842ac0
&pcie2->app.ap_err[1].hdr_log = 0xfd842ac4
&pcie2->app.ap_err[2].hdr_log = 0xfd842ac8
&pcie2->app.ap_err[3].hdr_log = 0xfd842acc
&pcie2->app.ap_err[4].hdr_log = 0xfd842ad0
&pcie2->app.status_per_func[0].status_per_func = 0xfd842b00
&pcie2->app.status_per_func[1].status_per_func = 0xfd842b04
&pcie2->app.status_per_func[2].status_per_func = 0xfd842b08
&pcie2->app.status_per_func[3].status_per_func = 0xfd842b0c
&pcie2->app.cfg_rxstandby.ext_cntl_0 = 0xfd842c00
&pcie2->app.cfg_rxstandby.ext_cntl_1 = 0xfd842c04
&pcie2->app.cfg_rxstandby.ext_cntl_2 = 0xfd842c08
&pcie2->app.cfg_rxstandby.ext_cntl_3 = 0xfd842c0c
&pcie2->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfd842c10
&pcie2->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfd842c14
&pcie2->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfd842c18
&pcie2->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfd842c1c
&pcie2->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfd842c20
&pcie2->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfd842c24
&pcie2->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfd842c28
&pcie2->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfd842c2c
&pcie2->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfd842c30
&pcie2->app.cfg_rmlh_startblock_star.startblock_star = 0xfd842c34
&pcie2->app.cfg_rxstandby_control.core_rxstandby_control = 0xfd842c38
&pcie2->app.int_grp_a.cause = 0xfd843000
&pcie2->app.int_grp_a.cause_set = 0xfd843008
&pcie2->app.int_grp_a.mask = 0xfd843010
&pcie2->app.int_grp_a.mask_clear = 0xfd843018
&pcie2->app.int_grp_a.status = 0xfd843020
&pcie2->app.int_grp_a.control = 0xfd843028
&pcie2->app.int_grp_a.abort_mask = 0xfd843030
&pcie2->app.int_grp_a.log_mask = 0xfd843038
&pcie2->app.int_grp_b.cause = 0xfd843040
&pcie2->app.int_grp_b.cause_set = 0xfd843048
&pcie2->app.int_grp_b.mask = 0xfd843050
&pcie2->app.int_grp_b.mask_clear = 0xfd843058
&pcie2->app.int_grp_b.status = 0xfd843060
&pcie2->app.int_grp_b.control = 0xfd843068
&pcie2->app.int_grp_b.abort_mask = 0xfd843070
&pcie2->app.int_grp_b.log_mask = 0xfd843078
&pcie2->app.int_grp_c.cause = 0xfd843080
&pcie2->app.int_grp_c.cause_set = 0xfd843088
&pcie2->app.int_grp_c.mask = 0xfd843090
&pcie2->app.int_grp_c.mask_clear = 0xfd843098
&pcie2->app.int_grp_c.status = 0xfd8430a0
&pcie2->app.int_grp_c.control = 0xfd8430a8
&pcie2->app.int_grp_c.abort_mask = 0xfd8430b0
&pcie2->app.int_grp_c.log_mask = 0xfd8430b8
&pcie2->app.int_grp_d.cause = 0xfd8430c0
&pcie2->app.int_grp_d.cause_set = 0xfd8430c8
&pcie2->app.int_grp_d.mask = 0xfd8430d0
&pcie2->app.int_grp_d.mask_clear = 0xfd8430d8
&pcie2->app.int_grp_d.status = 0xfd8430e0
&pcie2->app.int_grp_d.control = 0xfd8430e8
&pcie2->app.int_grp_d.abort_mask = 0xfd8430f0
&pcie2->app.int_grp_d.log_mask = 0xfd8430f8
&pcie2->core_space.func[0].pcie_pm_cap_base = 0xfd850040
&pcie2->core_space.func[0].pcie_cap_base = 0xfd850070
&pcie2->core_space.func[0].pcie_dev_cap_base = 0xfd850074
&pcie2->core_space.func[0].pcie_dev_ctrl_status = 0xfd850078
&pcie2->core_space.func[0].pcie_link_cap_base = 0xfd85007c
&pcie2->core_space.func[0].pcie_link_ctrl_status = 0xfd850080
&pcie2->core_space.func[0].msix_cap_base = 0xfd8500b0
&pcie2->core_space.func[0].aer.header = 0xfd850100
&pcie2->core_space.func[0].aer.uncorr_err_stat = 0xfd850104
&pcie2->core_space.func[0].aer.uncorr_err_mask = 0xfd850108
&pcie2->core_space.func[0].aer.uncorr_err_severity = 0xfd85010c
&pcie2->core_space.func[0].aer.corr_err_stat = 0xfd850110
&pcie2->core_space.func[0].aer.corr_err_mask = 0xfd850114
&pcie2->core_space.func[0].aer.cap_and_ctrl = 0xfd850118
&pcie2->core_space.func[0].aer.header_log[0] = 0xfd85011c
&pcie2->core_space.func[0].aer.header_log[1] = 0xfd850120
&pcie2->core_space.func[0].aer.header_log[2] = 0xfd850124
&pcie2->core_space.func[0].aer.header_log[3] = 0xfd850128
&pcie2->core_space.func[0].aer.root_err_cmd = 0xfd85012c
&pcie2->core_space.func[0].aer.root_err_stat = 0xfd850130
&pcie2->core_space.func[0].aer.err_src_id = 0xfd850134
&pcie2->core_space.func[0].pcie_sec_ext_cap_base = 0xfd850158
&pcie2->core_space.func[0].tph_cap_base = 0xfd850178
&pcie2->core_space.func[0].tph_cap_base_x16 = 0xfd850188
&pcie2->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfd850700
&pcie2->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfd85070c
&pcie2->core_space.func[0].port_regs.port_link_ctrl = 0xfd850710
&pcie2->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfd850718
&pcie2->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfd85071c
&pcie2->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfd850748
&pcie2->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd85074c
&pcie2->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfd850750
&pcie2->core_space.func[0].port_regs.gen2_ctrl = 0xfd85080c
&pcie2->core_space.func[0].port_regs.gen3_ctrl = 0xfd850890
&pcie2->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfd850894
&pcie2->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfd850898
&pcie2->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfd85089c
&pcie2->core_space.func[0].port_regs.gen3_eq_status = 0xfd8508a4
&pcie2->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfd8508a8
&pcie2->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8508ac
&pcie2->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfd8508b8
&pcie2->core_space.func[0].port_regs.rd_only_wr_en = 0xfd8508bc
&pcie2->core_space.func[0].port_regs.axi_slave_err_resp = 0xfd8508d0
&pcie2->core_space.func[0].port_regs.iatu.index = 0xfd850900
&pcie2->core_space.func[0].port_regs.iatu.cr1 = 0xfd850904
&pcie2->core_space.func[0].port_regs.iatu.cr2 = 0xfd850908
&pcie2->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfd85090c
&pcie2->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfd850910
&pcie2->core_space.func[0].port_regs.iatu.limit_addr = 0xfd850914
&pcie2->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfd850918
&pcie2->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfd85091c
&pcie2->core_space.func[0].port_regs.iatu.cr3 = 0xfd850920
&pcie2->core_space.func[1].pcie_pm_cap_base = 0xfd851040
&pcie2->core_space.func[1].pcie_cap_base = 0xfd851070
&pcie2->core_space.func[1].pcie_dev_cap_base = 0xfd851074
&pcie2->core_space.func[1].pcie_dev_ctrl_status = 0xfd851078
&pcie2->core_space.func[1].pcie_link_cap_base = 0xfd85107c
&pcie2->core_space.func[1].pcie_link_ctrl_status = 0xfd851080
&pcie2->core_space.func[1].msix_cap_base = 0xfd8510b0
&pcie2->core_space.func[1].aer.header = 0xfd851100
&pcie2->core_space.func[1].aer.uncorr_err_stat = 0xfd851104
&pcie2->core_space.func[1].aer.uncorr_err_mask = 0xfd851108
&pcie2->core_space.func[1].aer.uncorr_err_severity = 0xfd85110c
&pcie2->core_space.func[1].aer.corr_err_stat = 0xfd851110
&pcie2->core_space.func[1].aer.corr_err_mask = 0xfd851114
&pcie2->core_space.func[1].aer.cap_and_ctrl = 0xfd851118
&pcie2->core_space.func[1].aer.header_log[0] = 0xfd85111c
&pcie2->core_space.func[1].aer.header_log[1] = 0xfd851120
&pcie2->core_space.func[1].aer.header_log[2] = 0xfd851124
&pcie2->core_space.func[1].aer.header_log[3] = 0xfd851128
&pcie2->core_space.func[1].aer.root_err_cmd = 0xfd85112c
&pcie2->core_space.func[1].aer.root_err_stat = 0xfd851130
&pcie2->core_space.func[1].aer.err_src_id = 0xfd851134
&pcie2->core_space.func[1].pcie_sec_ext_cap_base = 0xfd851158
&pcie2->core_space.func[1].tph_cap_base = 0xfd851178
&pcie2->core_space.func[1].tph_cap_base_x16 = 0xfd851188
&pcie2->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfd851700
&pcie2->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfd85170c
&pcie2->core_space.func[1].port_regs.port_link_ctrl = 0xfd851710
&pcie2->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfd851718
&pcie2->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfd85171c
&pcie2->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfd851748
&pcie2->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd85174c
&pcie2->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfd851750
&pcie2->core_space.func[1].port_regs.gen2_ctrl = 0xfd85180c
&pcie2->core_space.func[1].port_regs.gen3_ctrl = 0xfd851890
&pcie2->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfd851894
&pcie2->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfd851898
&pcie2->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfd85189c
&pcie2->core_space.func[1].port_regs.gen3_eq_status = 0xfd8518a4
&pcie2->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfd8518a8
&pcie2->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8518ac
&pcie2->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfd8518b8
&pcie2->core_space.func[1].port_regs.rd_only_wr_en = 0xfd8518bc
&pcie2->core_space.func[1].port_regs.axi_slave_err_resp = 0xfd8518d0
&pcie2->core_space.func[1].port_regs.iatu.index = 0xfd851900
&pcie2->core_space.func[1].port_regs.iatu.cr1 = 0xfd851904
&pcie2->core_space.func[1].port_regs.iatu.cr2 = 0xfd851908
&pcie2->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfd85190c
&pcie2->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfd851910
&pcie2->core_space.func[1].port_regs.iatu.limit_addr = 0xfd851914
&pcie2->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfd851918
&pcie2->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfd85191c
&pcie2->core_space.func[1].port_regs.iatu.cr3 = 0xfd851920
&pcie2->core_space.func[2].pcie_pm_cap_base = 0xfd852040
&pcie2->core_space.func[2].pcie_cap_base = 0xfd852070
&pcie2->core_space.func[2].pcie_dev_cap_base = 0xfd852074
&pcie2->core_space.func[2].pcie_dev_ctrl_status = 0xfd852078
&pcie2->core_space.func[2].pcie_link_cap_base = 0xfd85207c
&pcie2->core_space.func[2].pcie_link_ctrl_status = 0xfd852080
&pcie2->core_space.func[2].msix_cap_base = 0xfd8520b0
&pcie2->core_space.func[2].aer.header = 0xfd852100
&pcie2->core_space.func[2].aer.uncorr_err_stat = 0xfd852104
&pcie2->core_space.func[2].aer.uncorr_err_mask = 0xfd852108
&pcie2->core_space.func[2].aer.uncorr_err_severity = 0xfd85210c
&pcie2->core_space.func[2].aer.corr_err_stat = 0xfd852110
&pcie2->core_space.func[2].aer.corr_err_mask = 0xfd852114
&pcie2->core_space.func[2].aer.cap_and_ctrl = 0xfd852118
&pcie2->core_space.func[2].aer.header_log[0] = 0xfd85211c
&pcie2->core_space.func[2].aer.header_log[1] = 0xfd852120
&pcie2->core_space.func[2].aer.header_log[2] = 0xfd852124
&pcie2->core_space.func[2].aer.header_log[3] = 0xfd852128
&pcie2->core_space.func[2].aer.root_err_cmd = 0xfd85212c
&pcie2->core_space.func[2].aer.root_err_stat = 0xfd852130
&pcie2->core_space.func[2].aer.err_src_id = 0xfd852134
&pcie2->core_space.func[2].pcie_sec_ext_cap_base = 0xfd852158
&pcie2->core_space.func[2].tph_cap_base = 0xfd852178
&pcie2->core_space.func[2].tph_cap_base_x16 = 0xfd852188
&pcie2->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfd852700
&pcie2->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfd85270c
&pcie2->core_space.func[2].port_regs.port_link_ctrl = 0xfd852710
&pcie2->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfd852718
&pcie2->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfd85271c
&pcie2->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfd852748
&pcie2->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd85274c
&pcie2->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfd852750
&pcie2->core_space.func[2].port_regs.gen2_ctrl = 0xfd85280c
&pcie2->core_space.func[2].port_regs.gen3_ctrl = 0xfd852890
&pcie2->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfd852894
&pcie2->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfd852898
&pcie2->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfd85289c
&pcie2->core_space.func[2].port_regs.gen3_eq_status = 0xfd8528a4
&pcie2->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfd8528a8
&pcie2->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8528ac
&pcie2->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfd8528b8
&pcie2->core_space.func[2].port_regs.rd_only_wr_en = 0xfd8528bc
&pcie2->core_space.func[2].port_regs.axi_slave_err_resp = 0xfd8528d0
&pcie2->core_space.func[2].port_regs.iatu.index = 0xfd852900
&pcie2->core_space.func[2].port_regs.iatu.cr1 = 0xfd852904
&pcie2->core_space.func[2].port_regs.iatu.cr2 = 0xfd852908
&pcie2->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfd85290c
&pcie2->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfd852910
&pcie2->core_space.func[2].port_regs.iatu.limit_addr = 0xfd852914
&pcie2->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfd852918
&pcie2->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfd85291c
&pcie2->core_space.func[2].port_regs.iatu.cr3 = 0xfd852920
&pcie2->core_space.func[3].pcie_pm_cap_base = 0xfd853040
&pcie2->core_space.func[3].pcie_cap_base = 0xfd853070
&pcie2->core_space.func[3].pcie_dev_cap_base = 0xfd853074
&pcie2->core_space.func[3].pcie_dev_ctrl_status = 0xfd853078
&pcie2->core_space.func[3].pcie_link_cap_base = 0xfd85307c
&pcie2->core_space.func[3].pcie_link_ctrl_status = 0xfd853080
&pcie2->core_space.func[3].msix_cap_base = 0xfd8530b0
&pcie2->core_space.func[3].aer.header = 0xfd853100
&pcie2->core_space.func[3].aer.uncorr_err_stat = 0xfd853104
&pcie2->core_space.func[3].aer.uncorr_err_mask = 0xfd853108
&pcie2->core_space.func[3].aer.uncorr_err_severity = 0xfd85310c
&pcie2->core_space.func[3].aer.corr_err_stat = 0xfd853110
&pcie2->core_space.func[3].aer.corr_err_mask = 0xfd853114
&pcie2->core_space.func[3].aer.cap_and_ctrl = 0xfd853118
&pcie2->core_space.func[3].aer.header_log[0] = 0xfd85311c
&pcie2->core_space.func[3].aer.header_log[1] = 0xfd853120
&pcie2->core_space.func[3].aer.header_log[2] = 0xfd853124
&pcie2->core_space.func[3].aer.header_log[3] = 0xfd853128
&pcie2->core_space.func[3].aer.root_err_cmd = 0xfd85312c
&pcie2->core_space.func[3].aer.root_err_stat = 0xfd853130
&pcie2->core_space.func[3].aer.err_src_id = 0xfd853134
&pcie2->core_space.func[3].pcie_sec_ext_cap_base = 0xfd853158
&pcie2->core_space.func[3].tph_cap_base = 0xfd853178
&pcie2->core_space.func[3].tph_cap_base_x16 = 0xfd853188
&pcie2->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfd853700
&pcie2->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfd85370c
&pcie2->core_space.func[3].port_regs.port_link_ctrl = 0xfd853710
&pcie2->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfd853718
&pcie2->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfd85371c
&pcie2->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfd853748
&pcie2->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd85374c
&pcie2->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfd853750
&pcie2->core_space.func[3].port_regs.gen2_ctrl = 0xfd85380c
&pcie2->core_space.func[3].port_regs.gen3_ctrl = 0xfd853890
&pcie2->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfd853894
&pcie2->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfd853898
&pcie2->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfd85389c
&pcie2->core_space.func[3].port_regs.gen3_eq_status = 0xfd8538a4
&pcie2->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfd8538a8
&pcie2->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd8538ac
&pcie2->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfd8538b8
&pcie2->core_space.func[3].port_regs.rd_only_wr_en = 0xfd8538bc
&pcie2->core_space.func[3].port_regs.axi_slave_err_resp = 0xfd8538d0
&pcie2->core_space.func[3].port_regs.iatu.index = 0xfd853900
&pcie2->core_space.func[3].port_regs.iatu.cr1 = 0xfd853904
&pcie2->core_space.func[3].port_regs.iatu.cr2 = 0xfd853908
&pcie2->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfd85390c
&pcie2->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfd853910
&pcie2->core_space.func[3].port_regs.iatu.limit_addr = 0xfd853914
&pcie2->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfd853918
&pcie2->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfd85391c
&pcie2->core_space.func[3].port_regs.iatu.cr3 = 0xfd853920
&cmos->groups[0].setup = 0xfd860000
&cmos->groups[0].ddr_setup = 0xfd860004
&cmos->groups[0].io_bist_flow = 0xfd860008
&cmos->groups[0].io_bist_status = 0xfd86000c
&cmos->groups[0].test_pattern[0] = 0xfd860010
&cmos->groups[0].test_pattern[1] = 0xfd860014
&cmos->groups[0].test_pattern[2] = 0xfd860018
&cmos->groups[0].test_pattern[3] = 0xfd86001c
&cmos->groups[0].cmos_drv = 0xfd860020
&cmos->groups[1].setup = 0xfd860100
&cmos->groups[1].ddr_setup = 0xfd860104
&cmos->groups[1].io_bist_flow = 0xfd860108
&cmos->groups[1].io_bist_status = 0xfd86010c
&cmos->groups[1].test_pattern[0] = 0xfd860110
&cmos->groups[1].test_pattern[1] = 0xfd860114
&cmos->groups[1].test_pattern[2] = 0xfd860118
&cmos->groups[1].test_pattern[3] = 0xfd86011c
&cmos->groups[1].cmos_drv = 0xfd860120
&cmos->groups[2].setup = 0xfd860200
&cmos->groups[2].ddr_setup = 0xfd860204
&cmos->groups[2].io_bist_flow = 0xfd860208
&cmos->groups[2].io_bist_status = 0xfd86020c
&cmos->groups[2].test_pattern[0] = 0xfd860210
&cmos->groups[2].test_pattern[1] = 0xfd860214
&cmos->groups[2].test_pattern[2] = 0xfd860218
&cmos->groups[2].test_pattern[3] = 0xfd86021c
&cmos->groups[2].cmos_drv = 0xfd860220
&cmos->groups[3].setup = 0xfd860300
&cmos->groups[3].ddr_setup = 0xfd860304
&cmos->groups[3].io_bist_flow = 0xfd860308
&cmos->groups[3].io_bist_status = 0xfd86030c
&cmos->groups[3].test_pattern[0] = 0xfd860310
&cmos->groups[3].test_pattern[1] = 0xfd860314
&cmos->groups[3].test_pattern[2] = 0xfd860318
&cmos->groups[3].test_pattern[3] = 0xfd86031c
&cmos->groups[3].cmos_drv = 0xfd860320
&cmos->groups[4].setup = 0xfd860400
&cmos->groups[4].ddr_setup = 0xfd860404
&cmos->groups[4].io_bist_flow = 0xfd860408
&cmos->groups[4].io_bist_status = 0xfd86040c
&cmos->groups[4].test_pattern[0] = 0xfd860410
&cmos->groups[4].test_pattern[1] = 0xfd860414
&cmos->groups[4].test_pattern[2] = 0xfd860418
&cmos->groups[4].test_pattern[3] = 0xfd86041c
&cmos->groups[4].cmos_drv = 0xfd860420
&cmos->groups[5].setup = 0xfd860500
&cmos->groups[5].ddr_setup = 0xfd860504
&cmos->groups[5].io_bist_flow = 0xfd860508
&cmos->groups[5].io_bist_status = 0xfd86050c
&cmos->groups[5].test_pattern[0] = 0xfd860510
&cmos->groups[5].test_pattern[1] = 0xfd860514
&cmos->groups[5].test_pattern[2] = 0xfd860518
&cmos->groups[5].test_pattern[3] = 0xfd86051c
&cmos->groups[5].cmos_drv = 0xfd860520
&cmos->groups[6].setup = 0xfd860600
&cmos->groups[6].ddr_setup = 0xfd860604
&cmos->groups[6].io_bist_flow = 0xfd860608
&cmos->groups[6].io_bist_status = 0xfd86060c
&cmos->groups[6].test_pattern[0] = 0xfd860610
&cmos->groups[6].test_pattern[1] = 0xfd860614
&cmos->groups[6].test_pattern[2] = 0xfd860618
&cmos->groups[6].test_pattern[3] = 0xfd86061c
&cmos->groups[6].cmos_drv = 0xfd860620
&cmos->groups[7].setup = 0xfd860700
&cmos->groups[7].ddr_setup = 0xfd860704
&cmos->groups[7].io_bist_flow = 0xfd860708
&cmos->groups[7].io_bist_status = 0xfd86070c
&cmos->groups[7].test_pattern[0] = 0xfd860710
&cmos->groups[7].test_pattern[1] = 0xfd860714
&cmos->groups[7].test_pattern[2] = 0xfd860718
&cmos->groups[7].test_pattern[3] = 0xfd86071c
&cmos->groups[7].cmos_drv = 0xfd860720
&cmos->groups[8].setup = 0xfd860800
&cmos->groups[8].ddr_setup = 0xfd860804
&cmos->groups[8].io_bist_flow = 0xfd860808
&cmos->groups[8].io_bist_status = 0xfd86080c
&cmos->groups[8].test_pattern[0] = 0xfd860810
&cmos->groups[8].test_pattern[1] = 0xfd860814
&cmos->groups[8].test_pattern[2] = 0xfd860818
&cmos->groups[8].test_pattern[3] = 0xfd86081c
&cmos->groups[8].cmos_drv = 0xfd860820
&cmos->groups[9].setup = 0xfd860900
&cmos->groups[9].ddr_setup = 0xfd860904
&cmos->groups[9].io_bist_flow = 0xfd860908
&cmos->groups[9].io_bist_status = 0xfd86090c
&cmos->groups[9].test_pattern[0] = 0xfd860910
&cmos->groups[9].test_pattern[1] = 0xfd860914
&cmos->groups[9].test_pattern[2] = 0xfd860918
&cmos->groups[9].test_pattern[3] = 0xfd86091c
&cmos->groups[9].cmos_drv = 0xfd860920
&pll_sb->gen.setup_0_v1 = 0xfd860b00
&pll_sb->gen.setup_1 = 0xfd860b04
&pll_sb->gen.setup_2 = 0xfd860b08
&pll_sb->gen.setup_3 = 0xfd860b0c
&pll_sb->gen.pll_test_setup_4 = 0xfd860b10
&pll_sb->gen.test_result_5 = 0xfd860b14
&pll_sb->gen.setup_6_v1 = 0xfd860b18
&pll_sb->gen.status_7 = 0xfd860b1c
&pll_sb->ch_pair[0].cfg = 0xfd860b20
&pll_sb->ch_pair[1].cfg = 0xfd860b24
&pll_sb->ch_pair[2].cfg = 0xfd860b28
&pll_sb->ch_pair[3].cfg = 0xfd860b2c
&pll_sb->ch_pair[4].cfg = 0xfd860b30
&pll_sb->ch_pair[5].cfg = 0xfd860b34
&pll_sb->ch_pair[6].cfg = 0xfd860b38
&pll_sb->ch_pair[7].cfg = 0xfd860b3c
&pll_sb->v2.setup_0 = 0xfd860b40
&pll_sb->v2.setup_6 = 0xfd860b58
&pll_sb->v3.setup_0 = 0xfd860b80
&pll_sb->v3.setup_3 = 0xfd860b84
&pll_sb->v3.setup_6 = 0xfd860b98
&pll_nb->gen.setup_0_v1 = 0xfd860c00
&pll_nb->gen.setup_1 = 0xfd860c04
&pll_nb->gen.setup_2 = 0xfd860c08
&pll_nb->gen.setup_3 = 0xfd860c0c
&pll_nb->gen.pll_test_setup_4 = 0xfd860c10
&pll_nb->gen.test_result_5 = 0xfd860c14
&pll_nb->gen.setup_6_v1 = 0xfd860c18
&pll_nb->gen.status_7 = 0xfd860c1c
&pll_nb->ch_pair[0].cfg = 0xfd860c20
&pll_nb->ch_pair[1].cfg = 0xfd860c24
&pll_nb->ch_pair[2].cfg = 0xfd860c28
&pll_nb->ch_pair[3].cfg = 0xfd860c2c
&pll_nb->ch_pair[4].cfg = 0xfd860c30
&pll_nb->ch_pair[5].cfg = 0xfd860c34
&pll_nb->ch_pair[6].cfg = 0xfd860c38
&pll_nb->ch_pair[7].cfg = 0xfd860c3c
&pll_nb->v2.setup_0 = 0xfd860c40
&pll_nb->v2.setup_6 = 0xfd860c58
&pll_nb->v3.setup_0 = 0xfd860c80
&pll_nb->v3.setup_3 = 0xfd860c84
&pll_nb->v3.setup_6 = 0xfd860c98
&pll_cpu->gen.setup_0_v1 = 0xfd860d00
&pll_cpu->gen.setup_1 = 0xfd860d04
&pll_cpu->gen.setup_2 = 0xfd860d08
&pll_cpu->gen.setup_3 = 0xfd860d0c
&pll_cpu->gen.pll_test_setup_4 = 0xfd860d10
&pll_cpu->gen.test_result_5 = 0xfd860d14
&pll_cpu->gen.setup_6_v1 = 0xfd860d18
&pll_cpu->gen.status_7 = 0xfd860d1c
&pll_cpu->ch_pair[0].cfg = 0xfd860d20
&pll_cpu->ch_pair[1].cfg = 0xfd860d24
&pll_cpu->ch_pair[2].cfg = 0xfd860d28
&pll_cpu->ch_pair[3].cfg = 0xfd860d2c
&pll_cpu->ch_pair[4].cfg = 0xfd860d30
&pll_cpu->ch_pair[5].cfg = 0xfd860d34
&pll_cpu->ch_pair[6].cfg = 0xfd860d38
&pll_cpu->ch_pair[7].cfg = 0xfd860d3c
&pll_cpu->v2.setup_0 = 0xfd860d40
&pll_cpu->v2.setup_6 = 0xfd860d58
&pll_cpu->v3.setup_0 = 0xfd860d80
&pll_cpu->v3.setup_3 = 0xfd860d84
&pll_cpu->v3.setup_6 = 0xfd860d98
&i2c_pld->con = 0xfd880000
&i2c_pld->tar = 0xfd880004
&i2c_pld->sar = 0xfd880008
&i2c_pld->hs_maddr = 0xfd88000c
&i2c_pld->data_cmd = 0xfd880010
&i2c_pld->ss_scl_hcnt = 0xfd880014
&i2c_pld->ss_scl_lcnt = 0xfd880018
&i2c_pld->fs_scl_hcnt = 0xfd88001c
&i2c_pld->fs_scl_lcnt = 0xfd880020
&i2c_pld->hs_scl_hcnt = 0xfd880024
&i2c_pld->hs_scl_lcnt = 0xfd880028
&i2c_pld->intr_stat = 0xfd88002c
&i2c_pld->intr_mask = 0xfd880030
&i2c_pld->raw_intr_stat = 0xfd880034
&i2c_pld->rx_tl = 0xfd880038
&i2c_pld->tx_tl = 0xfd88003c
&i2c_pld->clr_intr = 0xfd880040
&i2c_pld->clr_rx_under = 0xfd880044
&i2c_pld->clr_rx_over = 0xfd880048
&i2c_pld->clr_tx_over = 0xfd88004c
&i2c_pld->clr_rd_req = 0xfd880050
&i2c_pld->clr_tx_abrt = 0xfd880054
&i2c_pld->clr_rx_done = 0xfd880058
&i2c_pld->clr_activity = 0xfd88005c
&i2c_pld->clr_stop_det = 0xfd880060
&i2c_pld->clr_start_det = 0xfd880064
&i2c_pld->clr_gen_call = 0xfd880068
&i2c_pld->enable = 0xfd88006c
&i2c_pld->status = 0xfd880070
&i2c_pld->txflr = 0xfd880074
&i2c_pld->rxflr = 0xfd880078
&i2c_pld->sda_hold = 0xfd88007c
&i2c_pld->tx_abrt_source = 0xfd880080
&i2c_pld->slv_data_nack_only = 0xfd880084
&i2c_pld->dma_cr = 0xfd880088
&i2c_pld->dma_tdlr = 0xfd88008c
&i2c_pld->dma_rdlr = 0xfd880090
&i2c_pld->sda_setup = 0xfd880094
&i2c_pld->ack_general_call = 0xfd880098
&i2c_pld->enable_status = 0xfd88009c
&i2c_pld->fs_spklen = 0xfd8800a0
&i2c_pld->hs_spklen = 0xfd8800a4
&i2c_pld->comp_param_1 = 0xfd8800f4
&i2c_pld->comp_version = 0xfd8800f8
&i2c_pld->comp_type = 0xfd8800fc
&spi_slave->ctrlr0 = 0xfd881000
&spi_slave->ctrlr1 = 0xfd881004
&spi_slave->ssienr = 0xfd881008
&spi_slave->mwcr = 0xfd88100c
&spi_slave->ser = 0xfd881010
&spi_slave->baudr = 0xfd881014
&spi_slave->txftlr = 0xfd881018
&spi_slave->rxftlr = 0xfd88101c
&spi_slave->txflr = 0xfd881020
&spi_slave->rxflr = 0xfd881024
&spi_slave->sr = 0xfd881028
&spi_slave->imr = 0xfd88102c
&spi_slave->isr = 0xfd881030
&spi_slave->risr = 0xfd881034
&spi_slave->txoicr = 0xfd881038
&spi_slave->rxoicr = 0xfd88103c
&spi_slave->rxuicr = 0xfd881040
&spi_slave->msticr = 0xfd881044
&spi_slave->icr = 0xfd881048
&spi_slave->dmacr = 0xfd88104c
&spi_slave->dmatdlr = 0xfd881050
&spi_slave->dmardlr = 0xfd881054
&spi_slave->idr = 0xfd881058
&spi_slave->ssi_comp_version = 0xfd88105c
&spi_slave->dr[0] = 0xfd881060
&spi_slave->dr[1] = 0xfd881062
&spi_slave->dr[2] = 0xfd881064
&spi_slave->dr[3] = 0xfd881066
&spi_slave->dr[4] = 0xfd881068
&spi_slave->dr[5] = 0xfd88106a
&spi_slave->dr[6] = 0xfd88106c
&spi_slave->dr[7] = 0xfd88106e
&spi_slave->dr[8] = 0xfd881070
&spi_slave->dr[9] = 0xfd881072
&spi_slave->dr[10] = 0xfd881074
&spi_slave->dr[11] = 0xfd881076
&spi_slave->dr[12] = 0xfd881078
&spi_slave->dr[13] = 0xfd88107a
&spi_slave->dr[14] = 0xfd88107c
&spi_slave->dr[15] = 0xfd88107e
&spi_slave->dr[16] = 0xfd881080
&spi_slave->dr[17] = 0xfd881082
&spi_slave->dr[18] = 0xfd881084
&spi_slave->dr[19] = 0xfd881086
&spi_slave->dr[20] = 0xfd881088
&spi_slave->dr[21] = 0xfd88108a
&spi_slave->dr[22] = 0xfd88108c
&spi_slave->dr[23] = 0xfd88108e
&spi_slave->dr[24] = 0xfd881090
&spi_slave->dr[25] = 0xfd881092
&spi_slave->dr[26] = 0xfd881094
&spi_slave->dr[27] = 0xfd881096
&spi_slave->dr[28] = 0xfd881098
&spi_slave->dr[29] = 0xfd88109a
&spi_slave->dr[30] = 0xfd88109c
&spi_slave->dr[31] = 0xfd88109e
&spi_slave->dr[32] = 0xfd8810a0
&spi_slave->dr[33] = 0xfd8810a2
&spi_slave->dr[34] = 0xfd8810a4
&spi_slave->dr[35] = 0xfd8810a6
&spi_slave->dr[36] = 0xfd8810a8
&spi_slave->dr[37] = 0xfd8810aa
&spi_slave->dr[38] = 0xfd8810ac
&spi_slave->dr[39] = 0xfd8810ae
&spi_slave->dr[40] = 0xfd8810b0
&spi_slave->dr[41] = 0xfd8810b2
&spi_slave->dr[42] = 0xfd8810b4
&spi_slave->dr[43] = 0xfd8810b6
&spi_slave->dr[44] = 0xfd8810b8
&spi_slave->dr[45] = 0xfd8810ba
&spi_slave->dr[46] = 0xfd8810bc
&spi_slave->dr[47] = 0xfd8810be
&spi_slave->dr[48] = 0xfd8810c0
&spi_slave->dr[49] = 0xfd8810c2
&spi_slave->dr[50] = 0xfd8810c4
&spi_slave->dr[51] = 0xfd8810c6
&spi_slave->dr[52] = 0xfd8810c8
&spi_slave->dr[53] = 0xfd8810ca
&spi_slave->dr[54] = 0xfd8810cc
&spi_slave->dr[55] = 0xfd8810ce
&spi_slave->dr[56] = 0xfd8810d0
&spi_slave->dr[57] = 0xfd8810d2
&spi_slave->dr[58] = 0xfd8810d4
&spi_slave->dr[59] = 0xfd8810d6
&spi_slave->dr[60] = 0xfd8810d8
&spi_slave->dr[61] = 0xfd8810da
&spi_slave->dr[62] = 0xfd8810dc
&spi_slave->dr[63] = 0xfd8810de
&spi_slave->dr[64] = 0xfd8810e0
&spi_slave->dr[65] = 0xfd8810e2
&spi_slave->dr[66] = 0xfd8810e4
&spi_slave->dr[67] = 0xfd8810e6
&spi_slave->dr[68] = 0xfd8810e8
&spi_slave->dr[69] = 0xfd8810ea
&spi_slave->dr[70] = 0xfd8810ec
&spi_slave->dr[71] = 0xfd8810ee
&spi_slave->rx_sample_dly = 0xfd8810f0
&spi_slave->ssi_ovr = 0xfd8810f4
&spi_master->ctrlr0 = 0xfd882000
&spi_master->ctrlr1 = 0xfd882004
&spi_master->ssienr = 0xfd882008
&spi_master->mwcr = 0xfd88200c
&spi_master->ser = 0xfd882010
&spi_master->baudr = 0xfd882014
&spi_master->txftlr = 0xfd882018
&spi_master->rxftlr = 0xfd88201c
&spi_master->txflr = 0xfd882020
&spi_master->rxflr = 0xfd882024
&spi_master->sr = 0xfd882028
&spi_master->imr = 0xfd88202c
&spi_master->isr = 0xfd882030
&spi_master->risr = 0xfd882034
&spi_master->txoicr = 0xfd882038
&spi_master->rxoicr = 0xfd88203c
&spi_master->rxuicr = 0xfd882040
&spi_master->msticr = 0xfd882044
&spi_master->icr = 0xfd882048
&spi_master->dmacr = 0xfd88204c
&spi_master->dmatdlr = 0xfd882050
&spi_master->dmardlr = 0xfd882054
&spi_master->idr = 0xfd882058
&spi_master->ssi_comp_version = 0xfd88205c
&spi_master->dr[0] = 0xfd882060
&spi_master->dr[1] = 0xfd882062
&spi_master->dr[2] = 0xfd882064
&spi_master->dr[3] = 0xfd882066
&spi_master->dr[4] = 0xfd882068
&spi_master->dr[5] = 0xfd88206a
&spi_master->dr[6] = 0xfd88206c
&spi_master->dr[7] = 0xfd88206e
&spi_master->dr[8] = 0xfd882070
&spi_master->dr[9] = 0xfd882072
&spi_master->dr[10] = 0xfd882074
&spi_master->dr[11] = 0xfd882076
&spi_master->dr[12] = 0xfd882078
&spi_master->dr[13] = 0xfd88207a
&spi_master->dr[14] = 0xfd88207c
&spi_master->dr[15] = 0xfd88207e
&spi_master->dr[16] = 0xfd882080
&spi_master->dr[17] = 0xfd882082
&spi_master->dr[18] = 0xfd882084
&spi_master->dr[19] = 0xfd882086
&spi_master->dr[20] = 0xfd882088
&spi_master->dr[21] = 0xfd88208a
&spi_master->dr[22] = 0xfd88208c
&spi_master->dr[23] = 0xfd88208e
&spi_master->dr[24] = 0xfd882090
&spi_master->dr[25] = 0xfd882092
&spi_master->dr[26] = 0xfd882094
&spi_master->dr[27] = 0xfd882096
&spi_master->dr[28] = 0xfd882098
&spi_master->dr[29] = 0xfd88209a
&spi_master->dr[30] = 0xfd88209c
&spi_master->dr[31] = 0xfd88209e
&spi_master->dr[32] = 0xfd8820a0
&spi_master->dr[33] = 0xfd8820a2
&spi_master->dr[34] = 0xfd8820a4
&spi_master->dr[35] = 0xfd8820a6
&spi_master->dr[36] = 0xfd8820a8
&spi_master->dr[37] = 0xfd8820aa
&spi_master->dr[38] = 0xfd8820ac
&spi_master->dr[39] = 0xfd8820ae
&spi_master->dr[40] = 0xfd8820b0
&spi_master->dr[41] = 0xfd8820b2
&spi_master->dr[42] = 0xfd8820b4
&spi_master->dr[43] = 0xfd8820b6
&spi_master->dr[44] = 0xfd8820b8
&spi_master->dr[45] = 0xfd8820ba
&spi_master->dr[46] = 0xfd8820bc
&spi_master->dr[47] = 0xfd8820be
&spi_master->dr[48] = 0xfd8820c0
&spi_master->dr[49] = 0xfd8820c2
&spi_master->dr[50] = 0xfd8820c4
&spi_master->dr[51] = 0xfd8820c6
&spi_master->dr[52] = 0xfd8820c8
&spi_master->dr[53] = 0xfd8820ca
&spi_master->dr[54] = 0xfd8820cc
&spi_master->dr[55] = 0xfd8820ce
&spi_master->dr[56] = 0xfd8820d0
&spi_master->dr[57] = 0xfd8820d2
&spi_master->dr[58] = 0xfd8820d4
&spi_master->dr[59] = 0xfd8820d6
&spi_master->dr[60] = 0xfd8820d8
&spi_master->dr[61] = 0xfd8820da
&spi_master->dr[62] = 0xfd8820dc
&spi_master->dr[63] = 0xfd8820de
&spi_master->dr[64] = 0xfd8820e0
&spi_master->dr[65] = 0xfd8820e2
&spi_master->dr[66] = 0xfd8820e4
&spi_master->dr[67] = 0xfd8820e6
&spi_master->dr[68] = 0xfd8820e8
&spi_master->dr[69] = 0xfd8820ea
&spi_master->dr[70] = 0xfd8820ec
&spi_master->dr[71] = 0xfd8820ee
&spi_master->rx_sample_dly = 0xfd8820f0
&spi_master->ssi_ovr = 0xfd8820f4
&uart_0->rbr_thr_dll = 0xfd883000
&uart_0->dlh_ier = 0xfd883004
&uart_0->iir_fcr = 0xfd883008
&uart_0->lcr = 0xfd88300c
&uart_0->mcr = 0xfd883010
&uart_0->lsr = 0xfd883014
&uart_0->msr = 0xfd883018
&uart_0->scr = 0xfd88301c
&uart_0->lpdll = 0xfd883020
&uart_0->lpdlh = 0xfd883024
&uart_0->srbr_sthr[0] = 0xfd883030
&uart_0->srbr_sthr[1] = 0xfd883034
&uart_0->srbr_sthr[2] = 0xfd883038
&uart_0->srbr_sthr[3] = 0xfd88303c
&uart_0->srbr_sthr[4] = 0xfd883040
&uart_0->srbr_sthr[5] = 0xfd883044
&uart_0->srbr_sthr[6] = 0xfd883048
&uart_0->srbr_sthr[7] = 0xfd88304c
&uart_0->srbr_sthr[8] = 0xfd883050
&uart_0->srbr_sthr[9] = 0xfd883054
&uart_0->srbr_sthr[10] = 0xfd883058
&uart_0->srbr_sthr[11] = 0xfd88305c
&uart_0->srbr_sthr[12] = 0xfd883060
&uart_0->srbr_sthr[13] = 0xfd883064
&uart_0->srbr_sthr[14] = 0xfd883068
&uart_0->srbr_sthr[15] = 0xfd88306c
&uart_0->far = 0xfd883070
&uart_0->tfr = 0xfd883074
&uart_0->rfw = 0xfd883078
&uart_0->usr = 0xfd88307c
&uart_0->tfl = 0xfd883080
&uart_0->rfl = 0xfd883084
&uart_0->srr = 0xfd883088
&uart_0->srts = 0xfd88308c
&uart_0->sbcr = 0xfd883090
&uart_0->sdmam = 0xfd883094
&uart_0->sfe = 0xfd883098
&uart_0->srt = 0xfd88309c
&uart_0->stet = 0xfd8830a0
&uart_0->htx = 0xfd8830a4
&uart_0->dmasa = 0xfd8830a8
&uart_0->cpr = 0xfd8830f4
&uart_0->ucv = 0xfd8830f8
&uart_0->ctr = 0xfd8830fc
&uart_1->rbr_thr_dll = 0xfd884000
&uart_1->dlh_ier = 0xfd884004
&uart_1->iir_fcr = 0xfd884008
&uart_1->lcr = 0xfd88400c
&uart_1->mcr = 0xfd884010
&uart_1->lsr = 0xfd884014
&uart_1->msr = 0xfd884018
&uart_1->scr = 0xfd88401c
&uart_1->lpdll = 0xfd884020
&uart_1->lpdlh = 0xfd884024
&uart_1->srbr_sthr[0] = 0xfd884030
&uart_1->srbr_sthr[1] = 0xfd884034
&uart_1->srbr_sthr[2] = 0xfd884038
&uart_1->srbr_sthr[3] = 0xfd88403c
&uart_1->srbr_sthr[4] = 0xfd884040
&uart_1->srbr_sthr[5] = 0xfd884044
&uart_1->srbr_sthr[6] = 0xfd884048
&uart_1->srbr_sthr[7] = 0xfd88404c
&uart_1->srbr_sthr[8] = 0xfd884050
&uart_1->srbr_sthr[9] = 0xfd884054
&uart_1->srbr_sthr[10] = 0xfd884058
&uart_1->srbr_sthr[11] = 0xfd88405c
&uart_1->srbr_sthr[12] = 0xfd884060
&uart_1->srbr_sthr[13] = 0xfd884064
&uart_1->srbr_sthr[14] = 0xfd884068
&uart_1->srbr_sthr[15] = 0xfd88406c
&uart_1->far = 0xfd884070
&uart_1->tfr = 0xfd884074
&uart_1->rfw = 0xfd884078
&uart_1->usr = 0xfd88407c
&uart_1->tfl = 0xfd884080
&uart_1->rfl = 0xfd884084
&uart_1->srr = 0xfd884088
&uart_1->srts = 0xfd88408c
&uart_1->sbcr = 0xfd884090
&uart_1->sdmam = 0xfd884094
&uart_1->sfe = 0xfd884098
&uart_1->srt = 0xfd88409c
&uart_1->stet = 0xfd8840a0
&uart_1->htx = 0xfd8840a4
&uart_1->dmasa = 0xfd8840a8
&uart_1->cpr = 0xfd8840f4
&uart_1->ucv = 0xfd8840f8
&uart_1->ctr = 0xfd8840fc
&uart_2->rbr_thr_dll = 0xfd885000
&uart_2->dlh_ier = 0xfd885004
&uart_2->iir_fcr = 0xfd885008
&uart_2->lcr = 0xfd88500c
&uart_2->mcr = 0xfd885010
&uart_2->lsr = 0xfd885014
&uart_2->msr = 0xfd885018
&uart_2->scr = 0xfd88501c
&uart_2->lpdll = 0xfd885020
&uart_2->lpdlh = 0xfd885024
&uart_2->srbr_sthr[0] = 0xfd885030
&uart_2->srbr_sthr[1] = 0xfd885034
&uart_2->srbr_sthr[2] = 0xfd885038
&uart_2->srbr_sthr[3] = 0xfd88503c
&uart_2->srbr_sthr[4] = 0xfd885040
&uart_2->srbr_sthr[5] = 0xfd885044
&uart_2->srbr_sthr[6] = 0xfd885048
&uart_2->srbr_sthr[7] = 0xfd88504c
&uart_2->srbr_sthr[8] = 0xfd885050
&uart_2->srbr_sthr[9] = 0xfd885054
&uart_2->srbr_sthr[10] = 0xfd885058
&uart_2->srbr_sthr[11] = 0xfd88505c
&uart_2->srbr_sthr[12] = 0xfd885060
&uart_2->srbr_sthr[13] = 0xfd885064
&uart_2->srbr_sthr[14] = 0xfd885068
&uart_2->srbr_sthr[15] = 0xfd88506c
&uart_2->far = 0xfd885070
&uart_2->tfr = 0xfd885074
&uart_2->rfw = 0xfd885078
&uart_2->usr = 0xfd88507c
&uart_2->tfl = 0xfd885080
&uart_2->rfl = 0xfd885084
&uart_2->srr = 0xfd885088
&uart_2->srts = 0xfd88508c
&uart_2->sbcr = 0xfd885090
&uart_2->sdmam = 0xfd885094
&uart_2->sfe = 0xfd885098
&uart_2->srt = 0xfd88509c
&uart_2->stet = 0xfd8850a0
&uart_2->htx = 0xfd8850a4
&uart_2->dmasa = 0xfd8850a8
&uart_2->cpr = 0xfd8850f4
&uart_2->ucv = 0xfd8850f8
&uart_2->ctr = 0xfd8850fc
&uart_3->rbr_thr_dll = 0xfd886000
&uart_3->dlh_ier = 0xfd886004
&uart_3->iir_fcr = 0xfd886008
&uart_3->lcr = 0xfd88600c
&uart_3->mcr = 0xfd886010
&uart_3->lsr = 0xfd886014
&uart_3->msr = 0xfd886018
&uart_3->scr = 0xfd88601c
&uart_3->lpdll = 0xfd886020
&uart_3->lpdlh = 0xfd886024
&uart_3->srbr_sthr[0] = 0xfd886030
&uart_3->srbr_sthr[1] = 0xfd886034
&uart_3->srbr_sthr[2] = 0xfd886038
&uart_3->srbr_sthr[3] = 0xfd88603c
&uart_3->srbr_sthr[4] = 0xfd886040
&uart_3->srbr_sthr[5] = 0xfd886044
&uart_3->srbr_sthr[6] = 0xfd886048
&uart_3->srbr_sthr[7] = 0xfd88604c
&uart_3->srbr_sthr[8] = 0xfd886050
&uart_3->srbr_sthr[9] = 0xfd886054
&uart_3->srbr_sthr[10] = 0xfd886058
&uart_3->srbr_sthr[11] = 0xfd88605c
&uart_3->srbr_sthr[12] = 0xfd886060
&uart_3->srbr_sthr[13] = 0xfd886064
&uart_3->srbr_sthr[14] = 0xfd886068
&uart_3->srbr_sthr[15] = 0xfd88606c
&uart_3->far = 0xfd886070
&uart_3->tfr = 0xfd886074
&uart_3->rfw = 0xfd886078
&uart_3->usr = 0xfd88607c
&uart_3->tfl = 0xfd886080
&uart_3->rfl = 0xfd886084
&uart_3->srr = 0xfd886088
&uart_3->srts = 0xfd88608c
&uart_3->sbcr = 0xfd886090
&uart_3->sdmam = 0xfd886094
&uart_3->sfe = 0xfd886098
&uart_3->srt = 0xfd88609c
&uart_3->stet = 0xfd8860a0
&uart_3->htx = 0xfd8860a4
&uart_3->dmasa = 0xfd8860a8
&uart_3->cpr = 0xfd8860f4
&uart_3->ucv = 0xfd8860f8
&uart_3->ctr = 0xfd8860fc
&gpio_7_0->gpiodir = 0xfd887400
&gpio_7_0->gpiois = 0xfd887404
&gpio_7_0->gpioibe = 0xfd887408
&gpio_7_0->gpioiev = 0xfd88740c
&gpio_7_0->gpioie = 0xfd887410
&gpio_7_0->gpioris = 0xfd887414
&gpio_7_0->gpiomis = 0xfd887418
&gpio_7_0->gpioic = 0xfd88741c
&gpio_15_8->gpiodir = 0xfd888400
&gpio_15_8->gpiois = 0xfd888404
&gpio_15_8->gpioibe = 0xfd888408
&gpio_15_8->gpioiev = 0xfd88840c
&gpio_15_8->gpioie = 0xfd888410
&gpio_15_8->gpioris = 0xfd888414
&gpio_15_8->gpiomis = 0xfd888418
&gpio_15_8->gpioic = 0xfd88841c
&gpio_23_16->gpiodir = 0xfd889400
&gpio_23_16->gpiois = 0xfd889404
&gpio_23_16->gpioibe = 0xfd889408
&gpio_23_16->gpioiev = 0xfd88940c
&gpio_23_16->gpioie = 0xfd889410
&gpio_23_16->gpioris = 0xfd889414
&gpio_23_16->gpiomis = 0xfd889418
&gpio_23_16->gpioic = 0xfd88941c
&gpio_31_24->gpiodir = 0xfd88a400
&gpio_31_24->gpiois = 0xfd88a404
&gpio_31_24->gpioibe = 0xfd88a408
&gpio_31_24->gpioiev = 0xfd88a40c
&gpio_31_24->gpioie = 0xfd88a410
&gpio_31_24->gpioris = 0xfd88a414
&gpio_31_24->gpiomis = 0xfd88a418
&gpio_31_24->gpioic = 0xfd88a41c
&gpio_39_32->gpiodir = 0xfd88b400
&gpio_39_32->gpiois = 0xfd88b404
&gpio_39_32->gpioibe = 0xfd88b408
&gpio_39_32->gpioiev = 0xfd88b40c
&gpio_39_32->gpioie = 0xfd88b410
&gpio_39_32->gpioris = 0xfd88b414
&gpio_39_32->gpiomis = 0xfd88b418
&gpio_39_32->gpioic = 0xfd88b41c
&watchdog_0->load = 0xfd88c000
&watchdog_0->value = 0xfd88c004
&watchdog_0->control = 0xfd88c008
&watchdog_0->intclr = 0xfd88c00c
&watchdog_0->ris = 0xfd88c010
&watchdog_0->mis = 0xfd88c014
&watchdog_1->load = 0xfd88d000
&watchdog_1->value = 0xfd88d004
&watchdog_1->control = 0xfd88d008
&watchdog_1->intclr = 0xfd88d00c
&watchdog_1->ris = 0xfd88d010
&watchdog_1->mis = 0xfd88d014
&watchdog_2->load = 0xfd88e000
&watchdog_2->value = 0xfd88e004
&watchdog_2->control = 0xfd88e008
&watchdog_2->intclr = 0xfd88e00c
&watchdog_2->ris = 0xfd88e010
&watchdog_2->mis = 0xfd88e014
&watchdog_3->load = 0xfd88f000
&watchdog_3->value = 0xfd88f004
&watchdog_3->control = 0xfd88f008
&watchdog_3->intclr = 0xfd88f00c
&watchdog_3->ris = 0xfd88f010
&watchdog_3->mis = 0xfd88f014
&timer_0_0->load = 0xfd890000
&timer_0_0->value = 0xfd890004
&timer_0_0->control = 0xfd890008
&timer_0_0->intclr = 0xfd89000c
&timer_0_0->ris = 0xfd890010
&timer_0_0->mis = 0xfd890014
&timer_0_0->bg_load = 0xfd890018
&timer_0_1->load = 0xfd890020
&timer_0_1->value = 0xfd890024
&timer_0_1->control = 0xfd890028
&timer_0_1->intclr = 0xfd89002c
&timer_0_1->ris = 0xfd890030
&timer_0_1->mis = 0xfd890034
&timer_0_1->bg_load = 0xfd890038
&timer_1_0->load = 0xfd891000
&timer_1_0->value = 0xfd891004
&timer_1_0->control = 0xfd891008
&timer_1_0->intclr = 0xfd89100c
&timer_1_0->ris = 0xfd891010
&timer_1_0->mis = 0xfd891014
&timer_1_0->bg_load = 0xfd891018
&timer_1_1->load = 0xfd891020
&timer_1_1->value = 0xfd891024
&timer_1_1->control = 0xfd891028
&timer_1_1->intclr = 0xfd89102c
&timer_1_1->ris = 0xfd891030
&timer_1_1->mis = 0xfd891034
&timer_1_1->bg_load = 0xfd891038
&timer_2_0->load = 0xfd892000
&timer_2_0->value = 0xfd892004
&timer_2_0->control = 0xfd892008
&timer_2_0->intclr = 0xfd89200c
&timer_2_0->ris = 0xfd892010
&timer_2_0->mis = 0xfd892014
&timer_2_0->bg_load = 0xfd892018
&timer_2_1->load = 0xfd892020
&timer_2_1->value = 0xfd892024
&timer_2_1->control = 0xfd892028
&timer_2_1->intclr = 0xfd89202c
&timer_2_1->ris = 0xfd892030
&timer_2_1->mis = 0xfd892034
&timer_2_1->bg_load = 0xfd892038
&timer_3_0->load = 0xfd893000
&timer_3_0->value = 0xfd893004
&timer_3_0->control = 0xfd893008
&timer_3_0->intclr = 0xfd89300c
&timer_3_0->ris = 0xfd893010
&timer_3_0->mis = 0xfd893014
&timer_3_0->bg_load = 0xfd893018
&timer_3_1->load = 0xfd893020
&timer_3_1->value = 0xfd893024
&timer_3_1->control = 0xfd893028
&timer_3_1->intclr = 0xfd89302c
&timer_3_1->ris = 0xfd893030
&timer_3_1->mis = 0xfd893034
&timer_3_1->bg_load = 0xfd893038
&i2c_gen->con = 0xfd894000
&i2c_gen->tar = 0xfd894004
&i2c_gen->sar = 0xfd894008
&i2c_gen->hs_maddr = 0xfd89400c
&i2c_gen->data_cmd = 0xfd894010
&i2c_gen->ss_scl_hcnt = 0xfd894014
&i2c_gen->ss_scl_lcnt = 0xfd894018
&i2c_gen->fs_scl_hcnt = 0xfd89401c
&i2c_gen->fs_scl_lcnt = 0xfd894020
&i2c_gen->hs_scl_hcnt = 0xfd894024
&i2c_gen->hs_scl_lcnt = 0xfd894028
&i2c_gen->intr_stat = 0xfd89402c
&i2c_gen->intr_mask = 0xfd894030
&i2c_gen->raw_intr_stat = 0xfd894034
&i2c_gen->rx_tl = 0xfd894038
&i2c_gen->tx_tl = 0xfd89403c
&i2c_gen->clr_intr = 0xfd894040
&i2c_gen->clr_rx_under = 0xfd894044
&i2c_gen->clr_rx_over = 0xfd894048
&i2c_gen->clr_tx_over = 0xfd89404c
&i2c_gen->clr_rd_req = 0xfd894050
&i2c_gen->clr_tx_abrt = 0xfd894054
&i2c_gen->clr_rx_done = 0xfd894058
&i2c_gen->clr_activity = 0xfd89405c
&i2c_gen->clr_stop_det = 0xfd894060
&i2c_gen->clr_start_det = 0xfd894064
&i2c_gen->clr_gen_call = 0xfd894068
&i2c_gen->enable = 0xfd89406c
&i2c_gen->status = 0xfd894070
&i2c_gen->txflr = 0xfd894074
&i2c_gen->rxflr = 0xfd894078
&i2c_gen->sda_hold = 0xfd89407c
&i2c_gen->tx_abrt_source = 0xfd894080
&i2c_gen->slv_data_nack_only = 0xfd894084
&i2c_gen->dma_cr = 0xfd894088
&i2c_gen->dma_tdlr = 0xfd89408c
&i2c_gen->dma_rdlr = 0xfd894090
&i2c_gen->sda_setup = 0xfd894094
&i2c_gen->ack_general_call = 0xfd894098
&i2c_gen->enable_status = 0xfd89409c
&i2c_gen->fs_spklen = 0xfd8940a0
&i2c_gen->hs_spklen = 0xfd8940a4
&i2c_gen->comp_param_1 = 0xfd8940f4
&i2c_gen->comp_version = 0xfd8940f8
&i2c_gen->comp_type = 0xfd8940fc
&nand_wrapper->code_word_size = 0xfd895004
&nand_wrapper->ufc_param_0 = 0xfd895030
&nand_ctrl->flash_ctl_3 = 0xfd895844
&nand_ctrl->mode_select_reg = 0xfd895c00
&nand_ctrl->ctl_reg0 = 0xfd895c04
&nand_ctrl->bch_ctrl_reg_0 = 0xfd895c08
&nand_ctrl->bch_ctrl_reg_1 = 0xfd895c0c
&nand_ctrl->command_reg = 0xfd895c10
&nand_ctrl->nflash_row_addr = 0xfd895c14
&nand_ctrl->nflash_col_addr = 0xfd895c18
&nand_ctrl->codeword_size_cnt_reg = 0xfd895c1c
&nand_ctrl->command_buffer_reg = 0xfd895c20
&nand_ctrl->data_buffer_reg = 0xfd895c24
&nand_ctrl->nflash_spare_offset = 0xfd895c28
&nand_ctrl->sdr_timing_params_0 = 0xfd895c2c
&nand_ctrl->sdr_timing_params_1 = 0xfd895c30
&nand_ctrl->ddr_timing_params_0 = 0xfd895c34
&nand_ctrl->ddr_timing_params_1 = 0xfd895c38
&nand_ctrl->ddr2_timing_params_0 = 0xfd895c3c
&nand_ctrl->ddr2_timing_params_1 = 0xfd895c40
&nand_ctrl->rdy_busy_wait_cnt_reg = 0xfd895c44
&nand_ctrl->nfc_int_en = 0xfd895c48
&nand_ctrl->rdy_busy_status_reg = 0xfd895c4c
&nand_ctrl->nfc_int_stat = 0xfd895c50
&nand_ctrl->flash_status_reg = 0xfd895c54
&nand_ctrl->ddr_timing_params_2 = 0xfd895c58
&nand_ctrl->ddr2_timing_params_2 = 0xfd895c5c
&nand_ctrl->reset_reg = 0xfd895c60
&nand_ctrl->xip_ctrl_reg_0 = 0xfd895c64
&nand_ctrl->xip_ctrl_reg_1 = 0xfd895c68
&nand_ctrl->xip_ctrl_reg_2 = 0xfd895c6c
&nand_ctrl->clk_select_reg = 0xfd895c70
&nand_ctrl->bch_status_reg = 0xfd895c74
&nand_ctrl->dma_sector_addr_reg = 0xfd895c78
&nand_ctrl->dma_addr_reg = 0xfd895c7c
&nand_ctrl->dma_ctrl_reg = 0xfd895c80
&nand_ctrl->xip_ctrl_reg_3 = 0xfd895c84
&nand_ctrl->reset_status_reg = 0xfd895c88
&gpio_47_40->gpiodir = 0xfd897400
&gpio_47_40->gpiois = 0xfd897404
&gpio_47_40->gpioibe = 0xfd897408
&gpio_47_40->gpioiev = 0xfd89740c
&gpio_47_40->gpioie = 0xfd897410
&gpio_47_40->gpioris = 0xfd897414
&gpio_47_40->gpiomis = 0xfd897418
&gpio_47_40->gpioic = 0xfd89741c
&pbs->unit.conf_bus = 0xfd8a8000
&pbs->unit.dram_0_nb_bar_high_v2 = 0xfd8a8004
&pbs->unit.dram_0_nb_bar_low_v2 = 0xfd8a8008
&pbs->unit.dram_1_nb_bar_high_v2 = 0xfd8a800c
&pbs->unit.dram_1_nb_bar_low_v2 = 0xfd8a8010
&pbs->unit.dram_2_nb_bar_high_v2 = 0xfd8a8014
&pbs->unit.dram_2_nb_bar_low_v2 = 0xfd8a8018
&pbs->unit.dram_3_nb_bar_high_v2 = 0xfd8a801c
&pbs->unit.dram_3_nb_bar_low_v2 = 0xfd8a8020
&pbs->unit.msix_nb_bar_high_v2 = 0xfd8a8024
&pbs->unit.msix_nb_bar_low_v2 = 0xfd8a8028
&pbs->unit.dram_0_sb_bar_high_v2 = 0xfd8a802c
&pbs->unit.dram_0_sb_bar_low_v2 = 0xfd8a8030
&pbs->unit.dram_1_sb_bar_high_v2 = 0xfd8a8034
&pbs->unit.dram_1_sb_bar_low_v2 = 0xfd8a8038
&pbs->unit.dram_2_sb_bar_high_v2 = 0xfd8a803c
&pbs->unit.dram_2_sb_bar_low_v2 = 0xfd8a8040
&pbs->unit.dram_3_sb_bar_high_v2 = 0xfd8a8044
&pbs->unit.dram_3_sb_bar_low_v2 = 0xfd8a8048
&pbs->unit.msix_sb_bar_high_v2 = 0xfd8a804c
&pbs->unit.msix_sb_bar_low_v2 = 0xfd8a8050
&pbs->unit.pcie_mem0_bar_high_v2 = 0xfd8a8054
&pbs->unit.pcie_mem0_bar_low_v2 = 0xfd8a8058
&pbs->unit.pcie_mem1_bar_high_v2 = 0xfd8a805c
&pbs->unit.pcie_mem1_bar_low_v2 = 0xfd8a8060
&pbs->unit.pcie_mem2_bar_high_v2 = 0xfd8a8064
&pbs->unit.pcie_mem2_bar_low_v2 = 0xfd8a8068
&pbs->unit.pcie_ext_ecam0_bar_high_v2 = 0xfd8a806c
&pbs->unit.pcie_ext_ecam0_bar_low_v2 = 0xfd8a8070
&pbs->unit.pcie_ext_ecam1_bar_high_v2 = 0xfd8a8074
&pbs->unit.pcie_ext_ecam1_bar_low_v2 = 0xfd8a8078
&pbs->unit.pcie_ext_ecam2_bar_high_v2 = 0xfd8a807c
&pbs->unit.pcie_ext_ecam2_bar_low_v2 = 0xfd8a8080
&pbs->unit.pbs_nor_bar_high_v2 = 0xfd8a8084
&pbs->unit.pbs_nor_bar_low_v2 = 0xfd8a8088
&pbs->unit.pbs_spi_bar_high_v2 = 0xfd8a808c
&pbs->unit.pbs_spi_bar_low_v2 = 0xfd8a8090
&pbs->unit.pbs_nand_bar_high_v2 = 0xfd8a80a0
&pbs->unit.pbs_nand_bar_low_v2 = 0xfd8a80a4
&pbs->unit.pbs_int_mem_bar_high_v2 = 0xfd8a80a8
&pbs->unit.pbs_int_mem_bar_low_v2 = 0xfd8a80ac
&pbs->unit.pbs_boot_bar_high_v2 = 0xfd8a80b0
&pbs->unit.pbs_boot_bar_low_v2 = 0xfd8a80b4
&pbs->unit.nb_int_bar_high_v2 = 0xfd8a80b8
&pbs->unit.nb_int_bar_low_v2 = 0xfd8a80bc
&pbs->unit.nb_stm_bar_high_v2 = 0xfd8a80c0
&pbs->unit.nb_stm_bar_low_v2 = 0xfd8a80c4
&pbs->unit.pcie_ecam_int_bar_high_v2 = 0xfd8a80c8
&pbs->unit.pcie_ecam_int_bar_low_v2 = 0xfd8a80cc
&pbs->unit.pcie_mem_int_bar_high_v2 = 0xfd8a80d0
&pbs->unit.pcie_mem_int_bar_low_v2 = 0xfd8a80d4
&pbs->unit.winit_cntl_v2 = 0xfd8a80d8
&pbs->unit.latch_bars_v2 = 0xfd8a80dc
&pbs->unit.pcie_conf_0 = 0xfd8a80e0
&pbs->unit.pcie_conf_1 = 0xfd8a80e4
&pbs->unit.serdes_mux_pipe = 0xfd8a80e8
&pbs->unit.dma_io_master_map_v2 = 0xfd8a80ec
&pbs->unit.i2c_pld_status_high = 0xfd8a80f0
&pbs->unit.i2c_pld_status_low = 0xfd8a80f4
&pbs->unit.spi_dbg_status_high = 0xfd8a80f8
&pbs->unit.spi_dbg_status_low = 0xfd8a80fc
&pbs->unit.spi_mst_status_high = 0xfd8a8100
&pbs->unit.spi_mst_status_low = 0xfd8a8104
&pbs->unit.mem_pbs_parity_err_high = 0xfd8a8108
&pbs->unit.mem_pbs_parity_err_low = 0xfd8a810c
&pbs->unit.boot_strap = 0xfd8a8110
&pbs->unit.cfg_axi_conf_0 = 0xfd8a8114
&pbs->unit.cfg_axi_conf_1 = 0xfd8a8118
&pbs->unit.cfg_axi_conf_2 = 0xfd8a811c
&pbs->unit.cfg_axi_conf_3 = 0xfd8a8120
&pbs->unit.spi_mst_conf_0 = 0xfd8a8124
&pbs->unit.spi_mst_conf_1 = 0xfd8a8128
&pbs->unit.spi_slv_conf_0 = 0xfd8a812c
&pbs->unit.apb_mem_conf_int = 0xfd8a8130
&pbs->unit.sb2nb_cfg_dram_remap_v2 = 0xfd8a8134
&pbs->unit.pbs_mux_sel_0 = 0xfd8a8138
&pbs->unit.pbs_mux_sel_1 = 0xfd8a813c
&pbs->unit.pbs_mux_sel_2 = 0xfd8a8140
&pbs->unit.pbs_mux_sel_3 = 0xfd8a8144
&pbs->unit.sb_int_bar_high_v2 = 0xfd8a8148
&pbs->unit.sb_int_bar_low_v2 = 0xfd8a814c
&pbs->unit.ufc_pbs_parity_err_high = 0xfd8a8150
&pbs->unit.ufc_pbs_parity_err_low = 0xfd8a8154
&pbs->unit.gen_conf = 0xfd8a8158
&pbs->unit.chip_id = 0xfd8a815c
&pbs->unit.uart0_debug = 0xfd8a8160
&pbs->unit.uart1_debug = 0xfd8a8164
&pbs->unit.uart2_debug = 0xfd8a8168
&pbs->unit.uart3_debug = 0xfd8a816c
&pbs->unit.uart0_conf_status = 0xfd8a8170
&pbs->unit.uart1_conf_status = 0xfd8a8174
&pbs->unit.uart2_conf_status = 0xfd8a8178
&pbs->unit.uart3_conf_status = 0xfd8a817c
&pbs->unit.gpio0_conf_status = 0xfd8a8180
&pbs->unit.gpio1_conf_status = 0xfd8a8184
&pbs->unit.gpio2_conf_status = 0xfd8a8188
&pbs->unit.gpio3_conf_status = 0xfd8a818c
&pbs->unit.gpio4_conf_status = 0xfd8a8190
&pbs->unit.i2c_gen_conf_status = 0xfd8a8194
&pbs->unit.i2c_gen_debug = 0xfd8a8198
&pbs->unit.watch_dog_reset_out = 0xfd8a819c
&pbs->unit.otp_magic_num = 0xfd8a81a0
&pbs->unit.otp_cntl = 0xfd8a81a4
&pbs->unit.otp_cfg_0 = 0xfd8a81a8
&pbs->unit.otp_cfg_1 = 0xfd8a81ac
&pbs->unit.otp_cfg_3 = 0xfd8a81b0
&pbs->unit.cfg_nand_0 = 0xfd8a81b4
&pbs->unit.cfg_nand_1 = 0xfd8a81b8
&pbs->unit.cfg_nand_2 = 0xfd8a81bc
&pbs->unit.cfg_nand_3 = 0xfd8a81c0
&pbs->unit.nb_nic_regs_bar_high_v2 = 0xfd8a81c4
&pbs->unit.nb_nic_regs_bar_low_v2 = 0xfd8a81c8
&pbs->unit.sb_nic_regs_bar_high_v2 = 0xfd8a81cc
&pbs->unit.sb_nic_regs_bar_low_v2 = 0xfd8a81d0
&pbs->unit.serdes_mux_multi_0 = 0xfd8a81d4
&pbs->unit.serdes_mux_multi_1 = 0xfd8a81d8
&pbs->unit.pbs_ulpi_mux_conf = 0xfd8a81dc
&pbs->unit.wr_once_dbg_dis_ovrd_reg = 0xfd8a81e0
&pbs->unit.gpio5_conf_status = 0xfd8a81e4
&pbs->unit.pcie_mem3_bar_high_v2 = 0xfd8a81e8
&pbs->unit.pcie_mem3_bar_low_v2 = 0xfd8a81ec
&pbs->unit.pcie_mem4_bar_high_v2 = 0xfd8a81f0
&pbs->unit.pcie_mem4_bar_low_v2 = 0xfd8a81f4
&pbs->unit.pcie_mem5_bar_high_v2 = 0xfd8a81f8
&pbs->unit.pcie_mem5_bar_low_v2 = 0xfd8a81fc
&pbs->unit.pcie_ext_ecam3_bar_high_v2 = 0xfd8a8200
&pbs->unit.pcie_ext_ecam3_bar_low_v2 = 0xfd8a8204
&pbs->unit.pcie_ext_ecam4_bar_high_v2 = 0xfd8a8208
&pbs->unit.pcie_ext_ecam4_bar_low_v2 = 0xfd8a820c
&pbs->unit.pcie_ext_ecam5_bar_high_v2 = 0xfd8a8210
&pbs->unit.pcie_ext_ecam5_bar_low_v2 = 0xfd8a8214
&pbs->unit.low_latency_sram_bar_high_v2 = 0xfd8a8218
&pbs->unit.low_latency_sram_bar_low_v2 = 0xfd8a821c
&pbs->unit.pbs_mux_sel_4 = 0xfd8a8220
&pbs->unit.pbs_mux_sel_5 = 0xfd8a8224
&pbs->unit.serdes_mux_eth = 0xfd8a8228
&pbs->unit.serdes_mux_pcie = 0xfd8a822c
&pbs->unit.serdes_mux_sata = 0xfd8a8230
&pbs->unit.i2c_scl_reroute = 0xfd8a8234
&pbs->unit.cfg_axi_conf_4 = 0xfd8a8238
&pbs->unit.cfg_axi_conf_5 = 0xfd8a8240
&pbs->unit.pbs_mux_sel_6 = 0xfd8a8244
&pbs->unit.pbs_mux_sel_7 = 0xfd8a8248
&pbs->unit.gpio6_conf_status = 0xfd8a8270
&pbs->unit.gpio7_conf_status = 0xfd8a8274
&pbs->unit.boot_strap_2 = 0xfd8a8278
&pbs->iofic_base = 0xfd8a8300
&pbs->target_id_enforcement_v2.cpu = 0xfd8a8400
&pbs->target_id_enforcement_v2.cpu_mask = 0xfd8a8404
&pbs->target_id_enforcement_v2.debug_nb = 0xfd8a8408
&pbs->target_id_enforcement_v2.debug_nb_mask = 0xfd8a840c
&pbs->target_id_enforcement_v2.debug_sb = 0xfd8a8410
&pbs->target_id_enforcement_v2.debug_sb_mask = 0xfd8a8414
&pbs->target_id_enforcement_v2.eth_0 = 0xfd8a8418
&pbs->target_id_enforcement_v2.eth_0_mask = 0xfd8a841c
&pbs->target_id_enforcement_v2.eth_1 = 0xfd8a8420
&pbs->target_id_enforcement_v2.eth_1_mask = 0xfd8a8424
&pbs->target_id_enforcement_v2.eth_2 = 0xfd8a8428
&pbs->target_id_enforcement_v2.eth_2_mask = 0xfd8a842c
&pbs->target_id_enforcement_v2.eth_3 = 0xfd8a8430
&pbs->target_id_enforcement_v2.eth_3_mask = 0xfd8a8434
&pbs->target_id_enforcement_v2.sata_0 = 0xfd8a8438
&pbs->target_id_enforcement_v2.sata_0_mask = 0xfd8a843c
&pbs->target_id_enforcement_v2.sata_1 = 0xfd8a8440
&pbs->target_id_enforcement_v2.sata_1_mask = 0xfd8a8444
&pbs->target_id_enforcement_v2.crypto_0 = 0xfd8a8448
&pbs->target_id_enforcement_v2.crypto_0_mask = 0xfd8a844c
&pbs->target_id_enforcement_v2.crypto_1 = 0xfd8a8450
&pbs->target_id_enforcement_v2.crypto_1_mask = 0xfd8a8454
&pbs->target_id_enforcement_v2.pcie_0 = 0xfd8a8458
&pbs->target_id_enforcement_v2.pcie_0_mask = 0xfd8a845c
&pbs->target_id_enforcement_v2.pcie_1 = 0xfd8a8460
&pbs->target_id_enforcement_v2.pcie_1_mask = 0xfd8a8464
&pbs->target_id_enforcement_v2.pcie_2 = 0xfd8a8468
&pbs->target_id_enforcement_v2.pcie_2_mask = 0xfd8a846c
&pbs->target_id_enforcement_v2.pcie_3 = 0xfd8a8470
&pbs->target_id_enforcement_v2.pcie_3_mask = 0xfd8a8474
&pbs->target_id_enforcement_v2.latch = 0xfd8a8478
&pbs->iofic_base_v3 = 0xfd8a8500
&pbs->qspi.enable = 0xfd8a8600
&pbs->qspi.clear_trig = 0xfd8a8604
&pbs->qspi.start_trig = 0xfd8a8608
&pbs->qspi.stop_trig = 0xfd8a860c
&pbs->qspi.rst_trig = 0xfd8a8610
&pbs->qspi.rsten_trig = 0xfd8a8614
&pbs->qspi.wen_trig = 0xfd8a8618
&pbs->qspi.a4enter_trig = 0xfd8a861c
&pbs->qspi.a4exit_trig = 0xfd8a8620
&pbs->qspi.config = 0xfd8a8624
&pbs->qspi.opcodes = 0xfd8a8628
&pbs->qspi.opcodes2 = 0xfd8a862c
&pbs->qspi.slave_enable = 0xfd8a8630
&pbs->spim_preload.spim_preload_clear_trig = 0xfd8a8650
&pbs->spim_preload.spim_base_high = 0xfd8a8654
&pbs->spim_preload.spim_base_low = 0xfd8a8658
&pbs->spim_preload.axi_assist = 0xfd8a865c
&pbs->spim_preload.preload_status = 0xfd8a8660
&pbs->chip_capabilities.io_fabric_capability0 = 0xfd8a8700
&pbs->chip_capabilities.io_fabric_capability1 = 0xfd8a8704
&pbs->chip_capabilities.eth_capability = 0xfd8a8708
&pbs->chip_capabilities.pcie_capability = 0xfd8a870c
&pbs->chip_capabilities.cpu_capability0 = 0xfd8a8710
&pbs->chip_capabilities.cpu_capability1 = 0xfd8a8714
&pbs->chip_capabilities.dram_capability = 0xfd8a8718
&pbs->bar_config.dram_0_nb_bar_high = 0xfd8a9000
&pbs->bar_config.dram_0_nb_bar_low = 0xfd8a9004
&pbs->bar_config.dram_1_nb_bar_high = 0xfd8a9008
&pbs->bar_config.dram_1_nb_bar_low = 0xfd8a900c
&pbs->bar_config.dram_2_nb_bar_high = 0xfd8a9010
&pbs->bar_config.dram_2_nb_bar_low = 0xfd8a9014
&pbs->bar_config.dram_3_nb_bar_high = 0xfd8a9018
&pbs->bar_config.dram_3_nb_bar_low = 0xfd8a901c
&pbs->bar_config.msix_nb_bar_high = 0xfd8a9030
&pbs->bar_config.msix_nb_bar_low = 0xfd8a9034
&pbs->bar_config.dram_0_sb_bar_high = 0xfd8a9040
&pbs->bar_config.dram_0_sb_bar_low = 0xfd8a9044
&pbs->bar_config.dram_1_sb_bar_high = 0xfd8a9048
&pbs->bar_config.dram_1_sb_bar_low = 0xfd8a904c
&pbs->bar_config.dram_2_sb_bar_high = 0xfd8a9050
&pbs->bar_config.dram_2_sb_bar_low = 0xfd8a9054
&pbs->bar_config.dram_3_sb_bar_high = 0xfd8a9058
&pbs->bar_config.dram_3_sb_bar_low = 0xfd8a905c
&pbs->bar_config.msix_sb_bar_high = 0xfd8a9070
&pbs->bar_config.msix_sb_bar_low = 0xfd8a9074
&pbs->bar_config.pcie_mem0_bar_high = 0xfd8a9080
&pbs->bar_config.pcie_mem0_bar_low = 0xfd8a9084
&pbs->bar_config.pcie_mem1_bar_high = 0xfd8a908c
&pbs->bar_config.pcie_mem1_bar_low = 0xfd8a9090
&pbs->bar_config.pcie_mem2_bar_high = 0xfd8a9094
&pbs->bar_config.pcie_mem2_bar_low = 0xfd8a9098
&pbs->bar_config.pcie_mem3_bar_high = 0xfd8a909c
&pbs->bar_config.pcie_mem3_bar_low = 0xfd8a90a0
&pbs->bar_config.pcie_mem4_bar_high = 0xfd8a90a4
&pbs->bar_config.pcie_mem4_bar_low = 0xfd8a90a8
&pbs->bar_config.pcie_mem5_bar_high = 0xfd8a90ac
&pbs->bar_config.pcie_mem5_bar_low = 0xfd8a90b0
&pbs->bar_config.pcie_mem6_bar_high = 0xfd8a90b4
&pbs->bar_config.pcie_mem6_bar_low = 0xfd8a90b8
&pbs->bar_config.pcie_ext_ecam0_bar_high = 0xfd8a90c0
&pbs->bar_config.pcie_ext_ecam0_bar_low = 0xfd8a90c4
&pbs->bar_config.pcie_ext_ecam1_bar_high = 0xfd8a90c8
&pbs->bar_config.pcie_ext_ecam1_bar_low = 0xfd8a90cc
&pbs->bar_config.pcie_ext_ecam2_bar_high = 0xfd8a90d0
&pbs->bar_config.pcie_ext_ecam2_bar_low = 0xfd8a90d4
&pbs->bar_config.pcie_ext_ecam3_bar_high = 0xfd8a90d8
&pbs->bar_config.pcie_ext_ecam3_bar_low = 0xfd8a90dc
&pbs->bar_config.pcie_ext_ecam4_bar_high = 0xfd8a90e0
&pbs->bar_config.pcie_ext_ecam4_bar_low = 0xfd8a90e4
&pbs->bar_config.pcie_ext_ecam5_bar_high = 0xfd8a90e8
&pbs->bar_config.pcie_ext_ecam5_bar_low = 0xfd8a90ec
&pbs->bar_config.pcie_ext_ecam6_bar_high = 0xfd8a90f0
&pbs->bar_config.pcie_ext_ecam6_bar_low = 0xfd8a90f4
&pbs->bar_config.pcie_ext_ecam7_bar_high = 0xfd8a90f8
&pbs->bar_config.pcie_ext_ecam7_bar_low = 0xfd8a90fc
&pbs->bar_config.coresight_bar_high = 0xfd8a9100
&pbs->bar_config.coresight_bar_low = 0xfd8a9104
&pbs->bar_config.pbs_spi_bar_high = 0xfd8a9108
&pbs->bar_config.pbs_spi_bar_low = 0xfd8a910c
&pbs->bar_config.pbs_nand_bar_high = 0xfd8a9110
&pbs->bar_config.pbs_nand_bar_low = 0xfd8a9114
&pbs->bar_config.pbs_int_mem_bar_high = 0xfd8a9118
&pbs->bar_config.pbs_int_mem_bar_low = 0xfd8a911c
&pbs->bar_config.pbs_boot_bar_high = 0xfd8a9120
&pbs->bar_config.pbs_boot_bar_low = 0xfd8a9124
&pbs->bar_config.nb_int_bar_high = 0xfd8a9130
&pbs->bar_config.nb_int_bar_low = 0xfd8a9134
&pbs->bar_config.nb_stm_bar_high = 0xfd8a9138
&pbs->bar_config.nb_stm_bar_low = 0xfd8a913c
&pbs->bar_config.pcie_ecam_int_bar_high = 0xfd8a9140
&pbs->bar_config.pcie_ecam_int_bar_low = 0xfd8a9144
&pbs->bar_config.pcie_mem_int_bar_high = 0xfd8a9148
&pbs->bar_config.pcie_mem_int_bar_low = 0xfd8a914c
&pbs->bar_config.sb_int_bar_high = 0xfd8a9160
&pbs->bar_config.sb_int_bar_low = 0xfd8a9164
&pbs->bar_config.fast_sb_nic_regs_bar_high = 0xfd8a9170
&pbs->bar_config.fast_sb_nic_regs_bar_low = 0xfd8a9174
&pbs->bar_config.sb_nic_regs_bar_high = 0xfd8a9178
&pbs->bar_config.sb_nic_regs_bar_low = 0xfd8a917c
&pbs->bar_config.low_latency_sram_bar_high = 0xfd8a9180
&pbs->bar_config.low_latency_sram_bar_low = 0xfd8a918c
&pbs->bar_config.eth_sram_0_bar_high = 0xfd8a91a0
&pbs->bar_config.eth_sram_0_bar_low = 0xfd8a91a4
&pbs->bar_config.eth_sram_1_bar_high = 0xfd8a91a8
&pbs->bar_config.eth_sram_1_bar_low = 0xfd8a91ac
&pbs->bar_config.trng_bar_high = 0xfd8a91b0
&pbs->bar_config.trng_bar_low = 0xfd8a91b4
&pbs->bar_config.tdm_bar_high = 0xfd8a91c0
&pbs->bar_config.tdm_bar_low = 0xfd8a91c4
&pbs->bar_config.pcie_mem7_bar_high = 0xfd8a91c8
&pbs->bar_config.pcie_mem7_bar_low = 0xfd8a91cc
&pbs->bar_config.winit_cntl = 0xfd8a91d0
&pbs->bar_config.latch_bars = 0xfd8a91d4
&pbs->bar_config.dma_io_master_map1 = 0xfd8a91e0
&pbs->bar_config.dma_io_master_map2 = 0xfd8a91e4
&pbs->bar_config.sb2nb_cfg_dram_remap = 0xfd8a91e8
&pbs->low_latency_sram_remap.bar1_orig = 0xfd8a9200
&pbs->low_latency_sram_remap.bar1_remap = 0xfd8a9204
&pbs->low_latency_sram_remap.bar2_orig = 0xfd8a9208
&pbs->low_latency_sram_remap.bar2_remap = 0xfd8a920c
&pbs->low_latency_sram_remap.bar3_orig = 0xfd8a9210
&pbs->low_latency_sram_remap.bar3_remap = 0xfd8a9214
&pbs->low_latency_sram_remap.bar4_orig = 0xfd8a9218
&pbs->low_latency_sram_remap.bar4_remap = 0xfd8a921c
&pbs->low_latency_sram_remap.bar5_orig = 0xfd8a9220
&pbs->low_latency_sram_remap.bar5_remap = 0xfd8a9224
&pbs->low_latency_sram_remap.bar6_orig = 0xfd8a9228
&pbs->low_latency_sram_remap.bar6_remap = 0xfd8a922c
&pbs->low_latency_sram_remap.bar7_orig = 0xfd8a9230
&pbs->low_latency_sram_remap.bar7_remap = 0xfd8a9234
&pbs->low_latency_sram_remap.bar8_orig = 0xfd8a9238
&pbs->low_latency_sram_remap.bar8_remap = 0xfd8a923c
&pbs->low_latency_sram_remap.bar9_orig = 0xfd8a9240
&pbs->low_latency_sram_remap.bar9_remap = 0xfd8a9244
&pbs->low_latency_sram_remap.bar10_orig = 0xfd8a9248
&pbs->low_latency_sram_remap.bar10_remap = 0xfd8a924c
&pbs->target_id_enforcement.cpu_high = 0xfd8a9300
&pbs->target_id_enforcement.cpu_low = 0xfd8a9304
&pbs->target_id_enforcement.cpu_mask_high = 0xfd8a9308
&pbs->target_id_enforcement.cpu_mask_low = 0xfd8a930c
&pbs->target_id_enforcement.debug_nb_high = 0xfd8a9310
&pbs->target_id_enforcement.debug_nb_low = 0xfd8a9314
&pbs->target_id_enforcement.debug_nb_mask_high = 0xfd8a9318
&pbs->target_id_enforcement.debug_nb_mask_low = 0xfd8a931c
&pbs->target_id_enforcement.debug_sb_high = 0xfd8a9320
&pbs->target_id_enforcement.debug_sb_low = 0xfd8a9324
&pbs->target_id_enforcement.debug_sb_mask_high = 0xfd8a9328
&pbs->target_id_enforcement.debug_sb_mask_low = 0xfd8a932c
&pbs->target_id_enforcement.eth_fast_0_high = 0xfd8a9330
&pbs->target_id_enforcement.eth_fast_0_low = 0xfd8a9334
&pbs->target_id_enforcement.eth_fast_0_mask_high = 0xfd8a9338
&pbs->target_id_enforcement.eth_fast_0_mask_low = 0xfd8a933c
&pbs->target_id_enforcement.eth_fast_1_high = 0xfd8a9340
&pbs->target_id_enforcement.eth_fast_1_low = 0xfd8a9344
&pbs->target_id_enforcement.eth_fast_1_mask_high = 0xfd8a9348
&pbs->target_id_enforcement.eth_fast_1_mask_low = 0xfd8a934c
&pbs->target_id_enforcement.eth_fast_2_high = 0xfd8a9350
&pbs->target_id_enforcement.eth_fast_2_low = 0xfd8a9354
&pbs->target_id_enforcement.eth_fast_2_mask_high = 0xfd8a9358
&pbs->target_id_enforcement.eth_fast_2_mask_low = 0xfd8a935c
&pbs->target_id_enforcement.eth_fast_3_high = 0xfd8a9360
&pbs->target_id_enforcement.eth_fast_3_low = 0xfd8a9364
&pbs->target_id_enforcement.eth_fast_3_mask_high = 0xfd8a9368
&pbs->target_id_enforcement.eth_fast_3_mask_low = 0xfd8a936c
&pbs->target_id_enforcement.sata_0_high = 0xfd8a9370
&pbs->target_id_enforcement.sata_0_low = 0xfd8a9374
&pbs->target_id_enforcement.sata_0_mask_high = 0xfd8a9378
&pbs->target_id_enforcement.sata_0_mask_low = 0xfd8a937c
&pbs->target_id_enforcement.sata_1_high = 0xfd8a9380
&pbs->target_id_enforcement.sata_1_low = 0xfd8a9384
&pbs->target_id_enforcement.sata_1_mask_high = 0xfd8a9388
&pbs->target_id_enforcement.sata_1_mask_low = 0xfd8a938c
&pbs->target_id_enforcement.sata_2_high = 0xfd8a9390
&pbs->target_id_enforcement.sata_2_low = 0xfd8a9394
&pbs->target_id_enforcement.sata_2_mask_high = 0xfd8a9398
&pbs->target_id_enforcement.sata_2_mask_low = 0xfd8a939c
&pbs->target_id_enforcement.sata_3_high = 0xfd8a93a0
&pbs->target_id_enforcement.sata_3_low = 0xfd8a93a4
&pbs->target_id_enforcement.sata_3_mask_high = 0xfd8a93a8
&pbs->target_id_enforcement.sata_3_mask_low = 0xfd8a93ac
&pbs->target_id_enforcement.sata_4_high = 0xfd8a93b0
&pbs->target_id_enforcement.sata_4_low = 0xfd8a93b4
&pbs->target_id_enforcement.sata_4_mask_high = 0xfd8a93b8
&pbs->target_id_enforcement.sata_4_mask_low = 0xfd8a93bc
&pbs->target_id_enforcement.sata_5_high = 0xfd8a93c0
&pbs->target_id_enforcement.sata_5_low = 0xfd8a93c4
&pbs->target_id_enforcement.sata_5_mask_high = 0xfd8a93c8
&pbs->target_id_enforcement.sata_5_mask_low = 0xfd8a93cc
&pbs->target_id_enforcement.crypto_0_high = 0xfd8a93d0
&pbs->target_id_enforcement.crypto_0_low = 0xfd8a93d4
&pbs->target_id_enforcement.crypto_0_mask_high = 0xfd8a93d8
&pbs->target_id_enforcement.crypto_0_mask_low = 0xfd8a93dc
&pbs->target_id_enforcement.crypto_1_high = 0xfd8a93e0
&pbs->target_id_enforcement.crypto_1_low = 0xfd8a93e4
&pbs->target_id_enforcement.crypto_1_mask_high = 0xfd8a93e8
&pbs->target_id_enforcement.crypto_1_mask_low = 0xfd8a93ec
&pbs->target_id_enforcement.pcie_0_high = 0xfd8a9400
&pbs->target_id_enforcement.pcie_0_low = 0xfd8a9404
&pbs->target_id_enforcement.pcie_0_mask_high = 0xfd8a9408
&pbs->target_id_enforcement.pcie_0_mask_low = 0xfd8a940c
&pbs->target_id_enforcement.pcie_1_high = 0xfd8a9410
&pbs->target_id_enforcement.pcie_1_low = 0xfd8a9414
&pbs->target_id_enforcement.pcie_1_mask_high = 0xfd8a9418
&pbs->target_id_enforcement.pcie_1_mask_low = 0xfd8a941c
&pbs->target_id_enforcement.pcie_2_high = 0xfd8a9420
&pbs->target_id_enforcement.pcie_2_low = 0xfd8a9424
&pbs->target_id_enforcement.pcie_2_mask_high = 0xfd8a9428
&pbs->target_id_enforcement.pcie_2_mask_low = 0xfd8a942c
&pbs->target_id_enforcement.pcie_3_high = 0xfd8a9430
&pbs->target_id_enforcement.pcie_3_low = 0xfd8a9434
&pbs->target_id_enforcement.pcie_3_mask_high = 0xfd8a9438
&pbs->target_id_enforcement.pcie_3_mask_low = 0xfd8a943c
&pbs->target_id_enforcement.pcie_4_high = 0xfd8a9440
&pbs->target_id_enforcement.pcie_4_low = 0xfd8a9444
&pbs->target_id_enforcement.pcie_4_mask_high = 0xfd8a9448
&pbs->target_id_enforcement.pcie_4_mask_low = 0xfd8a944c
&pbs->target_id_enforcement.pcie_5_high = 0xfd8a9450
&pbs->target_id_enforcement.pcie_5_low = 0xfd8a9454
&pbs->target_id_enforcement.pcie_5_mask_high = 0xfd8a9458
&pbs->target_id_enforcement.pcie_5_mask_low = 0xfd8a945c
&pbs->target_id_enforcement.pcie_6_high = 0xfd8a9460
&pbs->target_id_enforcement.pcie_6_low = 0xfd8a9464
&pbs->target_id_enforcement.pcie_6_mask_high = 0xfd8a9468
&pbs->target_id_enforcement.pcie_6_mask_low = 0xfd8a946c
&pbs->target_id_enforcement.eth_0_high = 0xfd8a9470
&pbs->target_id_enforcement.eth_0_low = 0xfd8a9474
&pbs->target_id_enforcement.eth_0_mask_high = 0xfd8a9478
&pbs->target_id_enforcement.eth_0_mask_low = 0xfd8a947c
&pbs->target_id_enforcement.eth_1_high = 0xfd8a9480
&pbs->target_id_enforcement.eth_1_low = 0xfd8a9484
&pbs->target_id_enforcement.eth_1_mask_high = 0xfd8a9488
&pbs->target_id_enforcement.eth_1_mask_low = 0xfd8a948c
&pbs->target_id_enforcement.sata_6_high = 0xfd8a9490
&pbs->target_id_enforcement.sata_6_low = 0xfd8a9494
&pbs->target_id_enforcement.sata_6_mask_high = 0xfd8a9498
&pbs->target_id_enforcement.sata_6_mask_low = 0xfd8a949c
&pbs->target_id_enforcement.sata_7_high = 0xfd8a94a0
&pbs->target_id_enforcement.sata_7_low = 0xfd8a94a4
&pbs->target_id_enforcement.sata_7_mask_high = 0xfd8a94a8
&pbs->target_id_enforcement.sata_7_mask_low = 0xfd8a94ac
&pbs->target_id_enforcement.eth_db_high = 0xfd8a94b0
&pbs->target_id_enforcement.eth_db_low = 0xfd8a94b4
&pbs->target_id_enforcement.eth_db_mask_high = 0xfd8a94b8
&pbs->target_id_enforcement.eth_db_mask_low = 0xfd8a94bc
&pbs->target_id_enforcement.pcie_7_high = 0xfd8a94c0
&pbs->target_id_enforcement.pcie_7_low = 0xfd8a94c4
&pbs->target_id_enforcement.pcie_7_mask_high = 0xfd8a94c8
&pbs->target_id_enforcement.pcie_7_mask_low = 0xfd8a94cc
&pbs->target_id_enforcement.latch = 0xfd8a94f0
&pbs->spi_debug_pasw[0].spi_debug_pasw_high = 0xfd8a9500
&pbs->spi_debug_pasw[0].spi_debug_pasw_low = 0xfd8a9504
&pbs->spi_debug_pasw[1].spi_debug_pasw_high = 0xfd8a9508
&pbs->spi_debug_pasw[1].spi_debug_pasw_low = 0xfd8a950c
&pbs->spi_debug_pasw[2].spi_debug_pasw_high = 0xfd8a9510
&pbs->spi_debug_pasw[2].spi_debug_pasw_low = 0xfd8a9514
&pbs->spi_debug_pasw[3].spi_debug_pasw_high = 0xfd8a9518
&pbs->spi_debug_pasw[3].spi_debug_pasw_low = 0xfd8a951c
&pbs->spi_debug_pasw[4].spi_debug_pasw_high = 0xfd8a9520
&pbs->spi_debug_pasw[4].spi_debug_pasw_low = 0xfd8a9524
&pbs->spi_debug_pasw[5].spi_debug_pasw_high = 0xfd8a9528
&pbs->spi_debug_pasw[5].spi_debug_pasw_low = 0xfd8a952c
&pbs->spi_debug_pasw[6].spi_debug_pasw_high = 0xfd8a9530
&pbs->spi_debug_pasw[6].spi_debug_pasw_low = 0xfd8a9534
&pbs->spi_debug_pasw[7].spi_debug_pasw_high = 0xfd8a9538
&pbs->spi_debug_pasw[7].spi_debug_pasw_low = 0xfd8a953c
&pbs->spi_debug_pasw[8].spi_debug_pasw_high = 0xfd8a9540
&pbs->spi_debug_pasw[8].spi_debug_pasw_low = 0xfd8a9544
&pbs->spi_debug_pasw[9].spi_debug_pasw_high = 0xfd8a9548
&pbs->spi_debug_pasw[9].spi_debug_pasw_low = 0xfd8a954c
&pbs->spi_debug_pasw[10].spi_debug_pasw_high = 0xfd8a9550
&pbs->spi_debug_pasw[10].spi_debug_pasw_low = 0xfd8a9554
&pbs->spi_debug_pasw[11].spi_debug_pasw_high = 0xfd8a9558
&pbs->spi_debug_pasw[11].spi_debug_pasw_low = 0xfd8a955c
&pbs->spi_debug_pasw[12].spi_debug_pasw_high = 0xfd8a9560
&pbs->spi_debug_pasw[12].spi_debug_pasw_low = 0xfd8a9564
&pbs->spi_debug_pasw[13].spi_debug_pasw_high = 0xfd8a9568
&pbs->spi_debug_pasw[13].spi_debug_pasw_low = 0xfd8a956c
&pbs->spi_debug_pasw[14].spi_debug_pasw_high = 0xfd8a9570
&pbs->spi_debug_pasw[14].spi_debug_pasw_low = 0xfd8a9574
&pbs->spi_debug_pasw[15].spi_debug_pasw_high = 0xfd8a9578
&pbs->spi_debug_pasw[15].spi_debug_pasw_low = 0xfd8a957c
&pbs->spi_debug_pasw_enable.spi_debug_pasw_enable_reg = 0xfd8a9600
&pbs->spi_debug_pasw_enable.spi_debug_pasw_write_protect_reg = 0xfd8a9604
&pbs->spi_debug_pasw_enable.spi_debug_pasw_read_protect_reg = 0xfd8a9608
&sgpo->common.conf.control = 0xfd8b4000
&sgpo->common.conf.cpu_vdd = 0xfd8b4004
&sgpo->common.conf.out_en_sgpo = 0xfd8b4008
&sgpo->common.conf.out_en_cpu_vdd_ctrl = 0xfd8b400c
&sgpo->common.conf.swap_leds = 0xfd8b4010
&sgpo->common.conf.leds_inuse_high = 0xfd8b4014
&sgpo->common.conf.leds_inuse_low = 0xfd8b4018
&sgpo->common.debug.fsm = 0xfd8b4040
&sgpo->common.debug.cntr = 0xfd8b4044
&sgpo->group[0].conf.rates = 0xfd8b5000
&sgpo->group[0].conf.mode = 0xfd8b5004
&sgpo->group[0].conf.invert = 0xfd8b5008
&sgpo->group[0].conf.blink = 0xfd8b500c
&sgpo->group[0].conf.stretch = 0xfd8b5010
&sgpo->group[0].conf_vec[0].val = 0xfd8b5400
&sgpo->group[0].conf_vec[1].val = 0xfd8b5404
&sgpo->group[0].conf_vec[2].val = 0xfd8b5408
&sgpo->group[0].conf_vec[3].val = 0xfd8b540c
&sgpo->group[0].conf_vec[4].val = 0xfd8b5410
&sgpo->group[0].conf_vec[5].val = 0xfd8b5414
&sgpo->group[0].conf_vec[6].val = 0xfd8b5418
&sgpo->group[0].conf_vec[7].val = 0xfd8b541c
&sgpo->group[0].conf_vec[8].val = 0xfd8b5420
&sgpo->group[0].conf_vec[9].val = 0xfd8b5424
&sgpo->group[0].conf_vec[10].val = 0xfd8b5428
&sgpo->group[0].conf_vec[11].val = 0xfd8b542c
&sgpo->group[0].conf_vec[12].val = 0xfd8b5430
&sgpo->group[0].conf_vec[13].val = 0xfd8b5434
&sgpo->group[0].conf_vec[14].val = 0xfd8b5438
&sgpo->group[0].conf_vec[15].val = 0xfd8b543c
&sgpo->group[0].conf_vec[16].val = 0xfd8b5440
&sgpo->group[0].conf_vec[17].val = 0xfd8b5444
&sgpo->group[0].conf_vec[18].val = 0xfd8b5448
&sgpo->group[0].conf_vec[19].val = 0xfd8b544c
&sgpo->group[0].conf_vec[20].val = 0xfd8b5450
&sgpo->group[0].conf_vec[21].val = 0xfd8b5454
&sgpo->group[0].conf_vec[22].val = 0xfd8b5458
&sgpo->group[0].conf_vec[23].val = 0xfd8b545c
&sgpo->group[0].conf_vec[24].val = 0xfd8b5460
&sgpo->group[0].conf_vec[25].val = 0xfd8b5464
&sgpo->group[0].conf_vec[26].val = 0xfd8b5468
&sgpo->group[0].conf_vec[27].val = 0xfd8b546c
&sgpo->group[0].conf_vec[28].val = 0xfd8b5470
&sgpo->group[0].conf_vec[29].val = 0xfd8b5474
&sgpo->group[0].conf_vec[30].val = 0xfd8b5478
&sgpo->group[0].conf_vec[31].val = 0xfd8b547c
&sgpo->group[0].conf_vec[32].val = 0xfd8b5480
&sgpo->group[0].conf_vec[33].val = 0xfd8b5484
&sgpo->group[0].conf_vec[34].val = 0xfd8b5488
&sgpo->group[0].conf_vec[35].val = 0xfd8b548c
&sgpo->group[0].conf_vec[36].val = 0xfd8b5490
&sgpo->group[0].conf_vec[37].val = 0xfd8b5494
&sgpo->group[0].conf_vec[38].val = 0xfd8b5498
&sgpo->group[0].conf_vec[39].val = 0xfd8b549c
&sgpo->group[0].conf_vec[40].val = 0xfd8b54a0
&sgpo->group[0].conf_vec[41].val = 0xfd8b54a4
&sgpo->group[0].conf_vec[42].val = 0xfd8b54a8
&sgpo->group[0].conf_vec[43].val = 0xfd8b54ac
&sgpo->group[0].conf_vec[44].val = 0xfd8b54b0
&sgpo->group[0].conf_vec[45].val = 0xfd8b54b4
&sgpo->group[0].conf_vec[46].val = 0xfd8b54b8
&sgpo->group[0].conf_vec[47].val = 0xfd8b54bc
&sgpo->group[0].conf_vec[48].val = 0xfd8b54c0
&sgpo->group[0].conf_vec[49].val = 0xfd8b54c4
&sgpo->group[0].conf_vec[50].val = 0xfd8b54c8
&sgpo->group[0].conf_vec[51].val = 0xfd8b54cc
&sgpo->group[0].conf_vec[52].val = 0xfd8b54d0
&sgpo->group[0].conf_vec[53].val = 0xfd8b54d4
&sgpo->group[0].conf_vec[54].val = 0xfd8b54d8
&sgpo->group[0].conf_vec[55].val = 0xfd8b54dc
&sgpo->group[0].conf_vec[56].val = 0xfd8b54e0
&sgpo->group[0].conf_vec[57].val = 0xfd8b54e4
&sgpo->group[0].conf_vec[58].val = 0xfd8b54e8
&sgpo->group[0].conf_vec[59].val = 0xfd8b54ec
&sgpo->group[0].conf_vec[60].val = 0xfd8b54f0
&sgpo->group[0].conf_vec[61].val = 0xfd8b54f4
&sgpo->group[0].conf_vec[62].val = 0xfd8b54f8
&sgpo->group[0].conf_vec[63].val = 0xfd8b54fc
&sgpo->group[0].conf_vec[64].val = 0xfd8b5500
&sgpo->group[0].conf_vec[65].val = 0xfd8b5504
&sgpo->group[0].conf_vec[66].val = 0xfd8b5508
&sgpo->group[0].conf_vec[67].val = 0xfd8b550c
&sgpo->group[0].conf_vec[68].val = 0xfd8b5510
&sgpo->group[0].conf_vec[69].val = 0xfd8b5514
&sgpo->group[0].conf_vec[70].val = 0xfd8b5518
&sgpo->group[0].conf_vec[71].val = 0xfd8b551c
&sgpo->group[0].conf_vec[72].val = 0xfd8b5520
&sgpo->group[0].conf_vec[73].val = 0xfd8b5524
&sgpo->group[0].conf_vec[74].val = 0xfd8b5528
&sgpo->group[0].conf_vec[75].val = 0xfd8b552c
&sgpo->group[0].conf_vec[76].val = 0xfd8b5530
&sgpo->group[0].conf_vec[77].val = 0xfd8b5534
&sgpo->group[0].conf_vec[78].val = 0xfd8b5538
&sgpo->group[0].conf_vec[79].val = 0xfd8b553c
&sgpo->group[0].conf_vec[80].val = 0xfd8b5540
&sgpo->group[0].conf_vec[81].val = 0xfd8b5544
&sgpo->group[0].conf_vec[82].val = 0xfd8b5548
&sgpo->group[0].conf_vec[83].val = 0xfd8b554c
&sgpo->group[0].conf_vec[84].val = 0xfd8b5550
&sgpo->group[0].conf_vec[85].val = 0xfd8b5554
&sgpo->group[0].conf_vec[86].val = 0xfd8b5558
&sgpo->group[0].conf_vec[87].val = 0xfd8b555c
&sgpo->group[0].conf_vec[88].val = 0xfd8b5560
&sgpo->group[0].conf_vec[89].val = 0xfd8b5564
&sgpo->group[0].conf_vec[90].val = 0xfd8b5568
&sgpo->group[0].conf_vec[91].val = 0xfd8b556c
&sgpo->group[0].conf_vec[92].val = 0xfd8b5570
&sgpo->group[0].conf_vec[93].val = 0xfd8b5574
&sgpo->group[0].conf_vec[94].val = 0xfd8b5578
&sgpo->group[0].conf_vec[95].val = 0xfd8b557c
&sgpo->group[0].conf_vec[96].val = 0xfd8b5580
&sgpo->group[0].conf_vec[97].val = 0xfd8b5584
&sgpo->group[0].conf_vec[98].val = 0xfd8b5588
&sgpo->group[0].conf_vec[99].val = 0xfd8b558c
&sgpo->group[0].conf_vec[100].val = 0xfd8b5590
&sgpo->group[0].conf_vec[101].val = 0xfd8b5594
&sgpo->group[0].conf_vec[102].val = 0xfd8b5598
&sgpo->group[0].conf_vec[103].val = 0xfd8b559c
&sgpo->group[0].conf_vec[104].val = 0xfd8b55a0
&sgpo->group[0].conf_vec[105].val = 0xfd8b55a4
&sgpo->group[0].conf_vec[106].val = 0xfd8b55a8
&sgpo->group[0].conf_vec[107].val = 0xfd8b55ac
&sgpo->group[0].conf_vec[108].val = 0xfd8b55b0
&sgpo->group[0].conf_vec[109].val = 0xfd8b55b4
&sgpo->group[0].conf_vec[110].val = 0xfd8b55b8
&sgpo->group[0].conf_vec[111].val = 0xfd8b55bc
&sgpo->group[0].conf_vec[112].val = 0xfd8b55c0
&sgpo->group[0].conf_vec[113].val = 0xfd8b55c4
&sgpo->group[0].conf_vec[114].val = 0xfd8b55c8
&sgpo->group[0].conf_vec[115].val = 0xfd8b55cc
&sgpo->group[0].conf_vec[116].val = 0xfd8b55d0
&sgpo->group[0].conf_vec[117].val = 0xfd8b55d4
&sgpo->group[0].conf_vec[118].val = 0xfd8b55d8
&sgpo->group[0].conf_vec[119].val = 0xfd8b55dc
&sgpo->group[0].conf_vec[120].val = 0xfd8b55e0
&sgpo->group[0].conf_vec[121].val = 0xfd8b55e4
&sgpo->group[0].conf_vec[122].val = 0xfd8b55e8
&sgpo->group[0].conf_vec[123].val = 0xfd8b55ec
&sgpo->group[0].conf_vec[124].val = 0xfd8b55f0
&sgpo->group[0].conf_vec[125].val = 0xfd8b55f4
&sgpo->group[0].conf_vec[126].val = 0xfd8b55f8
&sgpo->group[0].conf_vec[127].val = 0xfd8b55fc
&sgpo->group[0].conf_vec[128].val = 0xfd8b5600
&sgpo->group[0].conf_vec[129].val = 0xfd8b5604
&sgpo->group[0].conf_vec[130].val = 0xfd8b5608
&sgpo->group[0].conf_vec[131].val = 0xfd8b560c
&sgpo->group[0].conf_vec[132].val = 0xfd8b5610
&sgpo->group[0].conf_vec[133].val = 0xfd8b5614
&sgpo->group[0].conf_vec[134].val = 0xfd8b5618
&sgpo->group[0].conf_vec[135].val = 0xfd8b561c
&sgpo->group[0].conf_vec[136].val = 0xfd8b5620
&sgpo->group[0].conf_vec[137].val = 0xfd8b5624
&sgpo->group[0].conf_vec[138].val = 0xfd8b5628
&sgpo->group[0].conf_vec[139].val = 0xfd8b562c
&sgpo->group[0].conf_vec[140].val = 0xfd8b5630
&sgpo->group[0].conf_vec[141].val = 0xfd8b5634
&sgpo->group[0].conf_vec[142].val = 0xfd8b5638
&sgpo->group[0].conf_vec[143].val = 0xfd8b563c
&sgpo->group[0].conf_vec[144].val = 0xfd8b5640
&sgpo->group[0].conf_vec[145].val = 0xfd8b5644
&sgpo->group[0].conf_vec[146].val = 0xfd8b5648
&sgpo->group[0].conf_vec[147].val = 0xfd8b564c
&sgpo->group[0].conf_vec[148].val = 0xfd8b5650
&sgpo->group[0].conf_vec[149].val = 0xfd8b5654
&sgpo->group[0].conf_vec[150].val = 0xfd8b5658
&sgpo->group[0].conf_vec[151].val = 0xfd8b565c
&sgpo->group[0].conf_vec[152].val = 0xfd8b5660
&sgpo->group[0].conf_vec[153].val = 0xfd8b5664
&sgpo->group[0].conf_vec[154].val = 0xfd8b5668
&sgpo->group[0].conf_vec[155].val = 0xfd8b566c
&sgpo->group[0].conf_vec[156].val = 0xfd8b5670
&sgpo->group[0].conf_vec[157].val = 0xfd8b5674
&sgpo->group[0].conf_vec[158].val = 0xfd8b5678
&sgpo->group[0].conf_vec[159].val = 0xfd8b567c
&sgpo->group[0].conf_vec[160].val = 0xfd8b5680
&sgpo->group[0].conf_vec[161].val = 0xfd8b5684
&sgpo->group[0].conf_vec[162].val = 0xfd8b5688
&sgpo->group[0].conf_vec[163].val = 0xfd8b568c
&sgpo->group[0].conf_vec[164].val = 0xfd8b5690
&sgpo->group[0].conf_vec[165].val = 0xfd8b5694
&sgpo->group[0].conf_vec[166].val = 0xfd8b5698
&sgpo->group[0].conf_vec[167].val = 0xfd8b569c
&sgpo->group[0].conf_vec[168].val = 0xfd8b56a0
&sgpo->group[0].conf_vec[169].val = 0xfd8b56a4
&sgpo->group[0].conf_vec[170].val = 0xfd8b56a8
&sgpo->group[0].conf_vec[171].val = 0xfd8b56ac
&sgpo->group[0].conf_vec[172].val = 0xfd8b56b0
&sgpo->group[0].conf_vec[173].val = 0xfd8b56b4
&sgpo->group[0].conf_vec[174].val = 0xfd8b56b8
&sgpo->group[0].conf_vec[175].val = 0xfd8b56bc
&sgpo->group[0].conf_vec[176].val = 0xfd8b56c0
&sgpo->group[0].conf_vec[177].val = 0xfd8b56c4
&sgpo->group[0].conf_vec[178].val = 0xfd8b56c8
&sgpo->group[0].conf_vec[179].val = 0xfd8b56cc
&sgpo->group[0].conf_vec[180].val = 0xfd8b56d0
&sgpo->group[0].conf_vec[181].val = 0xfd8b56d4
&sgpo->group[0].conf_vec[182].val = 0xfd8b56d8
&sgpo->group[0].conf_vec[183].val = 0xfd8b56dc
&sgpo->group[0].conf_vec[184].val = 0xfd8b56e0
&sgpo->group[0].conf_vec[185].val = 0xfd8b56e4
&sgpo->group[0].conf_vec[186].val = 0xfd8b56e8
&sgpo->group[0].conf_vec[187].val = 0xfd8b56ec
&sgpo->group[0].conf_vec[188].val = 0xfd8b56f0
&sgpo->group[0].conf_vec[189].val = 0xfd8b56f4
&sgpo->group[0].conf_vec[190].val = 0xfd8b56f8
&sgpo->group[0].conf_vec[191].val = 0xfd8b56fc
&sgpo->group[0].conf_vec[192].val = 0xfd8b5700
&sgpo->group[0].conf_vec[193].val = 0xfd8b5704
&sgpo->group[0].conf_vec[194].val = 0xfd8b5708
&sgpo->group[0].conf_vec[195].val = 0xfd8b570c
&sgpo->group[0].conf_vec[196].val = 0xfd8b5710
&sgpo->group[0].conf_vec[197].val = 0xfd8b5714
&sgpo->group[0].conf_vec[198].val = 0xfd8b5718
&sgpo->group[0].conf_vec[199].val = 0xfd8b571c
&sgpo->group[0].conf_vec[200].val = 0xfd8b5720
&sgpo->group[0].conf_vec[201].val = 0xfd8b5724
&sgpo->group[0].conf_vec[202].val = 0xfd8b5728
&sgpo->group[0].conf_vec[203].val = 0xfd8b572c
&sgpo->group[0].conf_vec[204].val = 0xfd8b5730
&sgpo->group[0].conf_vec[205].val = 0xfd8b5734
&sgpo->group[0].conf_vec[206].val = 0xfd8b5738
&sgpo->group[0].conf_vec[207].val = 0xfd8b573c
&sgpo->group[0].conf_vec[208].val = 0xfd8b5740
&sgpo->group[0].conf_vec[209].val = 0xfd8b5744
&sgpo->group[0].conf_vec[210].val = 0xfd8b5748
&sgpo->group[0].conf_vec[211].val = 0xfd8b574c
&sgpo->group[0].conf_vec[212].val = 0xfd8b5750
&sgpo->group[0].conf_vec[213].val = 0xfd8b5754
&sgpo->group[0].conf_vec[214].val = 0xfd8b5758
&sgpo->group[0].conf_vec[215].val = 0xfd8b575c
&sgpo->group[0].conf_vec[216].val = 0xfd8b5760
&sgpo->group[0].conf_vec[217].val = 0xfd8b5764
&sgpo->group[0].conf_vec[218].val = 0xfd8b5768
&sgpo->group[0].conf_vec[219].val = 0xfd8b576c
&sgpo->group[0].conf_vec[220].val = 0xfd8b5770
&sgpo->group[0].conf_vec[221].val = 0xfd8b5774
&sgpo->group[0].conf_vec[222].val = 0xfd8b5778
&sgpo->group[0].conf_vec[223].val = 0xfd8b577c
&sgpo->group[0].conf_vec[224].val = 0xfd8b5780
&sgpo->group[0].conf_vec[225].val = 0xfd8b5784
&sgpo->group[0].conf_vec[226].val = 0xfd8b5788
&sgpo->group[0].conf_vec[227].val = 0xfd8b578c
&sgpo->group[0].conf_vec[228].val = 0xfd8b5790
&sgpo->group[0].conf_vec[229].val = 0xfd8b5794
&sgpo->group[0].conf_vec[230].val = 0xfd8b5798
&sgpo->group[0].conf_vec[231].val = 0xfd8b579c
&sgpo->group[0].conf_vec[232].val = 0xfd8b57a0
&sgpo->group[0].conf_vec[233].val = 0xfd8b57a4
&sgpo->group[0].conf_vec[234].val = 0xfd8b57a8
&sgpo->group[0].conf_vec[235].val = 0xfd8b57ac
&sgpo->group[0].conf_vec[236].val = 0xfd8b57b0
&sgpo->group[0].conf_vec[237].val = 0xfd8b57b4
&sgpo->group[0].conf_vec[238].val = 0xfd8b57b8
&sgpo->group[0].conf_vec[239].val = 0xfd8b57bc
&sgpo->group[0].conf_vec[240].val = 0xfd8b57c0
&sgpo->group[0].conf_vec[241].val = 0xfd8b57c4
&sgpo->group[0].conf_vec[242].val = 0xfd8b57c8
&sgpo->group[0].conf_vec[243].val = 0xfd8b57cc
&sgpo->group[0].conf_vec[244].val = 0xfd8b57d0
&sgpo->group[0].conf_vec[245].val = 0xfd8b57d4
&sgpo->group[0].conf_vec[246].val = 0xfd8b57d8
&sgpo->group[0].conf_vec[247].val = 0xfd8b57dc
&sgpo->group[0].conf_vec[248].val = 0xfd8b57e0
&sgpo->group[0].conf_vec[249].val = 0xfd8b57e4
&sgpo->group[0].conf_vec[250].val = 0xfd8b57e8
&sgpo->group[0].conf_vec[251].val = 0xfd8b57ec
&sgpo->group[0].conf_vec[252].val = 0xfd8b57f0
&sgpo->group[0].conf_vec[253].val = 0xfd8b57f4
&sgpo->group[0].conf_vec[254].val = 0xfd8b57f8
&sgpo->group[0].conf_vec[255].val = 0xfd8b57fc
&sgpo->group[1].conf.rates = 0xfd8b6000
&sgpo->group[1].conf.mode = 0xfd8b6004
&sgpo->group[1].conf.invert = 0xfd8b6008
&sgpo->group[1].conf.blink = 0xfd8b600c
&sgpo->group[1].conf.stretch = 0xfd8b6010
&sgpo->group[1].conf_vec[0].val = 0xfd8b6400
&sgpo->group[1].conf_vec[1].val = 0xfd8b6404
&sgpo->group[1].conf_vec[2].val = 0xfd8b6408
&sgpo->group[1].conf_vec[3].val = 0xfd8b640c
&sgpo->group[1].conf_vec[4].val = 0xfd8b6410
&sgpo->group[1].conf_vec[5].val = 0xfd8b6414
&sgpo->group[1].conf_vec[6].val = 0xfd8b6418
&sgpo->group[1].conf_vec[7].val = 0xfd8b641c
&sgpo->group[1].conf_vec[8].val = 0xfd8b6420
&sgpo->group[1].conf_vec[9].val = 0xfd8b6424
&sgpo->group[1].conf_vec[10].val = 0xfd8b6428
&sgpo->group[1].conf_vec[11].val = 0xfd8b642c
&sgpo->group[1].conf_vec[12].val = 0xfd8b6430
&sgpo->group[1].conf_vec[13].val = 0xfd8b6434
&sgpo->group[1].conf_vec[14].val = 0xfd8b6438
&sgpo->group[1].conf_vec[15].val = 0xfd8b643c
&sgpo->group[1].conf_vec[16].val = 0xfd8b6440
&sgpo->group[1].conf_vec[17].val = 0xfd8b6444
&sgpo->group[1].conf_vec[18].val = 0xfd8b6448
&sgpo->group[1].conf_vec[19].val = 0xfd8b644c
&sgpo->group[1].conf_vec[20].val = 0xfd8b6450
&sgpo->group[1].conf_vec[21].val = 0xfd8b6454
&sgpo->group[1].conf_vec[22].val = 0xfd8b6458
&sgpo->group[1].conf_vec[23].val = 0xfd8b645c
&sgpo->group[1].conf_vec[24].val = 0xfd8b6460
&sgpo->group[1].conf_vec[25].val = 0xfd8b6464
&sgpo->group[1].conf_vec[26].val = 0xfd8b6468
&sgpo->group[1].conf_vec[27].val = 0xfd8b646c
&sgpo->group[1].conf_vec[28].val = 0xfd8b6470
&sgpo->group[1].conf_vec[29].val = 0xfd8b6474
&sgpo->group[1].conf_vec[30].val = 0xfd8b6478
&sgpo->group[1].conf_vec[31].val = 0xfd8b647c
&sgpo->group[1].conf_vec[32].val = 0xfd8b6480
&sgpo->group[1].conf_vec[33].val = 0xfd8b6484
&sgpo->group[1].conf_vec[34].val = 0xfd8b6488
&sgpo->group[1].conf_vec[35].val = 0xfd8b648c
&sgpo->group[1].conf_vec[36].val = 0xfd8b6490
&sgpo->group[1].conf_vec[37].val = 0xfd8b6494
&sgpo->group[1].conf_vec[38].val = 0xfd8b6498
&sgpo->group[1].conf_vec[39].val = 0xfd8b649c
&sgpo->group[1].conf_vec[40].val = 0xfd8b64a0
&sgpo->group[1].conf_vec[41].val = 0xfd8b64a4
&sgpo->group[1].conf_vec[42].val = 0xfd8b64a8
&sgpo->group[1].conf_vec[43].val = 0xfd8b64ac
&sgpo->group[1].conf_vec[44].val = 0xfd8b64b0
&sgpo->group[1].conf_vec[45].val = 0xfd8b64b4
&sgpo->group[1].conf_vec[46].val = 0xfd8b64b8
&sgpo->group[1].conf_vec[47].val = 0xfd8b64bc
&sgpo->group[1].conf_vec[48].val = 0xfd8b64c0
&sgpo->group[1].conf_vec[49].val = 0xfd8b64c4
&sgpo->group[1].conf_vec[50].val = 0xfd8b64c8
&sgpo->group[1].conf_vec[51].val = 0xfd8b64cc
&sgpo->group[1].conf_vec[52].val = 0xfd8b64d0
&sgpo->group[1].conf_vec[53].val = 0xfd8b64d4
&sgpo->group[1].conf_vec[54].val = 0xfd8b64d8
&sgpo->group[1].conf_vec[55].val = 0xfd8b64dc
&sgpo->group[1].conf_vec[56].val = 0xfd8b64e0
&sgpo->group[1].conf_vec[57].val = 0xfd8b64e4
&sgpo->group[1].conf_vec[58].val = 0xfd8b64e8
&sgpo->group[1].conf_vec[59].val = 0xfd8b64ec
&sgpo->group[1].conf_vec[60].val = 0xfd8b64f0
&sgpo->group[1].conf_vec[61].val = 0xfd8b64f4
&sgpo->group[1].conf_vec[62].val = 0xfd8b64f8
&sgpo->group[1].conf_vec[63].val = 0xfd8b64fc
&sgpo->group[1].conf_vec[64].val = 0xfd8b6500
&sgpo->group[1].conf_vec[65].val = 0xfd8b6504
&sgpo->group[1].conf_vec[66].val = 0xfd8b6508
&sgpo->group[1].conf_vec[67].val = 0xfd8b650c
&sgpo->group[1].conf_vec[68].val = 0xfd8b6510
&sgpo->group[1].conf_vec[69].val = 0xfd8b6514
&sgpo->group[1].conf_vec[70].val = 0xfd8b6518
&sgpo->group[1].conf_vec[71].val = 0xfd8b651c
&sgpo->group[1].conf_vec[72].val = 0xfd8b6520
&sgpo->group[1].conf_vec[73].val = 0xfd8b6524
&sgpo->group[1].conf_vec[74].val = 0xfd8b6528
&sgpo->group[1].conf_vec[75].val = 0xfd8b652c
&sgpo->group[1].conf_vec[76].val = 0xfd8b6530
&sgpo->group[1].conf_vec[77].val = 0xfd8b6534
&sgpo->group[1].conf_vec[78].val = 0xfd8b6538
&sgpo->group[1].conf_vec[79].val = 0xfd8b653c
&sgpo->group[1].conf_vec[80].val = 0xfd8b6540
&sgpo->group[1].conf_vec[81].val = 0xfd8b6544
&sgpo->group[1].conf_vec[82].val = 0xfd8b6548
&sgpo->group[1].conf_vec[83].val = 0xfd8b654c
&sgpo->group[1].conf_vec[84].val = 0xfd8b6550
&sgpo->group[1].conf_vec[85].val = 0xfd8b6554
&sgpo->group[1].conf_vec[86].val = 0xfd8b6558
&sgpo->group[1].conf_vec[87].val = 0xfd8b655c
&sgpo->group[1].conf_vec[88].val = 0xfd8b6560
&sgpo->group[1].conf_vec[89].val = 0xfd8b6564
&sgpo->group[1].conf_vec[90].val = 0xfd8b6568
&sgpo->group[1].conf_vec[91].val = 0xfd8b656c
&sgpo->group[1].conf_vec[92].val = 0xfd8b6570
&sgpo->group[1].conf_vec[93].val = 0xfd8b6574
&sgpo->group[1].conf_vec[94].val = 0xfd8b6578
&sgpo->group[1].conf_vec[95].val = 0xfd8b657c
&sgpo->group[1].conf_vec[96].val = 0xfd8b6580
&sgpo->group[1].conf_vec[97].val = 0xfd8b6584
&sgpo->group[1].conf_vec[98].val = 0xfd8b6588
&sgpo->group[1].conf_vec[99].val = 0xfd8b658c
&sgpo->group[1].conf_vec[100].val = 0xfd8b6590
&sgpo->group[1].conf_vec[101].val = 0xfd8b6594
&sgpo->group[1].conf_vec[102].val = 0xfd8b6598
&sgpo->group[1].conf_vec[103].val = 0xfd8b659c
&sgpo->group[1].conf_vec[104].val = 0xfd8b65a0
&sgpo->group[1].conf_vec[105].val = 0xfd8b65a4
&sgpo->group[1].conf_vec[106].val = 0xfd8b65a8
&sgpo->group[1].conf_vec[107].val = 0xfd8b65ac
&sgpo->group[1].conf_vec[108].val = 0xfd8b65b0
&sgpo->group[1].conf_vec[109].val = 0xfd8b65b4
&sgpo->group[1].conf_vec[110].val = 0xfd8b65b8
&sgpo->group[1].conf_vec[111].val = 0xfd8b65bc
&sgpo->group[1].conf_vec[112].val = 0xfd8b65c0
&sgpo->group[1].conf_vec[113].val = 0xfd8b65c4
&sgpo->group[1].conf_vec[114].val = 0xfd8b65c8
&sgpo->group[1].conf_vec[115].val = 0xfd8b65cc
&sgpo->group[1].conf_vec[116].val = 0xfd8b65d0
&sgpo->group[1].conf_vec[117].val = 0xfd8b65d4
&sgpo->group[1].conf_vec[118].val = 0xfd8b65d8
&sgpo->group[1].conf_vec[119].val = 0xfd8b65dc
&sgpo->group[1].conf_vec[120].val = 0xfd8b65e0
&sgpo->group[1].conf_vec[121].val = 0xfd8b65e4
&sgpo->group[1].conf_vec[122].val = 0xfd8b65e8
&sgpo->group[1].conf_vec[123].val = 0xfd8b65ec
&sgpo->group[1].conf_vec[124].val = 0xfd8b65f0
&sgpo->group[1].conf_vec[125].val = 0xfd8b65f4
&sgpo->group[1].conf_vec[126].val = 0xfd8b65f8
&sgpo->group[1].conf_vec[127].val = 0xfd8b65fc
&sgpo->group[1].conf_vec[128].val = 0xfd8b6600
&sgpo->group[1].conf_vec[129].val = 0xfd8b6604
&sgpo->group[1].conf_vec[130].val = 0xfd8b6608
&sgpo->group[1].conf_vec[131].val = 0xfd8b660c
&sgpo->group[1].conf_vec[132].val = 0xfd8b6610
&sgpo->group[1].conf_vec[133].val = 0xfd8b6614
&sgpo->group[1].conf_vec[134].val = 0xfd8b6618
&sgpo->group[1].conf_vec[135].val = 0xfd8b661c
&sgpo->group[1].conf_vec[136].val = 0xfd8b6620
&sgpo->group[1].conf_vec[137].val = 0xfd8b6624
&sgpo->group[1].conf_vec[138].val = 0xfd8b6628
&sgpo->group[1].conf_vec[139].val = 0xfd8b662c
&sgpo->group[1].conf_vec[140].val = 0xfd8b6630
&sgpo->group[1].conf_vec[141].val = 0xfd8b6634
&sgpo->group[1].conf_vec[142].val = 0xfd8b6638
&sgpo->group[1].conf_vec[143].val = 0xfd8b663c
&sgpo->group[1].conf_vec[144].val = 0xfd8b6640
&sgpo->group[1].conf_vec[145].val = 0xfd8b6644
&sgpo->group[1].conf_vec[146].val = 0xfd8b6648
&sgpo->group[1].conf_vec[147].val = 0xfd8b664c
&sgpo->group[1].conf_vec[148].val = 0xfd8b6650
&sgpo->group[1].conf_vec[149].val = 0xfd8b6654
&sgpo->group[1].conf_vec[150].val = 0xfd8b6658
&sgpo->group[1].conf_vec[151].val = 0xfd8b665c
&sgpo->group[1].conf_vec[152].val = 0xfd8b6660
&sgpo->group[1].conf_vec[153].val = 0xfd8b6664
&sgpo->group[1].conf_vec[154].val = 0xfd8b6668
&sgpo->group[1].conf_vec[155].val = 0xfd8b666c
&sgpo->group[1].conf_vec[156].val = 0xfd8b6670
&sgpo->group[1].conf_vec[157].val = 0xfd8b6674
&sgpo->group[1].conf_vec[158].val = 0xfd8b6678
&sgpo->group[1].conf_vec[159].val = 0xfd8b667c
&sgpo->group[1].conf_vec[160].val = 0xfd8b6680
&sgpo->group[1].conf_vec[161].val = 0xfd8b6684
&sgpo->group[1].conf_vec[162].val = 0xfd8b6688
&sgpo->group[1].conf_vec[163].val = 0xfd8b668c
&sgpo->group[1].conf_vec[164].val = 0xfd8b6690
&sgpo->group[1].conf_vec[165].val = 0xfd8b6694
&sgpo->group[1].conf_vec[166].val = 0xfd8b6698
&sgpo->group[1].conf_vec[167].val = 0xfd8b669c
&sgpo->group[1].conf_vec[168].val = 0xfd8b66a0
&sgpo->group[1].conf_vec[169].val = 0xfd8b66a4
&sgpo->group[1].conf_vec[170].val = 0xfd8b66a8
&sgpo->group[1].conf_vec[171].val = 0xfd8b66ac
&sgpo->group[1].conf_vec[172].val = 0xfd8b66b0
&sgpo->group[1].conf_vec[173].val = 0xfd8b66b4
&sgpo->group[1].conf_vec[174].val = 0xfd8b66b8
&sgpo->group[1].conf_vec[175].val = 0xfd8b66bc
&sgpo->group[1].conf_vec[176].val = 0xfd8b66c0
&sgpo->group[1].conf_vec[177].val = 0xfd8b66c4
&sgpo->group[1].conf_vec[178].val = 0xfd8b66c8
&sgpo->group[1].conf_vec[179].val = 0xfd8b66cc
&sgpo->group[1].conf_vec[180].val = 0xfd8b66d0
&sgpo->group[1].conf_vec[181].val = 0xfd8b66d4
&sgpo->group[1].conf_vec[182].val = 0xfd8b66d8
&sgpo->group[1].conf_vec[183].val = 0xfd8b66dc
&sgpo->group[1].conf_vec[184].val = 0xfd8b66e0
&sgpo->group[1].conf_vec[185].val = 0xfd8b66e4
&sgpo->group[1].conf_vec[186].val = 0xfd8b66e8
&sgpo->group[1].conf_vec[187].val = 0xfd8b66ec
&sgpo->group[1].conf_vec[188].val = 0xfd8b66f0
&sgpo->group[1].conf_vec[189].val = 0xfd8b66f4
&sgpo->group[1].conf_vec[190].val = 0xfd8b66f8
&sgpo->group[1].conf_vec[191].val = 0xfd8b66fc
&sgpo->group[1].conf_vec[192].val = 0xfd8b6700
&sgpo->group[1].conf_vec[193].val = 0xfd8b6704
&sgpo->group[1].conf_vec[194].val = 0xfd8b6708
&sgpo->group[1].conf_vec[195].val = 0xfd8b670c
&sgpo->group[1].conf_vec[196].val = 0xfd8b6710
&sgpo->group[1].conf_vec[197].val = 0xfd8b6714
&sgpo->group[1].conf_vec[198].val = 0xfd8b6718
&sgpo->group[1].conf_vec[199].val = 0xfd8b671c
&sgpo->group[1].conf_vec[200].val = 0xfd8b6720
&sgpo->group[1].conf_vec[201].val = 0xfd8b6724
&sgpo->group[1].conf_vec[202].val = 0xfd8b6728
&sgpo->group[1].conf_vec[203].val = 0xfd8b672c
&sgpo->group[1].conf_vec[204].val = 0xfd8b6730
&sgpo->group[1].conf_vec[205].val = 0xfd8b6734
&sgpo->group[1].conf_vec[206].val = 0xfd8b6738
&sgpo->group[1].conf_vec[207].val = 0xfd8b673c
&sgpo->group[1].conf_vec[208].val = 0xfd8b6740
&sgpo->group[1].conf_vec[209].val = 0xfd8b6744
&sgpo->group[1].conf_vec[210].val = 0xfd8b6748
&sgpo->group[1].conf_vec[211].val = 0xfd8b674c
&sgpo->group[1].conf_vec[212].val = 0xfd8b6750
&sgpo->group[1].conf_vec[213].val = 0xfd8b6754
&sgpo->group[1].conf_vec[214].val = 0xfd8b6758
&sgpo->group[1].conf_vec[215].val = 0xfd8b675c
&sgpo->group[1].conf_vec[216].val = 0xfd8b6760
&sgpo->group[1].conf_vec[217].val = 0xfd8b6764
&sgpo->group[1].conf_vec[218].val = 0xfd8b6768
&sgpo->group[1].conf_vec[219].val = 0xfd8b676c
&sgpo->group[1].conf_vec[220].val = 0xfd8b6770
&sgpo->group[1].conf_vec[221].val = 0xfd8b6774
&sgpo->group[1].conf_vec[222].val = 0xfd8b6778
&sgpo->group[1].conf_vec[223].val = 0xfd8b677c
&sgpo->group[1].conf_vec[224].val = 0xfd8b6780
&sgpo->group[1].conf_vec[225].val = 0xfd8b6784
&sgpo->group[1].conf_vec[226].val = 0xfd8b6788
&sgpo->group[1].conf_vec[227].val = 0xfd8b678c
&sgpo->group[1].conf_vec[228].val = 0xfd8b6790
&sgpo->group[1].conf_vec[229].val = 0xfd8b6794
&sgpo->group[1].conf_vec[230].val = 0xfd8b6798
&sgpo->group[1].conf_vec[231].val = 0xfd8b679c
&sgpo->group[1].conf_vec[232].val = 0xfd8b67a0
&sgpo->group[1].conf_vec[233].val = 0xfd8b67a4
&sgpo->group[1].conf_vec[234].val = 0xfd8b67a8
&sgpo->group[1].conf_vec[235].val = 0xfd8b67ac
&sgpo->group[1].conf_vec[236].val = 0xfd8b67b0
&sgpo->group[1].conf_vec[237].val = 0xfd8b67b4
&sgpo->group[1].conf_vec[238].val = 0xfd8b67b8
&sgpo->group[1].conf_vec[239].val = 0xfd8b67bc
&sgpo->group[1].conf_vec[240].val = 0xfd8b67c0
&sgpo->group[1].conf_vec[241].val = 0xfd8b67c4
&sgpo->group[1].conf_vec[242].val = 0xfd8b67c8
&sgpo->group[1].conf_vec[243].val = 0xfd8b67cc
&sgpo->group[1].conf_vec[244].val = 0xfd8b67d0
&sgpo->group[1].conf_vec[245].val = 0xfd8b67d4
&sgpo->group[1].conf_vec[246].val = 0xfd8b67d8
&sgpo->group[1].conf_vec[247].val = 0xfd8b67dc
&sgpo->group[1].conf_vec[248].val = 0xfd8b67e0
&sgpo->group[1].conf_vec[249].val = 0xfd8b67e4
&sgpo->group[1].conf_vec[250].val = 0xfd8b67e8
&sgpo->group[1].conf_vec[251].val = 0xfd8b67ec
&sgpo->group[1].conf_vec[252].val = 0xfd8b67f0
&sgpo->group[1].conf_vec[253].val = 0xfd8b67f4
&sgpo->group[1].conf_vec[254].val = 0xfd8b67f8
&sgpo->group[1].conf_vec[255].val = 0xfd8b67fc
&sgpo->group[2].conf.rates = 0xfd8b7000
&sgpo->group[2].conf.mode = 0xfd8b7004
&sgpo->group[2].conf.invert = 0xfd8b7008
&sgpo->group[2].conf.blink = 0xfd8b700c
&sgpo->group[2].conf.stretch = 0xfd8b7010
&sgpo->group[2].conf_vec[0].val = 0xfd8b7400
&sgpo->group[2].conf_vec[1].val = 0xfd8b7404
&sgpo->group[2].conf_vec[2].val = 0xfd8b7408
&sgpo->group[2].conf_vec[3].val = 0xfd8b740c
&sgpo->group[2].conf_vec[4].val = 0xfd8b7410
&sgpo->group[2].conf_vec[5].val = 0xfd8b7414
&sgpo->group[2].conf_vec[6].val = 0xfd8b7418
&sgpo->group[2].conf_vec[7].val = 0xfd8b741c
&sgpo->group[2].conf_vec[8].val = 0xfd8b7420
&sgpo->group[2].conf_vec[9].val = 0xfd8b7424
&sgpo->group[2].conf_vec[10].val = 0xfd8b7428
&sgpo->group[2].conf_vec[11].val = 0xfd8b742c
&sgpo->group[2].conf_vec[12].val = 0xfd8b7430
&sgpo->group[2].conf_vec[13].val = 0xfd8b7434
&sgpo->group[2].conf_vec[14].val = 0xfd8b7438
&sgpo->group[2].conf_vec[15].val = 0xfd8b743c
&sgpo->group[2].conf_vec[16].val = 0xfd8b7440
&sgpo->group[2].conf_vec[17].val = 0xfd8b7444
&sgpo->group[2].conf_vec[18].val = 0xfd8b7448
&sgpo->group[2].conf_vec[19].val = 0xfd8b744c
&sgpo->group[2].conf_vec[20].val = 0xfd8b7450
&sgpo->group[2].conf_vec[21].val = 0xfd8b7454
&sgpo->group[2].conf_vec[22].val = 0xfd8b7458
&sgpo->group[2].conf_vec[23].val = 0xfd8b745c
&sgpo->group[2].conf_vec[24].val = 0xfd8b7460
&sgpo->group[2].conf_vec[25].val = 0xfd8b7464
&sgpo->group[2].conf_vec[26].val = 0xfd8b7468
&sgpo->group[2].conf_vec[27].val = 0xfd8b746c
&sgpo->group[2].conf_vec[28].val = 0xfd8b7470
&sgpo->group[2].conf_vec[29].val = 0xfd8b7474
&sgpo->group[2].conf_vec[30].val = 0xfd8b7478
&sgpo->group[2].conf_vec[31].val = 0xfd8b747c
&sgpo->group[2].conf_vec[32].val = 0xfd8b7480
&sgpo->group[2].conf_vec[33].val = 0xfd8b7484
&sgpo->group[2].conf_vec[34].val = 0xfd8b7488
&sgpo->group[2].conf_vec[35].val = 0xfd8b748c
&sgpo->group[2].conf_vec[36].val = 0xfd8b7490
&sgpo->group[2].conf_vec[37].val = 0xfd8b7494
&sgpo->group[2].conf_vec[38].val = 0xfd8b7498
&sgpo->group[2].conf_vec[39].val = 0xfd8b749c
&sgpo->group[2].conf_vec[40].val = 0xfd8b74a0
&sgpo->group[2].conf_vec[41].val = 0xfd8b74a4
&sgpo->group[2].conf_vec[42].val = 0xfd8b74a8
&sgpo->group[2].conf_vec[43].val = 0xfd8b74ac
&sgpo->group[2].conf_vec[44].val = 0xfd8b74b0
&sgpo->group[2].conf_vec[45].val = 0xfd8b74b4
&sgpo->group[2].conf_vec[46].val = 0xfd8b74b8
&sgpo->group[2].conf_vec[47].val = 0xfd8b74bc
&sgpo->group[2].conf_vec[48].val = 0xfd8b74c0
&sgpo->group[2].conf_vec[49].val = 0xfd8b74c4
&sgpo->group[2].conf_vec[50].val = 0xfd8b74c8
&sgpo->group[2].conf_vec[51].val = 0xfd8b74cc
&sgpo->group[2].conf_vec[52].val = 0xfd8b74d0
&sgpo->group[2].conf_vec[53].val = 0xfd8b74d4
&sgpo->group[2].conf_vec[54].val = 0xfd8b74d8
&sgpo->group[2].conf_vec[55].val = 0xfd8b74dc
&sgpo->group[2].conf_vec[56].val = 0xfd8b74e0
&sgpo->group[2].conf_vec[57].val = 0xfd8b74e4
&sgpo->group[2].conf_vec[58].val = 0xfd8b74e8
&sgpo->group[2].conf_vec[59].val = 0xfd8b74ec
&sgpo->group[2].conf_vec[60].val = 0xfd8b74f0
&sgpo->group[2].conf_vec[61].val = 0xfd8b74f4
&sgpo->group[2].conf_vec[62].val = 0xfd8b74f8
&sgpo->group[2].conf_vec[63].val = 0xfd8b74fc
&sgpo->group[2].conf_vec[64].val = 0xfd8b7500
&sgpo->group[2].conf_vec[65].val = 0xfd8b7504
&sgpo->group[2].conf_vec[66].val = 0xfd8b7508
&sgpo->group[2].conf_vec[67].val = 0xfd8b750c
&sgpo->group[2].conf_vec[68].val = 0xfd8b7510
&sgpo->group[2].conf_vec[69].val = 0xfd8b7514
&sgpo->group[2].conf_vec[70].val = 0xfd8b7518
&sgpo->group[2].conf_vec[71].val = 0xfd8b751c
&sgpo->group[2].conf_vec[72].val = 0xfd8b7520
&sgpo->group[2].conf_vec[73].val = 0xfd8b7524
&sgpo->group[2].conf_vec[74].val = 0xfd8b7528
&sgpo->group[2].conf_vec[75].val = 0xfd8b752c
&sgpo->group[2].conf_vec[76].val = 0xfd8b7530
&sgpo->group[2].conf_vec[77].val = 0xfd8b7534
&sgpo->group[2].conf_vec[78].val = 0xfd8b7538
&sgpo->group[2].conf_vec[79].val = 0xfd8b753c
&sgpo->group[2].conf_vec[80].val = 0xfd8b7540
&sgpo->group[2].conf_vec[81].val = 0xfd8b7544
&sgpo->group[2].conf_vec[82].val = 0xfd8b7548
&sgpo->group[2].conf_vec[83].val = 0xfd8b754c
&sgpo->group[2].conf_vec[84].val = 0xfd8b7550
&sgpo->group[2].conf_vec[85].val = 0xfd8b7554
&sgpo->group[2].conf_vec[86].val = 0xfd8b7558
&sgpo->group[2].conf_vec[87].val = 0xfd8b755c
&sgpo->group[2].conf_vec[88].val = 0xfd8b7560
&sgpo->group[2].conf_vec[89].val = 0xfd8b7564
&sgpo->group[2].conf_vec[90].val = 0xfd8b7568
&sgpo->group[2].conf_vec[91].val = 0xfd8b756c
&sgpo->group[2].conf_vec[92].val = 0xfd8b7570
&sgpo->group[2].conf_vec[93].val = 0xfd8b7574
&sgpo->group[2].conf_vec[94].val = 0xfd8b7578
&sgpo->group[2].conf_vec[95].val = 0xfd8b757c
&sgpo->group[2].conf_vec[96].val = 0xfd8b7580
&sgpo->group[2].conf_vec[97].val = 0xfd8b7584
&sgpo->group[2].conf_vec[98].val = 0xfd8b7588
&sgpo->group[2].conf_vec[99].val = 0xfd8b758c
&sgpo->group[2].conf_vec[100].val = 0xfd8b7590
&sgpo->group[2].conf_vec[101].val = 0xfd8b7594
&sgpo->group[2].conf_vec[102].val = 0xfd8b7598
&sgpo->group[2].conf_vec[103].val = 0xfd8b759c
&sgpo->group[2].conf_vec[104].val = 0xfd8b75a0
&sgpo->group[2].conf_vec[105].val = 0xfd8b75a4
&sgpo->group[2].conf_vec[106].val = 0xfd8b75a8
&sgpo->group[2].conf_vec[107].val = 0xfd8b75ac
&sgpo->group[2].conf_vec[108].val = 0xfd8b75b0
&sgpo->group[2].conf_vec[109].val = 0xfd8b75b4
&sgpo->group[2].conf_vec[110].val = 0xfd8b75b8
&sgpo->group[2].conf_vec[111].val = 0xfd8b75bc
&sgpo->group[2].conf_vec[112].val = 0xfd8b75c0
&sgpo->group[2].conf_vec[113].val = 0xfd8b75c4
&sgpo->group[2].conf_vec[114].val = 0xfd8b75c8
&sgpo->group[2].conf_vec[115].val = 0xfd8b75cc
&sgpo->group[2].conf_vec[116].val = 0xfd8b75d0
&sgpo->group[2].conf_vec[117].val = 0xfd8b75d4
&sgpo->group[2].conf_vec[118].val = 0xfd8b75d8
&sgpo->group[2].conf_vec[119].val = 0xfd8b75dc
&sgpo->group[2].conf_vec[120].val = 0xfd8b75e0
&sgpo->group[2].conf_vec[121].val = 0xfd8b75e4
&sgpo->group[2].conf_vec[122].val = 0xfd8b75e8
&sgpo->group[2].conf_vec[123].val = 0xfd8b75ec
&sgpo->group[2].conf_vec[124].val = 0xfd8b75f0
&sgpo->group[2].conf_vec[125].val = 0xfd8b75f4
&sgpo->group[2].conf_vec[126].val = 0xfd8b75f8
&sgpo->group[2].conf_vec[127].val = 0xfd8b75fc
&sgpo->group[2].conf_vec[128].val = 0xfd8b7600
&sgpo->group[2].conf_vec[129].val = 0xfd8b7604
&sgpo->group[2].conf_vec[130].val = 0xfd8b7608
&sgpo->group[2].conf_vec[131].val = 0xfd8b760c
&sgpo->group[2].conf_vec[132].val = 0xfd8b7610
&sgpo->group[2].conf_vec[133].val = 0xfd8b7614
&sgpo->group[2].conf_vec[134].val = 0xfd8b7618
&sgpo->group[2].conf_vec[135].val = 0xfd8b761c
&sgpo->group[2].conf_vec[136].val = 0xfd8b7620
&sgpo->group[2].conf_vec[137].val = 0xfd8b7624
&sgpo->group[2].conf_vec[138].val = 0xfd8b7628
&sgpo->group[2].conf_vec[139].val = 0xfd8b762c
&sgpo->group[2].conf_vec[140].val = 0xfd8b7630
&sgpo->group[2].conf_vec[141].val = 0xfd8b7634
&sgpo->group[2].conf_vec[142].val = 0xfd8b7638
&sgpo->group[2].conf_vec[143].val = 0xfd8b763c
&sgpo->group[2].conf_vec[144].val = 0xfd8b7640
&sgpo->group[2].conf_vec[145].val = 0xfd8b7644
&sgpo->group[2].conf_vec[146].val = 0xfd8b7648
&sgpo->group[2].conf_vec[147].val = 0xfd8b764c
&sgpo->group[2].conf_vec[148].val = 0xfd8b7650
&sgpo->group[2].conf_vec[149].val = 0xfd8b7654
&sgpo->group[2].conf_vec[150].val = 0xfd8b7658
&sgpo->group[2].conf_vec[151].val = 0xfd8b765c
&sgpo->group[2].conf_vec[152].val = 0xfd8b7660
&sgpo->group[2].conf_vec[153].val = 0xfd8b7664
&sgpo->group[2].conf_vec[154].val = 0xfd8b7668
&sgpo->group[2].conf_vec[155].val = 0xfd8b766c
&sgpo->group[2].conf_vec[156].val = 0xfd8b7670
&sgpo->group[2].conf_vec[157].val = 0xfd8b7674
&sgpo->group[2].conf_vec[158].val = 0xfd8b7678
&sgpo->group[2].conf_vec[159].val = 0xfd8b767c
&sgpo->group[2].conf_vec[160].val = 0xfd8b7680
&sgpo->group[2].conf_vec[161].val = 0xfd8b7684
&sgpo->group[2].conf_vec[162].val = 0xfd8b7688
&sgpo->group[2].conf_vec[163].val = 0xfd8b768c
&sgpo->group[2].conf_vec[164].val = 0xfd8b7690
&sgpo->group[2].conf_vec[165].val = 0xfd8b7694
&sgpo->group[2].conf_vec[166].val = 0xfd8b7698
&sgpo->group[2].conf_vec[167].val = 0xfd8b769c
&sgpo->group[2].conf_vec[168].val = 0xfd8b76a0
&sgpo->group[2].conf_vec[169].val = 0xfd8b76a4
&sgpo->group[2].conf_vec[170].val = 0xfd8b76a8
&sgpo->group[2].conf_vec[171].val = 0xfd8b76ac
&sgpo->group[2].conf_vec[172].val = 0xfd8b76b0
&sgpo->group[2].conf_vec[173].val = 0xfd8b76b4
&sgpo->group[2].conf_vec[174].val = 0xfd8b76b8
&sgpo->group[2].conf_vec[175].val = 0xfd8b76bc
&sgpo->group[2].conf_vec[176].val = 0xfd8b76c0
&sgpo->group[2].conf_vec[177].val = 0xfd8b76c4
&sgpo->group[2].conf_vec[178].val = 0xfd8b76c8
&sgpo->group[2].conf_vec[179].val = 0xfd8b76cc
&sgpo->group[2].conf_vec[180].val = 0xfd8b76d0
&sgpo->group[2].conf_vec[181].val = 0xfd8b76d4
&sgpo->group[2].conf_vec[182].val = 0xfd8b76d8
&sgpo->group[2].conf_vec[183].val = 0xfd8b76dc
&sgpo->group[2].conf_vec[184].val = 0xfd8b76e0
&sgpo->group[2].conf_vec[185].val = 0xfd8b76e4
&sgpo->group[2].conf_vec[186].val = 0xfd8b76e8
&sgpo->group[2].conf_vec[187].val = 0xfd8b76ec
&sgpo->group[2].conf_vec[188].val = 0xfd8b76f0
&sgpo->group[2].conf_vec[189].val = 0xfd8b76f4
&sgpo->group[2].conf_vec[190].val = 0xfd8b76f8
&sgpo->group[2].conf_vec[191].val = 0xfd8b76fc
&sgpo->group[2].conf_vec[192].val = 0xfd8b7700
&sgpo->group[2].conf_vec[193].val = 0xfd8b7704
&sgpo->group[2].conf_vec[194].val = 0xfd8b7708
&sgpo->group[2].conf_vec[195].val = 0xfd8b770c
&sgpo->group[2].conf_vec[196].val = 0xfd8b7710
&sgpo->group[2].conf_vec[197].val = 0xfd8b7714
&sgpo->group[2].conf_vec[198].val = 0xfd8b7718
&sgpo->group[2].conf_vec[199].val = 0xfd8b771c
&sgpo->group[2].conf_vec[200].val = 0xfd8b7720
&sgpo->group[2].conf_vec[201].val = 0xfd8b7724
&sgpo->group[2].conf_vec[202].val = 0xfd8b7728
&sgpo->group[2].conf_vec[203].val = 0xfd8b772c
&sgpo->group[2].conf_vec[204].val = 0xfd8b7730
&sgpo->group[2].conf_vec[205].val = 0xfd8b7734
&sgpo->group[2].conf_vec[206].val = 0xfd8b7738
&sgpo->group[2].conf_vec[207].val = 0xfd8b773c
&sgpo->group[2].conf_vec[208].val = 0xfd8b7740
&sgpo->group[2].conf_vec[209].val = 0xfd8b7744
&sgpo->group[2].conf_vec[210].val = 0xfd8b7748
&sgpo->group[2].conf_vec[211].val = 0xfd8b774c
&sgpo->group[2].conf_vec[212].val = 0xfd8b7750
&sgpo->group[2].conf_vec[213].val = 0xfd8b7754
&sgpo->group[2].conf_vec[214].val = 0xfd8b7758
&sgpo->group[2].conf_vec[215].val = 0xfd8b775c
&sgpo->group[2].conf_vec[216].val = 0xfd8b7760
&sgpo->group[2].conf_vec[217].val = 0xfd8b7764
&sgpo->group[2].conf_vec[218].val = 0xfd8b7768
&sgpo->group[2].conf_vec[219].val = 0xfd8b776c
&sgpo->group[2].conf_vec[220].val = 0xfd8b7770
&sgpo->group[2].conf_vec[221].val = 0xfd8b7774
&sgpo->group[2].conf_vec[222].val = 0xfd8b7778
&sgpo->group[2].conf_vec[223].val = 0xfd8b777c
&sgpo->group[2].conf_vec[224].val = 0xfd8b7780
&sgpo->group[2].conf_vec[225].val = 0xfd8b7784
&sgpo->group[2].conf_vec[226].val = 0xfd8b7788
&sgpo->group[2].conf_vec[227].val = 0xfd8b778c
&sgpo->group[2].conf_vec[228].val = 0xfd8b7790
&sgpo->group[2].conf_vec[229].val = 0xfd8b7794
&sgpo->group[2].conf_vec[230].val = 0xfd8b7798
&sgpo->group[2].conf_vec[231].val = 0xfd8b779c
&sgpo->group[2].conf_vec[232].val = 0xfd8b77a0
&sgpo->group[2].conf_vec[233].val = 0xfd8b77a4
&sgpo->group[2].conf_vec[234].val = 0xfd8b77a8
&sgpo->group[2].conf_vec[235].val = 0xfd8b77ac
&sgpo->group[2].conf_vec[236].val = 0xfd8b77b0
&sgpo->group[2].conf_vec[237].val = 0xfd8b77b4
&sgpo->group[2].conf_vec[238].val = 0xfd8b77b8
&sgpo->group[2].conf_vec[239].val = 0xfd8b77bc
&sgpo->group[2].conf_vec[240].val = 0xfd8b77c0
&sgpo->group[2].conf_vec[241].val = 0xfd8b77c4
&sgpo->group[2].conf_vec[242].val = 0xfd8b77c8
&sgpo->group[2].conf_vec[243].val = 0xfd8b77cc
&sgpo->group[2].conf_vec[244].val = 0xfd8b77d0
&sgpo->group[2].conf_vec[245].val = 0xfd8b77d4
&sgpo->group[2].conf_vec[246].val = 0xfd8b77d8
&sgpo->group[2].conf_vec[247].val = 0xfd8b77dc
&sgpo->group[2].conf_vec[248].val = 0xfd8b77e0
&sgpo->group[2].conf_vec[249].val = 0xfd8b77e4
&sgpo->group[2].conf_vec[250].val = 0xfd8b77e8
&sgpo->group[2].conf_vec[251].val = 0xfd8b77ec
&sgpo->group[2].conf_vec[252].val = 0xfd8b77f0
&sgpo->group[2].conf_vec[253].val = 0xfd8b77f4
&sgpo->group[2].conf_vec[254].val = 0xfd8b77f8
&sgpo->group[2].conf_vec[255].val = 0xfd8b77fc
&sgpo->group[3].conf.rates = 0xfd8b8000
&sgpo->group[3].conf.mode = 0xfd8b8004
&sgpo->group[3].conf.invert = 0xfd8b8008
&sgpo->group[3].conf.blink = 0xfd8b800c
&sgpo->group[3].conf.stretch = 0xfd8b8010
&sgpo->group[3].conf_vec[0].val = 0xfd8b8400
&sgpo->group[3].conf_vec[1].val = 0xfd8b8404
&sgpo->group[3].conf_vec[2].val = 0xfd8b8408
&sgpo->group[3].conf_vec[3].val = 0xfd8b840c
&sgpo->group[3].conf_vec[4].val = 0xfd8b8410
&sgpo->group[3].conf_vec[5].val = 0xfd8b8414
&sgpo->group[3].conf_vec[6].val = 0xfd8b8418
&sgpo->group[3].conf_vec[7].val = 0xfd8b841c
&sgpo->group[3].conf_vec[8].val = 0xfd8b8420
&sgpo->group[3].conf_vec[9].val = 0xfd8b8424
&sgpo->group[3].conf_vec[10].val = 0xfd8b8428
&sgpo->group[3].conf_vec[11].val = 0xfd8b842c
&sgpo->group[3].conf_vec[12].val = 0xfd8b8430
&sgpo->group[3].conf_vec[13].val = 0xfd8b8434
&sgpo->group[3].conf_vec[14].val = 0xfd8b8438
&sgpo->group[3].conf_vec[15].val = 0xfd8b843c
&sgpo->group[3].conf_vec[16].val = 0xfd8b8440
&sgpo->group[3].conf_vec[17].val = 0xfd8b8444
&sgpo->group[3].conf_vec[18].val = 0xfd8b8448
&sgpo->group[3].conf_vec[19].val = 0xfd8b844c
&sgpo->group[3].conf_vec[20].val = 0xfd8b8450
&sgpo->group[3].conf_vec[21].val = 0xfd8b8454
&sgpo->group[3].conf_vec[22].val = 0xfd8b8458
&sgpo->group[3].conf_vec[23].val = 0xfd8b845c
&sgpo->group[3].conf_vec[24].val = 0xfd8b8460
&sgpo->group[3].conf_vec[25].val = 0xfd8b8464
&sgpo->group[3].conf_vec[26].val = 0xfd8b8468
&sgpo->group[3].conf_vec[27].val = 0xfd8b846c
&sgpo->group[3].conf_vec[28].val = 0xfd8b8470
&sgpo->group[3].conf_vec[29].val = 0xfd8b8474
&sgpo->group[3].conf_vec[30].val = 0xfd8b8478
&sgpo->group[3].conf_vec[31].val = 0xfd8b847c
&sgpo->group[3].conf_vec[32].val = 0xfd8b8480
&sgpo->group[3].conf_vec[33].val = 0xfd8b8484
&sgpo->group[3].conf_vec[34].val = 0xfd8b8488
&sgpo->group[3].conf_vec[35].val = 0xfd8b848c
&sgpo->group[3].conf_vec[36].val = 0xfd8b8490
&sgpo->group[3].conf_vec[37].val = 0xfd8b8494
&sgpo->group[3].conf_vec[38].val = 0xfd8b8498
&sgpo->group[3].conf_vec[39].val = 0xfd8b849c
&sgpo->group[3].conf_vec[40].val = 0xfd8b84a0
&sgpo->group[3].conf_vec[41].val = 0xfd8b84a4
&sgpo->group[3].conf_vec[42].val = 0xfd8b84a8
&sgpo->group[3].conf_vec[43].val = 0xfd8b84ac
&sgpo->group[3].conf_vec[44].val = 0xfd8b84b0
&sgpo->group[3].conf_vec[45].val = 0xfd8b84b4
&sgpo->group[3].conf_vec[46].val = 0xfd8b84b8
&sgpo->group[3].conf_vec[47].val = 0xfd8b84bc
&sgpo->group[3].conf_vec[48].val = 0xfd8b84c0
&sgpo->group[3].conf_vec[49].val = 0xfd8b84c4
&sgpo->group[3].conf_vec[50].val = 0xfd8b84c8
&sgpo->group[3].conf_vec[51].val = 0xfd8b84cc
&sgpo->group[3].conf_vec[52].val = 0xfd8b84d0
&sgpo->group[3].conf_vec[53].val = 0xfd8b84d4
&sgpo->group[3].conf_vec[54].val = 0xfd8b84d8
&sgpo->group[3].conf_vec[55].val = 0xfd8b84dc
&sgpo->group[3].conf_vec[56].val = 0xfd8b84e0
&sgpo->group[3].conf_vec[57].val = 0xfd8b84e4
&sgpo->group[3].conf_vec[58].val = 0xfd8b84e8
&sgpo->group[3].conf_vec[59].val = 0xfd8b84ec
&sgpo->group[3].conf_vec[60].val = 0xfd8b84f0
&sgpo->group[3].conf_vec[61].val = 0xfd8b84f4
&sgpo->group[3].conf_vec[62].val = 0xfd8b84f8
&sgpo->group[3].conf_vec[63].val = 0xfd8b84fc
&sgpo->group[3].conf_vec[64].val = 0xfd8b8500
&sgpo->group[3].conf_vec[65].val = 0xfd8b8504
&sgpo->group[3].conf_vec[66].val = 0xfd8b8508
&sgpo->group[3].conf_vec[67].val = 0xfd8b850c
&sgpo->group[3].conf_vec[68].val = 0xfd8b8510
&sgpo->group[3].conf_vec[69].val = 0xfd8b8514
&sgpo->group[3].conf_vec[70].val = 0xfd8b8518
&sgpo->group[3].conf_vec[71].val = 0xfd8b851c
&sgpo->group[3].conf_vec[72].val = 0xfd8b8520
&sgpo->group[3].conf_vec[73].val = 0xfd8b8524
&sgpo->group[3].conf_vec[74].val = 0xfd8b8528
&sgpo->group[3].conf_vec[75].val = 0xfd8b852c
&sgpo->group[3].conf_vec[76].val = 0xfd8b8530
&sgpo->group[3].conf_vec[77].val = 0xfd8b8534
&sgpo->group[3].conf_vec[78].val = 0xfd8b8538
&sgpo->group[3].conf_vec[79].val = 0xfd8b853c
&sgpo->group[3].conf_vec[80].val = 0xfd8b8540
&sgpo->group[3].conf_vec[81].val = 0xfd8b8544
&sgpo->group[3].conf_vec[82].val = 0xfd8b8548
&sgpo->group[3].conf_vec[83].val = 0xfd8b854c
&sgpo->group[3].conf_vec[84].val = 0xfd8b8550
&sgpo->group[3].conf_vec[85].val = 0xfd8b8554
&sgpo->group[3].conf_vec[86].val = 0xfd8b8558
&sgpo->group[3].conf_vec[87].val = 0xfd8b855c
&sgpo->group[3].conf_vec[88].val = 0xfd8b8560
&sgpo->group[3].conf_vec[89].val = 0xfd8b8564
&sgpo->group[3].conf_vec[90].val = 0xfd8b8568
&sgpo->group[3].conf_vec[91].val = 0xfd8b856c
&sgpo->group[3].conf_vec[92].val = 0xfd8b8570
&sgpo->group[3].conf_vec[93].val = 0xfd8b8574
&sgpo->group[3].conf_vec[94].val = 0xfd8b8578
&sgpo->group[3].conf_vec[95].val = 0xfd8b857c
&sgpo->group[3].conf_vec[96].val = 0xfd8b8580
&sgpo->group[3].conf_vec[97].val = 0xfd8b8584
&sgpo->group[3].conf_vec[98].val = 0xfd8b8588
&sgpo->group[3].conf_vec[99].val = 0xfd8b858c
&sgpo->group[3].conf_vec[100].val = 0xfd8b8590
&sgpo->group[3].conf_vec[101].val = 0xfd8b8594
&sgpo->group[3].conf_vec[102].val = 0xfd8b8598
&sgpo->group[3].conf_vec[103].val = 0xfd8b859c
&sgpo->group[3].conf_vec[104].val = 0xfd8b85a0
&sgpo->group[3].conf_vec[105].val = 0xfd8b85a4
&sgpo->group[3].conf_vec[106].val = 0xfd8b85a8
&sgpo->group[3].conf_vec[107].val = 0xfd8b85ac
&sgpo->group[3].conf_vec[108].val = 0xfd8b85b0
&sgpo->group[3].conf_vec[109].val = 0xfd8b85b4
&sgpo->group[3].conf_vec[110].val = 0xfd8b85b8
&sgpo->group[3].conf_vec[111].val = 0xfd8b85bc
&sgpo->group[3].conf_vec[112].val = 0xfd8b85c0
&sgpo->group[3].conf_vec[113].val = 0xfd8b85c4
&sgpo->group[3].conf_vec[114].val = 0xfd8b85c8
&sgpo->group[3].conf_vec[115].val = 0xfd8b85cc
&sgpo->group[3].conf_vec[116].val = 0xfd8b85d0
&sgpo->group[3].conf_vec[117].val = 0xfd8b85d4
&sgpo->group[3].conf_vec[118].val = 0xfd8b85d8
&sgpo->group[3].conf_vec[119].val = 0xfd8b85dc
&sgpo->group[3].conf_vec[120].val = 0xfd8b85e0
&sgpo->group[3].conf_vec[121].val = 0xfd8b85e4
&sgpo->group[3].conf_vec[122].val = 0xfd8b85e8
&sgpo->group[3].conf_vec[123].val = 0xfd8b85ec
&sgpo->group[3].conf_vec[124].val = 0xfd8b85f0
&sgpo->group[3].conf_vec[125].val = 0xfd8b85f4
&sgpo->group[3].conf_vec[126].val = 0xfd8b85f8
&sgpo->group[3].conf_vec[127].val = 0xfd8b85fc
&sgpo->group[3].conf_vec[128].val = 0xfd8b8600
&sgpo->group[3].conf_vec[129].val = 0xfd8b8604
&sgpo->group[3].conf_vec[130].val = 0xfd8b8608
&sgpo->group[3].conf_vec[131].val = 0xfd8b860c
&sgpo->group[3].conf_vec[132].val = 0xfd8b8610
&sgpo->group[3].conf_vec[133].val = 0xfd8b8614
&sgpo->group[3].conf_vec[134].val = 0xfd8b8618
&sgpo->group[3].conf_vec[135].val = 0xfd8b861c
&sgpo->group[3].conf_vec[136].val = 0xfd8b8620
&sgpo->group[3].conf_vec[137].val = 0xfd8b8624
&sgpo->group[3].conf_vec[138].val = 0xfd8b8628
&sgpo->group[3].conf_vec[139].val = 0xfd8b862c
&sgpo->group[3].conf_vec[140].val = 0xfd8b8630
&sgpo->group[3].conf_vec[141].val = 0xfd8b8634
&sgpo->group[3].conf_vec[142].val = 0xfd8b8638
&sgpo->group[3].conf_vec[143].val = 0xfd8b863c
&sgpo->group[3].conf_vec[144].val = 0xfd8b8640
&sgpo->group[3].conf_vec[145].val = 0xfd8b8644
&sgpo->group[3].conf_vec[146].val = 0xfd8b8648
&sgpo->group[3].conf_vec[147].val = 0xfd8b864c
&sgpo->group[3].conf_vec[148].val = 0xfd8b8650
&sgpo->group[3].conf_vec[149].val = 0xfd8b8654
&sgpo->group[3].conf_vec[150].val = 0xfd8b8658
&sgpo->group[3].conf_vec[151].val = 0xfd8b865c
&sgpo->group[3].conf_vec[152].val = 0xfd8b8660
&sgpo->group[3].conf_vec[153].val = 0xfd8b8664
&sgpo->group[3].conf_vec[154].val = 0xfd8b8668
&sgpo->group[3].conf_vec[155].val = 0xfd8b866c
&sgpo->group[3].conf_vec[156].val = 0xfd8b8670
&sgpo->group[3].conf_vec[157].val = 0xfd8b8674
&sgpo->group[3].conf_vec[158].val = 0xfd8b8678
&sgpo->group[3].conf_vec[159].val = 0xfd8b867c
&sgpo->group[3].conf_vec[160].val = 0xfd8b8680
&sgpo->group[3].conf_vec[161].val = 0xfd8b8684
&sgpo->group[3].conf_vec[162].val = 0xfd8b8688
&sgpo->group[3].conf_vec[163].val = 0xfd8b868c
&sgpo->group[3].conf_vec[164].val = 0xfd8b8690
&sgpo->group[3].conf_vec[165].val = 0xfd8b8694
&sgpo->group[3].conf_vec[166].val = 0xfd8b8698
&sgpo->group[3].conf_vec[167].val = 0xfd8b869c
&sgpo->group[3].conf_vec[168].val = 0xfd8b86a0
&sgpo->group[3].conf_vec[169].val = 0xfd8b86a4
&sgpo->group[3].conf_vec[170].val = 0xfd8b86a8
&sgpo->group[3].conf_vec[171].val = 0xfd8b86ac
&sgpo->group[3].conf_vec[172].val = 0xfd8b86b0
&sgpo->group[3].conf_vec[173].val = 0xfd8b86b4
&sgpo->group[3].conf_vec[174].val = 0xfd8b86b8
&sgpo->group[3].conf_vec[175].val = 0xfd8b86bc
&sgpo->group[3].conf_vec[176].val = 0xfd8b86c0
&sgpo->group[3].conf_vec[177].val = 0xfd8b86c4
&sgpo->group[3].conf_vec[178].val = 0xfd8b86c8
&sgpo->group[3].conf_vec[179].val = 0xfd8b86cc
&sgpo->group[3].conf_vec[180].val = 0xfd8b86d0
&sgpo->group[3].conf_vec[181].val = 0xfd8b86d4
&sgpo->group[3].conf_vec[182].val = 0xfd8b86d8
&sgpo->group[3].conf_vec[183].val = 0xfd8b86dc
&sgpo->group[3].conf_vec[184].val = 0xfd8b86e0
&sgpo->group[3].conf_vec[185].val = 0xfd8b86e4
&sgpo->group[3].conf_vec[186].val = 0xfd8b86e8
&sgpo->group[3].conf_vec[187].val = 0xfd8b86ec
&sgpo->group[3].conf_vec[188].val = 0xfd8b86f0
&sgpo->group[3].conf_vec[189].val = 0xfd8b86f4
&sgpo->group[3].conf_vec[190].val = 0xfd8b86f8
&sgpo->group[3].conf_vec[191].val = 0xfd8b86fc
&sgpo->group[3].conf_vec[192].val = 0xfd8b8700
&sgpo->group[3].conf_vec[193].val = 0xfd8b8704
&sgpo->group[3].conf_vec[194].val = 0xfd8b8708
&sgpo->group[3].conf_vec[195].val = 0xfd8b870c
&sgpo->group[3].conf_vec[196].val = 0xfd8b8710
&sgpo->group[3].conf_vec[197].val = 0xfd8b8714
&sgpo->group[3].conf_vec[198].val = 0xfd8b8718
&sgpo->group[3].conf_vec[199].val = 0xfd8b871c
&sgpo->group[3].conf_vec[200].val = 0xfd8b8720
&sgpo->group[3].conf_vec[201].val = 0xfd8b8724
&sgpo->group[3].conf_vec[202].val = 0xfd8b8728
&sgpo->group[3].conf_vec[203].val = 0xfd8b872c
&sgpo->group[3].conf_vec[204].val = 0xfd8b8730
&sgpo->group[3].conf_vec[205].val = 0xfd8b8734
&sgpo->group[3].conf_vec[206].val = 0xfd8b8738
&sgpo->group[3].conf_vec[207].val = 0xfd8b873c
&sgpo->group[3].conf_vec[208].val = 0xfd8b8740
&sgpo->group[3].conf_vec[209].val = 0xfd8b8744
&sgpo->group[3].conf_vec[210].val = 0xfd8b8748
&sgpo->group[3].conf_vec[211].val = 0xfd8b874c
&sgpo->group[3].conf_vec[212].val = 0xfd8b8750
&sgpo->group[3].conf_vec[213].val = 0xfd8b8754
&sgpo->group[3].conf_vec[214].val = 0xfd8b8758
&sgpo->group[3].conf_vec[215].val = 0xfd8b875c
&sgpo->group[3].conf_vec[216].val = 0xfd8b8760
&sgpo->group[3].conf_vec[217].val = 0xfd8b8764
&sgpo->group[3].conf_vec[218].val = 0xfd8b8768
&sgpo->group[3].conf_vec[219].val = 0xfd8b876c
&sgpo->group[3].conf_vec[220].val = 0xfd8b8770
&sgpo->group[3].conf_vec[221].val = 0xfd8b8774
&sgpo->group[3].conf_vec[222].val = 0xfd8b8778
&sgpo->group[3].conf_vec[223].val = 0xfd8b877c
&sgpo->group[3].conf_vec[224].val = 0xfd8b8780
&sgpo->group[3].conf_vec[225].val = 0xfd8b8784
&sgpo->group[3].conf_vec[226].val = 0xfd8b8788
&sgpo->group[3].conf_vec[227].val = 0xfd8b878c
&sgpo->group[3].conf_vec[228].val = 0xfd8b8790
&sgpo->group[3].conf_vec[229].val = 0xfd8b8794
&sgpo->group[3].conf_vec[230].val = 0xfd8b8798
&sgpo->group[3].conf_vec[231].val = 0xfd8b879c
&sgpo->group[3].conf_vec[232].val = 0xfd8b87a0
&sgpo->group[3].conf_vec[233].val = 0xfd8b87a4
&sgpo->group[3].conf_vec[234].val = 0xfd8b87a8
&sgpo->group[3].conf_vec[235].val = 0xfd8b87ac
&sgpo->group[3].conf_vec[236].val = 0xfd8b87b0
&sgpo->group[3].conf_vec[237].val = 0xfd8b87b4
&sgpo->group[3].conf_vec[238].val = 0xfd8b87b8
&sgpo->group[3].conf_vec[239].val = 0xfd8b87bc
&sgpo->group[3].conf_vec[240].val = 0xfd8b87c0
&sgpo->group[3].conf_vec[241].val = 0xfd8b87c4
&sgpo->group[3].conf_vec[242].val = 0xfd8b87c8
&sgpo->group[3].conf_vec[243].val = 0xfd8b87cc
&sgpo->group[3].conf_vec[244].val = 0xfd8b87d0
&sgpo->group[3].conf_vec[245].val = 0xfd8b87d4
&sgpo->group[3].conf_vec[246].val = 0xfd8b87d8
&sgpo->group[3].conf_vec[247].val = 0xfd8b87dc
&sgpo->group[3].conf_vec[248].val = 0xfd8b87e0
&sgpo->group[3].conf_vec[249].val = 0xfd8b87e4
&sgpo->group[3].conf_vec[250].val = 0xfd8b87e8
&sgpo->group[3].conf_vec[251].val = 0xfd8b87ec
&sgpo->group[3].conf_vec[252].val = 0xfd8b87f0
&sgpo->group[3].conf_vec[253].val = 0xfd8b87f4
&sgpo->group[3].conf_vec[254].val = 0xfd8b87f8
&sgpo->group[3].conf_vec[255].val = 0xfd8b87fc
&pcie3->axi.ctrl.global = 0xfd900000
&pcie3->axi.ctrl.master_bctl = 0xfd900008
&pcie3->axi.ctrl.master_rctl = 0xfd90000c
&pcie3->axi.ctrl.master_ctl = 0xfd900010
&pcie3->axi.ctrl.master_arctl = 0xfd900014
&pcie3->axi.ctrl.master_awctl = 0xfd900018
&pcie3->axi.ctrl.slave_rctl = 0xfd90001c
&pcie3->axi.ctrl.slv_wctl = 0xfd900020
&pcie3->axi.ctrl.slv_ctl = 0xfd900024
&pcie3->axi.ctrl.dbi_ctl = 0xfd900028
&pcie3->axi.ctrl.tgtid_mask = 0xfd90002c
&pcie3->axi.ob_ctrl.cfg_target_bus = 0xfd900030
&pcie3->axi.ob_ctrl.cfg_control = 0xfd900034
&pcie3->axi.ob_ctrl.io_start_l = 0xfd900038
&pcie3->axi.ob_ctrl.io_start_h = 0xfd90003c
&pcie3->axi.ob_ctrl.io_limit_l = 0xfd900040
&pcie3->axi.ob_ctrl.io_limit_h = 0xfd900044
&pcie3->axi.ob_ctrl.aw_msg_start_l = 0xfd900048
&pcie3->axi.ob_ctrl.aw_msg_start_h = 0xfd90004c
&pcie3->axi.ob_ctrl.aw_msg_limit_l = 0xfd900050
&pcie3->axi.ob_ctrl.aw_msg_limit_h = 0xfd900054
&pcie3->axi.ob_ctrl.ar_msg_start_l = 0xfd900058
&pcie3->axi.ob_ctrl.ar_msg_start_h = 0xfd90005c
&pcie3->axi.ob_ctrl.ar_msg_limit_l = 0xfd900060
&pcie3->axi.ob_ctrl.ar_msg_limit_h = 0xfd900064
&pcie3->axi.ob_ctrl.io_addr_mask_h = 0xfd900068
&pcie3->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfd90006c
&pcie3->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfd900070
&pcie3->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd900074
&pcie3->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd900078
&pcie3->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd90007c
&pcie3->axi.ob_ctrl.addr_size_replace = 0xfd900080
&pcie3->axi.msg.addr_high = 0xfd900090
&pcie3->axi.msg.addr_low = 0xfd900094
&pcie3->axi.msg.type = 0xfd900098
&pcie3->axi.pcie_status.debug = 0xfd90009c
&pcie3->axi.rd_parity.log_high = 0xfd9000a0
&pcie3->axi.rd_parity.log_low = 0xfd9000a4
&pcie3->axi.rd_cmpl.cmpl_log_high = 0xfd9000a8
&pcie3->axi.rd_cmpl.cmpl_log_low = 0xfd9000ac
&pcie3->axi.rd_to.to_log_high = 0xfd9000b0
&pcie3->axi.rd_to.to_log_low = 0xfd9000b4
&pcie3->axi.wr_cmpl.wr_cmpl_log_high = 0xfd9000b8
&pcie3->axi.wr_cmpl.wr_cmpl_log_low = 0xfd9000bc
&pcie3->axi.wr_to.wr_to_log_high = 0xfd9000c0
&pcie3->axi.wr_to.wr_to_log_low = 0xfd9000c4
&pcie3->axi.pcie_global.conf = 0xfd9000c8
&pcie3->axi.parity.en_axi = 0xfd9000d0
&pcie3->axi.parity.status_axi = 0xfd9000d4
&pcie3->axi.pos_logged.error_low = 0xfd9000d8
&pcie3->axi.pos_logged.error_high = 0xfd9000dc
&pcie3->axi.ordering.pos_cntl = 0xfd9000e0
&pcie3->axi.link_down.reset_extend = 0xfd9000e4
&pcie3->axi.pre_configuration.pcie_core_setup = 0xfd9000e8
&pcie3->axi.init_fc.cfg = 0xfd9000ec
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfd900100
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfd900104
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfd900108
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfd90010c
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfd900110
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfd900114
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfd900118
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfd90011c
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfd900120
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfd900124
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfd900128
&pcie3->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfd90012c
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfd900130
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfd900134
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfd900138
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfd90013c
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfd900140
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfd900144
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfd900148
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfd90014c
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfd900150
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfd900154
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfd900158
&pcie3->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfd90015c
&pcie3->axi.dbg_outstading_trans_axi.read_master_counter = 0xfd900160
&pcie3->axi.dbg_outstading_trans_axi.write_master_counter = 0xfd900164
&pcie3->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfd900168
&pcie3->axi.device_id.device_rev_id = 0xfd90016c
&pcie3->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfd900170
&pcie3->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfd900174
&pcie3->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfd900178
&pcie3->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfd90017c
&pcie3->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfd900180
&pcie3->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfd900184
&pcie3->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfd900188
&pcie3->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfd900190
&pcie3->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfd9001a0
&pcie3->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfd9001a4
&pcie3->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfd9001a8
&pcie3->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfd9001ac
&pcie3->axi.axi_attr_ovrd.pf_sel = 0xfd9001b0
&pcie3->axi.axi_attr_ovrd.mapsel = 0xfd9001b4
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfd9001c0
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfd9001c4
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfd9001c8
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfd9001cc
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfd9001d0
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfd9001d4
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfd9001d8
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfd9001dc
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfd9001e0
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfd9001e4
&pcie3->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfd9001e8
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfd900200
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfd900204
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfd900208
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfd90020c
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfd900210
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfd900214
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfd900218
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfd90021c
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfd900220
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfd900224
&pcie3->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfd900228
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfd900240
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfd900244
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfd900248
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfd90024c
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfd900250
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfd900254
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfd900258
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfd90025c
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfd900260
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfd900264
&pcie3->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfd900268
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfd900280
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfd900284
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfd900288
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfd90028c
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfd900290
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfd900294
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfd900298
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfd90029c
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfd9002a0
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfd9002a4
&pcie3->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfd9002a8
&pcie3->axi.status.lane0 = 0xfd9003c0
&pcie3->axi.status.lane1 = 0xfd9003c4
&pcie3->axi.status.lane2 = 0xfd9003c8
&pcie3->axi.status.lane3 = 0xfd9003cc
&pcie3->axi.status.lane4 = 0xfd9003d0
&pcie3->axi.status.lane5 = 0xfd9003d4
&pcie3->axi.status.lane6 = 0xfd9003d8
&pcie3->axi.status.lane7 = 0xfd9003dc
&pcie3->axi.status.lane8 = 0xfd9003e0
&pcie3->axi.status.lane9 = 0xfd9003e4
&pcie3->axi.status.lane10 = 0xfd9003e8
&pcie3->axi.status.lane11 = 0xfd9003ec
&pcie3->axi.status.lane12 = 0xfd9003f0
&pcie3->axi.status.lane13 = 0xfd9003f4
&pcie3->axi.status.lane14 = 0xfd9003f8
&pcie3->axi.status.lane15 = 0xfd9003fc
&pcie3->axi.status_high.lane0_high = 0xfd900400
&pcie3->axi.status_high.lane1_high = 0xfd900404
&pcie3->axi.status_high.lane2_high = 0xfd900408
&pcie3->axi.status_high.lane3_high = 0xfd90040c
&pcie3->axi.status_high.lane4_high = 0xfd900410
&pcie3->axi.status_high.lane5_high = 0xfd900414
&pcie3->axi.status_high.lane6_high = 0xfd900418
&pcie3->axi.status_high.lane7_high = 0xfd90041c
&pcie3->axi.status_high.lane8_high = 0xfd900420
&pcie3->axi.status_high.lane9_high = 0xfd900424
&pcie3->axi.status_high.lane10_high = 0xfd900428
&pcie3->axi.status_high.lane11_high = 0xfd90042c
&pcie3->axi.status_high.lane12_high = 0xfd900430
&pcie3->axi.status_high.lane13_high = 0xfd900434
&pcie3->axi.status_high.lane14_high = 0xfd900438
&pcie3->axi.status_high.lane15_high = 0xfd90043c
&pcie3->axi.conf.zero_lane0 = 0xfd900440
&pcie3->axi.conf.zero_lane1 = 0xfd900444
&pcie3->axi.conf.zero_lane2 = 0xfd900448
&pcie3->axi.conf.zero_lane3 = 0xfd90044c
&pcie3->axi.conf.zero_lane4 = 0xfd900450
&pcie3->axi.conf.zero_lane5 = 0xfd900454
&pcie3->axi.conf.zero_lane6 = 0xfd900458
&pcie3->axi.conf.zero_lane7 = 0xfd90045c
&pcie3->axi.conf.one_lane0 = 0xfd900460
&pcie3->axi.conf.one_lane1 = 0xfd900464
&pcie3->axi.conf.one_lane2 = 0xfd900468
&pcie3->axi.conf.one_lane3 = 0xfd90046c
&pcie3->axi.conf.one_lane4 = 0xfd900470
&pcie3->axi.conf.one_lane5 = 0xfd900474
&pcie3->axi.conf.one_lane6 = 0xfd900478
&pcie3->axi.conf.one_lane7 = 0xfd90047c
&pcie3->axi.conf.zero_lane8 = 0xfd900480
&pcie3->axi.conf.zero_lane9 = 0xfd900484
&pcie3->axi.conf.zero_lane10 = 0xfd900488
&pcie3->axi.conf.zero_lane11 = 0xfd90048c
&pcie3->axi.conf.zero_lane12 = 0xfd900490
&pcie3->axi.conf.zero_lane13 = 0xfd900494
&pcie3->axi.conf.zero_lane14 = 0xfd900498
&pcie3->axi.conf.zero_lane15 = 0xfd90049c
&pcie3->axi.conf.one_lane8 = 0xfd9004a0
&pcie3->axi.conf.one_lane9 = 0xfd9004a4
&pcie3->axi.conf.one_lane10 = 0xfd9004a8
&pcie3->axi.conf.one_lane11 = 0xfd9004ac
&pcie3->axi.conf.one_lane12 = 0xfd9004b0
&pcie3->axi.conf.one_lane13 = 0xfd9004b4
&pcie3->axi.conf.one_lane14 = 0xfd9004b8
&pcie3->axi.conf.one_lane15 = 0xfd9004bc
&pcie3->axi.conf_high.zero_lane0_high = 0xfd9004c0
&pcie3->axi.conf_high.zero_lane1_high = 0xfd9004c4
&pcie3->axi.conf_high.zero_lane2_high = 0xfd9004c8
&pcie3->axi.conf_high.zero_lane3_high = 0xfd9004cc
&pcie3->axi.conf_high.zero_lane4_high = 0xfd9004d0
&pcie3->axi.conf_high.zero_lane5_high = 0xfd9004d4
&pcie3->axi.conf_high.zero_lane6_high = 0xfd9004d8
&pcie3->axi.conf_high.zero_lane7_high = 0xfd9004dc
&pcie3->axi.conf_high.one_lane0_high = 0xfd9004e0
&pcie3->axi.conf_high.one_lane1_high = 0xfd9004e4
&pcie3->axi.conf_high.one_lane2_high = 0xfd9004e8
&pcie3->axi.conf_high.one_lane3_high = 0xfd9004ec
&pcie3->axi.conf_high.one_lane4_high = 0xfd9004f0
&pcie3->axi.conf_high.one_lane5_high = 0xfd9004f4
&pcie3->axi.conf_high.one_lane6_high = 0xfd9004f8
&pcie3->axi.conf_high.one_lane7_high = 0xfd9004fc
&pcie3->axi.conf_high.zero_lane8_high = 0xfd900500
&pcie3->axi.conf_high.zero_lane9_high = 0xfd900504
&pcie3->axi.conf_high.zero_lane10_high = 0xfd900508
&pcie3->axi.conf_high.zero_lane11_high = 0xfd90050c
&pcie3->axi.conf_high.zero_lane12_high = 0xfd900510
&pcie3->axi.conf_high.zero_lane13_high = 0xfd900514
&pcie3->axi.conf_high.zero_lane14_high = 0xfd900518
&pcie3->axi.conf_high.zero_lane15_high = 0xfd90051c
&pcie3->axi.conf_high.one_lane8_high = 0xfd900520
&pcie3->axi.conf_high.one_lane9_high = 0xfd900524
&pcie3->axi.conf_high.one_lane10_high = 0xfd900528
&pcie3->axi.conf_high.one_lane11_high = 0xfd90052c
&pcie3->axi.conf_high.one_lane12_high = 0xfd900530
&pcie3->axi.conf_high.one_lane13_high = 0xfd900534
&pcie3->axi.conf_high.one_lane14_high = 0xfd900538
&pcie3->axi.conf_high.one_lane15_high = 0xfd90053c
&pcie3->axi.cfg_pclk_generate.cntr_low = 0xfd900540
&pcie3->axi.cfg_pclk_generate.cntr_high = 0xfd900544
&pcie3->axi.cfg_pclk_generate_status.status_low = 0xfd900550
&pcie3->axi.msg_attr_axuser_table.entry_vec = 0xfd900560
&pcie3->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfd900568
&pcie3->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfd90056c
&pcie3->axi.cfg_outbound_rd_len.len_shaper = 0xfd900570
&pcie3->axi.mstr_pos.flush = 0xfd900580
&pcie3->axi.mstr_attr_map.ctrl0 = 0xfd900590
&pcie3->axi.mstr_attr_map.ctrl1 = 0xfd900594
&pcie3->axi.mstr_cfgtable[0].entry = 0xfd900600
&pcie3->axi.mstr_cfgtable[1].entry = 0xfd900604
&pcie3->axi.mstr_cfgtable[2].entry = 0xfd900608
&pcie3->axi.mstr_cfgtable[3].entry = 0xfd90060c
&pcie3->axi.mstr_cfgtable[4].entry = 0xfd900610
&pcie3->axi.mstr_cfgtable[5].entry = 0xfd900614
&pcie3->axi.mstr_cfgtable[6].entry = 0xfd900618
&pcie3->axi.mstr_cfgtable[7].entry = 0xfd90061c
&pcie3->axi.mstr_cfgtable[8].entry = 0xfd900620
&pcie3->axi.mstr_cfgtable[9].entry = 0xfd900624
&pcie3->axi.mstr_cfgtable[10].entry = 0xfd900628
&pcie3->axi.mstr_cfgtable[11].entry = 0xfd90062c
&pcie3->axi.mstr_cfgtable[12].entry = 0xfd900630
&pcie3->axi.mstr_cfgtable[13].entry = 0xfd900634
&pcie3->axi.mstr_cfgtable[14].entry = 0xfd900638
&pcie3->axi.mstr_cfgtable[15].entry = 0xfd90063c
&pcie3->axi.mstr_cfgtable[16].entry = 0xfd900640
&pcie3->axi.mstr_cfgtable[17].entry = 0xfd900644
&pcie3->axi.mstr_cfgtable[18].entry = 0xfd900648
&pcie3->axi.mstr_cfgtable[19].entry = 0xfd90064c
&pcie3->axi.mstr_cfgtable[20].entry = 0xfd900650
&pcie3->axi.mstr_cfgtable[21].entry = 0xfd900654
&pcie3->axi.mstr_cfgtable[22].entry = 0xfd900658
&pcie3->axi.mstr_cfgtable[23].entry = 0xfd90065c
&pcie3->axi.mstr_cfgtable[24].entry = 0xfd900660
&pcie3->axi.mstr_cfgtable[25].entry = 0xfd900664
&pcie3->axi.mstr_cfgtable[26].entry = 0xfd900668
&pcie3->axi.mstr_cfgtable[27].entry = 0xfd90066c
&pcie3->axi.mstr_cfgtable[28].entry = 0xfd900670
&pcie3->axi.mstr_cfgtable[29].entry = 0xfd900674
&pcie3->axi.mstr_cfgtable[30].entry = 0xfd900678
&pcie3->axi.mstr_cfgtable[31].entry = 0xfd90067c
&pcie3->axi.int_grp_a.cause = 0xfd900800
&pcie3->axi.int_grp_a.cause_set = 0xfd900808
&pcie3->axi.int_grp_a.mask = 0xfd900810
&pcie3->axi.int_grp_a.mask_clear = 0xfd900818
&pcie3->axi.int_grp_a.status = 0xfd900820
&pcie3->axi.int_grp_a.control = 0xfd900828
&pcie3->axi.int_grp_a.abort_mask = 0xfd900830
&pcie3->axi.int_grp_a.log_mask = 0xfd900838
&pcie3->axi.int_grp_b.cause = 0xfd900840
&pcie3->axi.int_grp_b.cause_set = 0xfd900848
&pcie3->axi.int_grp_b.mask = 0xfd900850
&pcie3->axi.int_grp_b.mask_clear = 0xfd900858
&pcie3->axi.int_grp_b.status = 0xfd900860
&pcie3->axi.int_grp_b.control = 0xfd900868
&pcie3->axi.int_grp_b.abort_mask = 0xfd900870
&pcie3->axi.int_grp_b.log_mask = 0xfd900878
&pcie3->app.global_ctrl.port_init = 0xfd902000
&pcie3->app.global_ctrl.port_status = 0xfd902004
&pcie3->app.global_ctrl.pm_control = 0xfd902008
&pcie3->app.global_ctrl.pended_corr_err_sts_int = 0xfd90200c
&pcie3->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd902010
&pcie3->app.global_ctrl.sris_kp_counter_value = 0xfd902014
&pcie3->app.debug.info_0 = 0xfd902080
&pcie3->app.debug.info_1 = 0xfd902084
&pcie3->app.debug.info_2 = 0xfd902088
&pcie3->app.debug.info_3 = 0xfd90208c
&pcie3->app.ob_ven_msg.control = 0xfd902090
&pcie3->app.ob_ven_msg.param_1 = 0xfd902094
&pcie3->app.ob_ven_msg.param_2 = 0xfd902098
&pcie3->app.ob_ven_msg.data_high = 0xfd90209c
&pcie3->app.ob_ven_msg.data_low = 0xfd9020a4
&pcie3->app.ap_user_send_msg.req_info = 0xfd9020a8
&pcie3->app.ap_user_send_msg.ack_info = 0xfd9020ac
&pcie3->app.link_down.reset_delay = 0xfd902228
&pcie3->app.ctrl_gen.features = 0xfd902230
&pcie3->app.parity.en_core = 0xfd902234
&pcie3->app.parity.status_core = 0xfd902238
&pcie3->app.last_wr.cfg_addr = 0xfd90223c
&pcie3->app.atu.in_mask_pair[0] = 0xfd902240
&pcie3->app.atu.in_mask_pair[1] = 0xfd902244
&pcie3->app.atu.in_mask_pair[2] = 0xfd902248
&pcie3->app.atu.in_mask_pair[3] = 0xfd90224c
&pcie3->app.atu.in_mask_pair[4] = 0xfd902250
&pcie3->app.atu.in_mask_pair[5] = 0xfd902254
&pcie3->app.atu.in_mask_pair[6] = 0xfd902258
&pcie3->app.atu.in_mask_pair[7] = 0xfd90225c
&pcie3->app.atu.in_mask_pair[8] = 0xfd902260
&pcie3->app.atu.in_mask_pair[9] = 0xfd902264
&pcie3->app.atu.in_mask_pair[10] = 0xfd902268
&pcie3->app.atu.in_mask_pair[11] = 0xfd90226c
&pcie3->app.atu.in_mask_pair[12] = 0xfd902270
&pcie3->app.atu.in_mask_pair[13] = 0xfd902274
&pcie3->app.atu.in_mask_pair[14] = 0xfd902278
&pcie3->app.atu.in_mask_pair[15] = 0xfd90227c
&pcie3->app.atu.out_mask_pair[0] = 0xfd902280
&pcie3->app.atu.out_mask_pair[1] = 0xfd902284
&pcie3->app.atu.out_mask_pair[2] = 0xfd902288
&pcie3->app.atu.out_mask_pair[3] = 0xfd90228c
&pcie3->app.atu.out_mask_pair[4] = 0xfd902290
&pcie3->app.atu.out_mask_pair[5] = 0xfd902294
&pcie3->app.atu.out_mask_pair[6] = 0xfd902298
&pcie3->app.atu.out_mask_pair[7] = 0xfd90229c
&pcie3->app.atu.reg_out_mask = 0xfd9022a0
&pcie3->app.cfg_func_ext.cfg = 0xfd9022e0
&pcie3->app.app_hdr_interface_send.app_hdr_31_0 = 0xfd9022e4
&pcie3->app.app_hdr_interface_send.app_hdr_63_32 = 0xfd9022e8
&pcie3->app.app_hdr_interface_send.app_hdr_95_64 = 0xfd9022ec
&pcie3->app.app_hdr_interface_send.app_hdr_127_96 = 0xfd9022f0
&pcie3->app.app_hdr_interface_send.app_err_bus = 0xfd9022f4
&pcie3->app.app_hdr_interface_send.app_func_num_advisory = 0xfd9022f8
&pcie3->app.app_hdr_interface_send.app_hdr_cmd = 0xfd9022fc
&pcie3->app.diag_command.diag_ctrl = 0xfd902300
&pcie3->app.soc_int_per_func[0].status_0 = 0xfd902310
&pcie3->app.soc_int_per_func[0].status_1 = 0xfd902314
&pcie3->app.soc_int_per_func[0].status_2 = 0xfd902318
&pcie3->app.soc_int_per_func[0].status_3 = 0xfd90231c
&pcie3->app.soc_int_per_func[0].status_4 = 0xfd902320
&pcie3->app.soc_int_per_func[0].status_5 = 0xfd902324
&pcie3->app.soc_int_per_func[0].status_6 = 0xfd902328
&pcie3->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfd90232c
&pcie3->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfd902330
&pcie3->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfd902334
&pcie3->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfd902338
&pcie3->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfd90233c
&pcie3->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfd902340
&pcie3->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfd902344
&pcie3->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfd902348
&pcie3->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfd90234c
&pcie3->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfd902350
&pcie3->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfd902354
&pcie3->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfd902358
&pcie3->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfd90235c
&pcie3->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfd902360
&pcie3->app.soc_int_per_func[0].msi_leg_cntl = 0xfd902364
&pcie3->app.soc_int_per_func[1].status_0 = 0xfd902370
&pcie3->app.soc_int_per_func[1].status_1 = 0xfd902374
&pcie3->app.soc_int_per_func[1].status_2 = 0xfd902378
&pcie3->app.soc_int_per_func[1].status_3 = 0xfd90237c
&pcie3->app.soc_int_per_func[1].status_4 = 0xfd902380
&pcie3->app.soc_int_per_func[1].status_5 = 0xfd902384
&pcie3->app.soc_int_per_func[1].status_6 = 0xfd902388
&pcie3->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfd90238c
&pcie3->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfd902390
&pcie3->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfd902394
&pcie3->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfd902398
&pcie3->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfd90239c
&pcie3->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfd9023a0
&pcie3->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfd9023a4
&pcie3->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfd9023a8
&pcie3->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfd9023ac
&pcie3->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfd9023b0
&pcie3->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfd9023b4
&pcie3->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfd9023b8
&pcie3->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfd9023bc
&pcie3->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfd9023c0
&pcie3->app.soc_int_per_func[1].msi_leg_cntl = 0xfd9023c4
&pcie3->app.soc_int_per_func[2].status_0 = 0xfd9023d0
&pcie3->app.soc_int_per_func[2].status_1 = 0xfd9023d4
&pcie3->app.soc_int_per_func[2].status_2 = 0xfd9023d8
&pcie3->app.soc_int_per_func[2].status_3 = 0xfd9023dc
&pcie3->app.soc_int_per_func[2].status_4 = 0xfd9023e0
&pcie3->app.soc_int_per_func[2].status_5 = 0xfd9023e4
&pcie3->app.soc_int_per_func[2].status_6 = 0xfd9023e8
&pcie3->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfd9023ec
&pcie3->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfd9023f0
&pcie3->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfd9023f4
&pcie3->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfd9023f8
&pcie3->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfd9023fc
&pcie3->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfd902400
&pcie3->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfd902404
&pcie3->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfd902408
&pcie3->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfd90240c
&pcie3->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfd902410
&pcie3->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfd902414
&pcie3->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfd902418
&pcie3->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfd90241c
&pcie3->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfd902420
&pcie3->app.soc_int_per_func[2].msi_leg_cntl = 0xfd902424
&pcie3->app.soc_int_per_func[3].status_0 = 0xfd902430
&pcie3->app.soc_int_per_func[3].status_1 = 0xfd902434
&pcie3->app.soc_int_per_func[3].status_2 = 0xfd902438
&pcie3->app.soc_int_per_func[3].status_3 = 0xfd90243c
&pcie3->app.soc_int_per_func[3].status_4 = 0xfd902440
&pcie3->app.soc_int_per_func[3].status_5 = 0xfd902444
&pcie3->app.soc_int_per_func[3].status_6 = 0xfd902448
&pcie3->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfd90244c
&pcie3->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfd902450
&pcie3->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfd902454
&pcie3->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfd902458
&pcie3->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfd90245c
&pcie3->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfd902460
&pcie3->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfd902464
&pcie3->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfd902468
&pcie3->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfd90246c
&pcie3->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfd902470
&pcie3->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfd902474
&pcie3->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfd902478
&pcie3->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfd90247c
&pcie3->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfd902480
&pcie3->app.soc_int_per_func[3].msi_leg_cntl = 0xfd902484
&pcie3->app.events_gen_per_func[0].events_gen = 0xfd902490
&pcie3->app.events_gen_per_func[1].events_gen = 0xfd902494
&pcie3->app.events_gen_per_func[2].events_gen = 0xfd902498
&pcie3->app.events_gen_per_func[3].events_gen = 0xfd90249c
&pcie3->app.pm_state_per_func[0].pm_state_per_func = 0xfd9024b0
&pcie3->app.pm_state_per_func[1].pm_state_per_func = 0xfd9024b4
&pcie3->app.pm_state_per_func[2].pm_state_per_func = 0xfd9024b8
&pcie3->app.pm_state_per_func[3].pm_state_per_func = 0xfd9024bc
&pcie3->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfd902500
&pcie3->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfd902504
&pcie3->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfd902508
&pcie3->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfd90250c
&pcie3->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfd902510
&pcie3->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfd902514
&pcie3->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfd902518
&pcie3->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfd90251c
&pcie3->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfd902520
&pcie3->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfd902524
&pcie3->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfd902528
&pcie3->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfd90252c
&pcie3->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfd902530
&pcie3->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfd902534
&pcie3->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfd902538
&pcie3->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfd90253c
&pcie3->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfd902540
&pcie3->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfd902544
&pcie3->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfd902548
&pcie3->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfd90254c
&pcie3->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfd902550
&pcie3->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfd902554
&pcie3->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfd902558
&pcie3->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfd90255c
&pcie3->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfd902560
&pcie3->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfd902564
&pcie3->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfd902568
&pcie3->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfd90256c
&pcie3->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfd902570
&pcie3->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfd902574
&pcie3->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfd902578
&pcie3->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfd90257c
&pcie3->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfd902580
&pcie3->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfd902584
&pcie3->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfd902588
&pcie3->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfd90258c
&pcie3->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfd902590
&pcie3->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfd902594
&pcie3->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfd902598
&pcie3->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfd90259c
&pcie3->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfd9025a0
&pcie3->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfd9025a4
&pcie3->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfd9025b0
&pcie3->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfd9025b4
&pcie3->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfd9025b8
&pcie3->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfd9025bc
&pcie3->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfd9025c0
&pcie3->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfd9025c4
&pcie3->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfd9025c8
&pcie3->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfd9025cc
&pcie3->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfd9025d0
&pcie3->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfd9025d4
&pcie3->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfd9025d8
&pcie3->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfd9025dc
&pcie3->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfd9025e0
&pcie3->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfd9025e4
&pcie3->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfd9025e8
&pcie3->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfd9025ec
&pcie3->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfd9025f0
&pcie3->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfd9025f4
&pcie3->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfd9025f8
&pcie3->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfd9025fc
&pcie3->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfd902600
&pcie3->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfd902604
&pcie3->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfd902608
&pcie3->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfd90260c
&pcie3->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfd902610
&pcie3->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfd902614
&pcie3->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfd902618
&pcie3->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfd90261c
&pcie3->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfd902620
&pcie3->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfd902624
&pcie3->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfd902628
&pcie3->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfd90262c
&pcie3->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfd902630
&pcie3->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfd902634
&pcie3->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfd902638
&pcie3->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfd90263c
&pcie3->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfd902640
&pcie3->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfd902644
&pcie3->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfd902648
&pcie3->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfd90264c
&pcie3->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfd902650
&pcie3->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfd902654
&pcie3->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfd902660
&pcie3->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfd902664
&pcie3->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfd902668
&pcie3->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfd90266c
&pcie3->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfd902670
&pcie3->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfd902674
&pcie3->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfd902678
&pcie3->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfd90267c
&pcie3->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfd902680
&pcie3->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfd902684
&pcie3->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfd902688
&pcie3->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfd90268c
&pcie3->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfd902690
&pcie3->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfd902694
&pcie3->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfd902698
&pcie3->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfd90269c
&pcie3->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfd9026a0
&pcie3->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfd9026a4
&pcie3->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfd9026a8
&pcie3->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfd9026ac
&pcie3->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfd9026b0
&pcie3->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfd9026b4
&pcie3->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfd9026b8
&pcie3->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfd9026bc
&pcie3->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfd9026c0
&pcie3->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfd9026c4
&pcie3->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfd9026c8
&pcie3->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfd9026cc
&pcie3->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfd9026d0
&pcie3->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfd9026d4
&pcie3->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfd9026d8
&pcie3->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfd9026dc
&pcie3->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfd9026e0
&pcie3->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfd9026e4
&pcie3->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfd9026e8
&pcie3->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfd9026ec
&pcie3->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfd9026f0
&pcie3->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfd9026f4
&pcie3->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfd9026f8
&pcie3->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfd9026fc
&pcie3->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfd902700
&pcie3->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfd902704
&pcie3->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfd902710
&pcie3->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfd902714
&pcie3->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfd902718
&pcie3->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfd90271c
&pcie3->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfd902720
&pcie3->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfd902724
&pcie3->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfd902728
&pcie3->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfd90272c
&pcie3->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfd902730
&pcie3->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfd902734
&pcie3->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfd902738
&pcie3->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfd90273c
&pcie3->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfd902740
&pcie3->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfd902744
&pcie3->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfd902748
&pcie3->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfd90274c
&pcie3->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfd902750
&pcie3->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfd902754
&pcie3->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfd902758
&pcie3->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfd90275c
&pcie3->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfd902760
&pcie3->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfd902764
&pcie3->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfd902768
&pcie3->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfd90276c
&pcie3->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfd902770
&pcie3->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfd902774
&pcie3->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfd902778
&pcie3->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfd90277c
&pcie3->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfd902780
&pcie3->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfd902784
&pcie3->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfd902788
&pcie3->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfd90278c
&pcie3->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfd902790
&pcie3->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfd902794
&pcie3->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfd902798
&pcie3->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfd90279c
&pcie3->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfd9027a0
&pcie3->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfd9027a4
&pcie3->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfd9027a8
&pcie3->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfd9027ac
&pcie3->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfd9027b0
&pcie3->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfd9027b4
&pcie3->app.ap_err[0].hdr_log = 0xfd902ac0
&pcie3->app.ap_err[1].hdr_log = 0xfd902ac4
&pcie3->app.ap_err[2].hdr_log = 0xfd902ac8
&pcie3->app.ap_err[3].hdr_log = 0xfd902acc
&pcie3->app.ap_err[4].hdr_log = 0xfd902ad0
&pcie3->app.status_per_func[0].status_per_func = 0xfd902b00
&pcie3->app.status_per_func[1].status_per_func = 0xfd902b04
&pcie3->app.status_per_func[2].status_per_func = 0xfd902b08
&pcie3->app.status_per_func[3].status_per_func = 0xfd902b0c
&pcie3->app.cfg_rxstandby.ext_cntl_0 = 0xfd902c00
&pcie3->app.cfg_rxstandby.ext_cntl_1 = 0xfd902c04
&pcie3->app.cfg_rxstandby.ext_cntl_2 = 0xfd902c08
&pcie3->app.cfg_rxstandby.ext_cntl_3 = 0xfd902c0c
&pcie3->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfd902c10
&pcie3->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfd902c14
&pcie3->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfd902c18
&pcie3->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfd902c1c
&pcie3->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfd902c20
&pcie3->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfd902c24
&pcie3->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfd902c28
&pcie3->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfd902c2c
&pcie3->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfd902c30
&pcie3->app.cfg_rmlh_startblock_star.startblock_star = 0xfd902c34
&pcie3->app.cfg_rxstandby_control.core_rxstandby_control = 0xfd902c38
&pcie3->app.int_grp_a.cause = 0xfd903000
&pcie3->app.int_grp_a.cause_set = 0xfd903008
&pcie3->app.int_grp_a.mask = 0xfd903010
&pcie3->app.int_grp_a.mask_clear = 0xfd903018
&pcie3->app.int_grp_a.status = 0xfd903020
&pcie3->app.int_grp_a.control = 0xfd903028
&pcie3->app.int_grp_a.abort_mask = 0xfd903030
&pcie3->app.int_grp_a.log_mask = 0xfd903038
&pcie3->app.int_grp_b.cause = 0xfd903040
&pcie3->app.int_grp_b.cause_set = 0xfd903048
&pcie3->app.int_grp_b.mask = 0xfd903050
&pcie3->app.int_grp_b.mask_clear = 0xfd903058
&pcie3->app.int_grp_b.status = 0xfd903060
&pcie3->app.int_grp_b.control = 0xfd903068
&pcie3->app.int_grp_b.abort_mask = 0xfd903070
&pcie3->app.int_grp_b.log_mask = 0xfd903078
&pcie3->app.int_grp_c.cause = 0xfd903080
&pcie3->app.int_grp_c.cause_set = 0xfd903088
&pcie3->app.int_grp_c.mask = 0xfd903090
&pcie3->app.int_grp_c.mask_clear = 0xfd903098
&pcie3->app.int_grp_c.status = 0xfd9030a0
&pcie3->app.int_grp_c.control = 0xfd9030a8
&pcie3->app.int_grp_c.abort_mask = 0xfd9030b0
&pcie3->app.int_grp_c.log_mask = 0xfd9030b8
&pcie3->app.int_grp_d.cause = 0xfd9030c0
&pcie3->app.int_grp_d.cause_set = 0xfd9030c8
&pcie3->app.int_grp_d.mask = 0xfd9030d0
&pcie3->app.int_grp_d.mask_clear = 0xfd9030d8
&pcie3->app.int_grp_d.status = 0xfd9030e0
&pcie3->app.int_grp_d.control = 0xfd9030e8
&pcie3->app.int_grp_d.abort_mask = 0xfd9030f0
&pcie3->app.int_grp_d.log_mask = 0xfd9030f8
&pcie3->core_space.func[0].pcie_pm_cap_base = 0xfd910040
&pcie3->core_space.func[0].pcie_cap_base = 0xfd910070
&pcie3->core_space.func[0].pcie_dev_cap_base = 0xfd910074
&pcie3->core_space.func[0].pcie_dev_ctrl_status = 0xfd910078
&pcie3->core_space.func[0].pcie_link_cap_base = 0xfd91007c
&pcie3->core_space.func[0].pcie_link_ctrl_status = 0xfd910080
&pcie3->core_space.func[0].msix_cap_base = 0xfd9100b0
&pcie3->core_space.func[0].aer.header = 0xfd910100
&pcie3->core_space.func[0].aer.uncorr_err_stat = 0xfd910104
&pcie3->core_space.func[0].aer.uncorr_err_mask = 0xfd910108
&pcie3->core_space.func[0].aer.uncorr_err_severity = 0xfd91010c
&pcie3->core_space.func[0].aer.corr_err_stat = 0xfd910110
&pcie3->core_space.func[0].aer.corr_err_mask = 0xfd910114
&pcie3->core_space.func[0].aer.cap_and_ctrl = 0xfd910118
&pcie3->core_space.func[0].aer.header_log[0] = 0xfd91011c
&pcie3->core_space.func[0].aer.header_log[1] = 0xfd910120
&pcie3->core_space.func[0].aer.header_log[2] = 0xfd910124
&pcie3->core_space.func[0].aer.header_log[3] = 0xfd910128
&pcie3->core_space.func[0].aer.root_err_cmd = 0xfd91012c
&pcie3->core_space.func[0].aer.root_err_stat = 0xfd910130
&pcie3->core_space.func[0].aer.err_src_id = 0xfd910134
&pcie3->core_space.func[0].pcie_sec_ext_cap_base = 0xfd910158
&pcie3->core_space.func[0].tph_cap_base = 0xfd910178
&pcie3->core_space.func[0].tph_cap_base_x16 = 0xfd910188
&pcie3->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfd910700
&pcie3->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfd91070c
&pcie3->core_space.func[0].port_regs.port_link_ctrl = 0xfd910710
&pcie3->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfd910718
&pcie3->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfd91071c
&pcie3->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfd910748
&pcie3->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd91074c
&pcie3->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfd910750
&pcie3->core_space.func[0].port_regs.gen2_ctrl = 0xfd91080c
&pcie3->core_space.func[0].port_regs.gen3_ctrl = 0xfd910890
&pcie3->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfd910894
&pcie3->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfd910898
&pcie3->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfd91089c
&pcie3->core_space.func[0].port_regs.gen3_eq_status = 0xfd9108a4
&pcie3->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfd9108a8
&pcie3->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9108ac
&pcie3->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfd9108b8
&pcie3->core_space.func[0].port_regs.rd_only_wr_en = 0xfd9108bc
&pcie3->core_space.func[0].port_regs.axi_slave_err_resp = 0xfd9108d0
&pcie3->core_space.func[0].port_regs.iatu.index = 0xfd910900
&pcie3->core_space.func[0].port_regs.iatu.cr1 = 0xfd910904
&pcie3->core_space.func[0].port_regs.iatu.cr2 = 0xfd910908
&pcie3->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfd91090c
&pcie3->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfd910910
&pcie3->core_space.func[0].port_regs.iatu.limit_addr = 0xfd910914
&pcie3->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfd910918
&pcie3->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfd91091c
&pcie3->core_space.func[0].port_regs.iatu.cr3 = 0xfd910920
&pcie3->core_space.func[1].pcie_pm_cap_base = 0xfd911040
&pcie3->core_space.func[1].pcie_cap_base = 0xfd911070
&pcie3->core_space.func[1].pcie_dev_cap_base = 0xfd911074
&pcie3->core_space.func[1].pcie_dev_ctrl_status = 0xfd911078
&pcie3->core_space.func[1].pcie_link_cap_base = 0xfd91107c
&pcie3->core_space.func[1].pcie_link_ctrl_status = 0xfd911080
&pcie3->core_space.func[1].msix_cap_base = 0xfd9110b0
&pcie3->core_space.func[1].aer.header = 0xfd911100
&pcie3->core_space.func[1].aer.uncorr_err_stat = 0xfd911104
&pcie3->core_space.func[1].aer.uncorr_err_mask = 0xfd911108
&pcie3->core_space.func[1].aer.uncorr_err_severity = 0xfd91110c
&pcie3->core_space.func[1].aer.corr_err_stat = 0xfd911110
&pcie3->core_space.func[1].aer.corr_err_mask = 0xfd911114
&pcie3->core_space.func[1].aer.cap_and_ctrl = 0xfd911118
&pcie3->core_space.func[1].aer.header_log[0] = 0xfd91111c
&pcie3->core_space.func[1].aer.header_log[1] = 0xfd911120
&pcie3->core_space.func[1].aer.header_log[2] = 0xfd911124
&pcie3->core_space.func[1].aer.header_log[3] = 0xfd911128
&pcie3->core_space.func[1].aer.root_err_cmd = 0xfd91112c
&pcie3->core_space.func[1].aer.root_err_stat = 0xfd911130
&pcie3->core_space.func[1].aer.err_src_id = 0xfd911134
&pcie3->core_space.func[1].pcie_sec_ext_cap_base = 0xfd911158
&pcie3->core_space.func[1].tph_cap_base = 0xfd911178
&pcie3->core_space.func[1].tph_cap_base_x16 = 0xfd911188
&pcie3->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfd911700
&pcie3->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfd91170c
&pcie3->core_space.func[1].port_regs.port_link_ctrl = 0xfd911710
&pcie3->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfd911718
&pcie3->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfd91171c
&pcie3->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfd911748
&pcie3->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd91174c
&pcie3->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfd911750
&pcie3->core_space.func[1].port_regs.gen2_ctrl = 0xfd91180c
&pcie3->core_space.func[1].port_regs.gen3_ctrl = 0xfd911890
&pcie3->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfd911894
&pcie3->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfd911898
&pcie3->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfd91189c
&pcie3->core_space.func[1].port_regs.gen3_eq_status = 0xfd9118a4
&pcie3->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfd9118a8
&pcie3->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9118ac
&pcie3->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfd9118b8
&pcie3->core_space.func[1].port_regs.rd_only_wr_en = 0xfd9118bc
&pcie3->core_space.func[1].port_regs.axi_slave_err_resp = 0xfd9118d0
&pcie3->core_space.func[1].port_regs.iatu.index = 0xfd911900
&pcie3->core_space.func[1].port_regs.iatu.cr1 = 0xfd911904
&pcie3->core_space.func[1].port_regs.iatu.cr2 = 0xfd911908
&pcie3->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfd91190c
&pcie3->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfd911910
&pcie3->core_space.func[1].port_regs.iatu.limit_addr = 0xfd911914
&pcie3->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfd911918
&pcie3->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfd91191c
&pcie3->core_space.func[1].port_regs.iatu.cr3 = 0xfd911920
&pcie3->core_space.func[2].pcie_pm_cap_base = 0xfd912040
&pcie3->core_space.func[2].pcie_cap_base = 0xfd912070
&pcie3->core_space.func[2].pcie_dev_cap_base = 0xfd912074
&pcie3->core_space.func[2].pcie_dev_ctrl_status = 0xfd912078
&pcie3->core_space.func[2].pcie_link_cap_base = 0xfd91207c
&pcie3->core_space.func[2].pcie_link_ctrl_status = 0xfd912080
&pcie3->core_space.func[2].msix_cap_base = 0xfd9120b0
&pcie3->core_space.func[2].aer.header = 0xfd912100
&pcie3->core_space.func[2].aer.uncorr_err_stat = 0xfd912104
&pcie3->core_space.func[2].aer.uncorr_err_mask = 0xfd912108
&pcie3->core_space.func[2].aer.uncorr_err_severity = 0xfd91210c
&pcie3->core_space.func[2].aer.corr_err_stat = 0xfd912110
&pcie3->core_space.func[2].aer.corr_err_mask = 0xfd912114
&pcie3->core_space.func[2].aer.cap_and_ctrl = 0xfd912118
&pcie3->core_space.func[2].aer.header_log[0] = 0xfd91211c
&pcie3->core_space.func[2].aer.header_log[1] = 0xfd912120
&pcie3->core_space.func[2].aer.header_log[2] = 0xfd912124
&pcie3->core_space.func[2].aer.header_log[3] = 0xfd912128
&pcie3->core_space.func[2].aer.root_err_cmd = 0xfd91212c
&pcie3->core_space.func[2].aer.root_err_stat = 0xfd912130
&pcie3->core_space.func[2].aer.err_src_id = 0xfd912134
&pcie3->core_space.func[2].pcie_sec_ext_cap_base = 0xfd912158
&pcie3->core_space.func[2].tph_cap_base = 0xfd912178
&pcie3->core_space.func[2].tph_cap_base_x16 = 0xfd912188
&pcie3->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfd912700
&pcie3->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfd91270c
&pcie3->core_space.func[2].port_regs.port_link_ctrl = 0xfd912710
&pcie3->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfd912718
&pcie3->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfd91271c
&pcie3->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfd912748
&pcie3->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd91274c
&pcie3->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfd912750
&pcie3->core_space.func[2].port_regs.gen2_ctrl = 0xfd91280c
&pcie3->core_space.func[2].port_regs.gen3_ctrl = 0xfd912890
&pcie3->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfd912894
&pcie3->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfd912898
&pcie3->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfd91289c
&pcie3->core_space.func[2].port_regs.gen3_eq_status = 0xfd9128a4
&pcie3->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfd9128a8
&pcie3->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9128ac
&pcie3->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfd9128b8
&pcie3->core_space.func[2].port_regs.rd_only_wr_en = 0xfd9128bc
&pcie3->core_space.func[2].port_regs.axi_slave_err_resp = 0xfd9128d0
&pcie3->core_space.func[2].port_regs.iatu.index = 0xfd912900
&pcie3->core_space.func[2].port_regs.iatu.cr1 = 0xfd912904
&pcie3->core_space.func[2].port_regs.iatu.cr2 = 0xfd912908
&pcie3->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfd91290c
&pcie3->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfd912910
&pcie3->core_space.func[2].port_regs.iatu.limit_addr = 0xfd912914
&pcie3->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfd912918
&pcie3->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfd91291c
&pcie3->core_space.func[2].port_regs.iatu.cr3 = 0xfd912920
&pcie3->core_space.func[3].pcie_pm_cap_base = 0xfd913040
&pcie3->core_space.func[3].pcie_cap_base = 0xfd913070
&pcie3->core_space.func[3].pcie_dev_cap_base = 0xfd913074
&pcie3->core_space.func[3].pcie_dev_ctrl_status = 0xfd913078
&pcie3->core_space.func[3].pcie_link_cap_base = 0xfd91307c
&pcie3->core_space.func[3].pcie_link_ctrl_status = 0xfd913080
&pcie3->core_space.func[3].msix_cap_base = 0xfd9130b0
&pcie3->core_space.func[3].aer.header = 0xfd913100
&pcie3->core_space.func[3].aer.uncorr_err_stat = 0xfd913104
&pcie3->core_space.func[3].aer.uncorr_err_mask = 0xfd913108
&pcie3->core_space.func[3].aer.uncorr_err_severity = 0xfd91310c
&pcie3->core_space.func[3].aer.corr_err_stat = 0xfd913110
&pcie3->core_space.func[3].aer.corr_err_mask = 0xfd913114
&pcie3->core_space.func[3].aer.cap_and_ctrl = 0xfd913118
&pcie3->core_space.func[3].aer.header_log[0] = 0xfd91311c
&pcie3->core_space.func[3].aer.header_log[1] = 0xfd913120
&pcie3->core_space.func[3].aer.header_log[2] = 0xfd913124
&pcie3->core_space.func[3].aer.header_log[3] = 0xfd913128
&pcie3->core_space.func[3].aer.root_err_cmd = 0xfd91312c
&pcie3->core_space.func[3].aer.root_err_stat = 0xfd913130
&pcie3->core_space.func[3].aer.err_src_id = 0xfd913134
&pcie3->core_space.func[3].pcie_sec_ext_cap_base = 0xfd913158
&pcie3->core_space.func[3].tph_cap_base = 0xfd913178
&pcie3->core_space.func[3].tph_cap_base_x16 = 0xfd913188
&pcie3->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfd913700
&pcie3->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfd91370c
&pcie3->core_space.func[3].port_regs.port_link_ctrl = 0xfd913710
&pcie3->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfd913718
&pcie3->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfd91371c
&pcie3->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfd913748
&pcie3->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd91374c
&pcie3->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfd913750
&pcie3->core_space.func[3].port_regs.gen2_ctrl = 0xfd91380c
&pcie3->core_space.func[3].port_regs.gen3_ctrl = 0xfd913890
&pcie3->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfd913894
&pcie3->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfd913898
&pcie3->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfd91389c
&pcie3->core_space.func[3].port_regs.gen3_eq_status = 0xfd9138a4
&pcie3->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfd9138a8
&pcie3->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9138ac
&pcie3->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfd9138b8
&pcie3->core_space.func[3].port_regs.rd_only_wr_en = 0xfd9138bc
&pcie3->core_space.func[3].port_regs.axi_slave_err_resp = 0xfd9138d0
&pcie3->core_space.func[3].port_regs.iatu.index = 0xfd913900
&pcie3->core_space.func[3].port_regs.iatu.cr1 = 0xfd913904
&pcie3->core_space.func[3].port_regs.iatu.cr2 = 0xfd913908
&pcie3->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfd91390c
&pcie3->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfd913910
&pcie3->core_space.func[3].port_regs.iatu.limit_addr = 0xfd913914
&pcie3->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfd913918
&pcie3->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfd91391c
&pcie3->core_space.func[3].port_regs.iatu.cr3 = 0xfd913920
&pcie4->axi.ctrl.global = 0xfd920000
&pcie4->axi.ctrl.master_bctl = 0xfd920008
&pcie4->axi.ctrl.master_rctl = 0xfd92000c
&pcie4->axi.ctrl.master_ctl = 0xfd920010
&pcie4->axi.ctrl.master_arctl = 0xfd920014
&pcie4->axi.ctrl.master_awctl = 0xfd920018
&pcie4->axi.ctrl.slave_rctl = 0xfd92001c
&pcie4->axi.ctrl.slv_wctl = 0xfd920020
&pcie4->axi.ctrl.slv_ctl = 0xfd920024
&pcie4->axi.ctrl.dbi_ctl = 0xfd920028
&pcie4->axi.ctrl.tgtid_mask = 0xfd92002c
&pcie4->axi.ob_ctrl.cfg_target_bus = 0xfd920030
&pcie4->axi.ob_ctrl.cfg_control = 0xfd920034
&pcie4->axi.ob_ctrl.io_start_l = 0xfd920038
&pcie4->axi.ob_ctrl.io_start_h = 0xfd92003c
&pcie4->axi.ob_ctrl.io_limit_l = 0xfd920040
&pcie4->axi.ob_ctrl.io_limit_h = 0xfd920044
&pcie4->axi.ob_ctrl.aw_msg_start_l = 0xfd920048
&pcie4->axi.ob_ctrl.aw_msg_start_h = 0xfd92004c
&pcie4->axi.ob_ctrl.aw_msg_limit_l = 0xfd920050
&pcie4->axi.ob_ctrl.aw_msg_limit_h = 0xfd920054
&pcie4->axi.ob_ctrl.ar_msg_start_l = 0xfd920058
&pcie4->axi.ob_ctrl.ar_msg_start_h = 0xfd92005c
&pcie4->axi.ob_ctrl.ar_msg_limit_l = 0xfd920060
&pcie4->axi.ob_ctrl.ar_msg_limit_h = 0xfd920064
&pcie4->axi.ob_ctrl.io_addr_mask_h = 0xfd920068
&pcie4->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfd92006c
&pcie4->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfd920070
&pcie4->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd920074
&pcie4->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd920078
&pcie4->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd92007c
&pcie4->axi.ob_ctrl.addr_size_replace = 0xfd920080
&pcie4->axi.msg.addr_high = 0xfd920090
&pcie4->axi.msg.addr_low = 0xfd920094
&pcie4->axi.msg.type = 0xfd920098
&pcie4->axi.pcie_status.debug = 0xfd92009c
&pcie4->axi.rd_parity.log_high = 0xfd9200a0
&pcie4->axi.rd_parity.log_low = 0xfd9200a4
&pcie4->axi.rd_cmpl.cmpl_log_high = 0xfd9200a8
&pcie4->axi.rd_cmpl.cmpl_log_low = 0xfd9200ac
&pcie4->axi.rd_to.to_log_high = 0xfd9200b0
&pcie4->axi.rd_to.to_log_low = 0xfd9200b4
&pcie4->axi.wr_cmpl.wr_cmpl_log_high = 0xfd9200b8
&pcie4->axi.wr_cmpl.wr_cmpl_log_low = 0xfd9200bc
&pcie4->axi.wr_to.wr_to_log_high = 0xfd9200c0
&pcie4->axi.wr_to.wr_to_log_low = 0xfd9200c4
&pcie4->axi.pcie_global.conf = 0xfd9200c8
&pcie4->axi.parity.en_axi = 0xfd9200d0
&pcie4->axi.parity.status_axi = 0xfd9200d4
&pcie4->axi.pos_logged.error_low = 0xfd9200d8
&pcie4->axi.pos_logged.error_high = 0xfd9200dc
&pcie4->axi.ordering.pos_cntl = 0xfd9200e0
&pcie4->axi.link_down.reset_extend = 0xfd9200e4
&pcie4->axi.pre_configuration.pcie_core_setup = 0xfd9200e8
&pcie4->axi.init_fc.cfg = 0xfd9200ec
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfd920100
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfd920104
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfd920108
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfd92010c
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfd920110
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfd920114
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfd920118
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfd92011c
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfd920120
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfd920124
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfd920128
&pcie4->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfd92012c
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfd920130
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfd920134
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfd920138
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfd92013c
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfd920140
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfd920144
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfd920148
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfd92014c
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfd920150
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfd920154
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfd920158
&pcie4->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfd92015c
&pcie4->axi.dbg_outstading_trans_axi.read_master_counter = 0xfd920160
&pcie4->axi.dbg_outstading_trans_axi.write_master_counter = 0xfd920164
&pcie4->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfd920168
&pcie4->axi.device_id.device_rev_id = 0xfd92016c
&pcie4->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfd920170
&pcie4->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfd920174
&pcie4->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfd920178
&pcie4->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfd92017c
&pcie4->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfd920180
&pcie4->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfd920184
&pcie4->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfd920188
&pcie4->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfd920190
&pcie4->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfd9201a0
&pcie4->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfd9201a4
&pcie4->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfd9201a8
&pcie4->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfd9201ac
&pcie4->axi.axi_attr_ovrd.pf_sel = 0xfd9201b0
&pcie4->axi.axi_attr_ovrd.mapsel = 0xfd9201b4
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfd9201c0
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfd9201c4
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfd9201c8
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfd9201cc
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfd9201d0
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfd9201d4
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfd9201d8
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfd9201dc
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfd9201e0
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfd9201e4
&pcie4->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfd9201e8
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfd920200
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfd920204
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfd920208
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfd92020c
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfd920210
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfd920214
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfd920218
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfd92021c
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfd920220
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfd920224
&pcie4->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfd920228
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfd920240
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfd920244
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfd920248
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfd92024c
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfd920250
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfd920254
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfd920258
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfd92025c
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfd920260
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfd920264
&pcie4->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfd920268
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfd920280
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfd920284
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfd920288
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfd92028c
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfd920290
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfd920294
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfd920298
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfd92029c
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfd9202a0
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfd9202a4
&pcie4->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfd9202a8
&pcie4->axi.status.lane0 = 0xfd9203c0
&pcie4->axi.status.lane1 = 0xfd9203c4
&pcie4->axi.status.lane2 = 0xfd9203c8
&pcie4->axi.status.lane3 = 0xfd9203cc
&pcie4->axi.status.lane4 = 0xfd9203d0
&pcie4->axi.status.lane5 = 0xfd9203d4
&pcie4->axi.status.lane6 = 0xfd9203d8
&pcie4->axi.status.lane7 = 0xfd9203dc
&pcie4->axi.status.lane8 = 0xfd9203e0
&pcie4->axi.status.lane9 = 0xfd9203e4
&pcie4->axi.status.lane10 = 0xfd9203e8
&pcie4->axi.status.lane11 = 0xfd9203ec
&pcie4->axi.status.lane12 = 0xfd9203f0
&pcie4->axi.status.lane13 = 0xfd9203f4
&pcie4->axi.status.lane14 = 0xfd9203f8
&pcie4->axi.status.lane15 = 0xfd9203fc
&pcie4->axi.status_high.lane0_high = 0xfd920400
&pcie4->axi.status_high.lane1_high = 0xfd920404
&pcie4->axi.status_high.lane2_high = 0xfd920408
&pcie4->axi.status_high.lane3_high = 0xfd92040c
&pcie4->axi.status_high.lane4_high = 0xfd920410
&pcie4->axi.status_high.lane5_high = 0xfd920414
&pcie4->axi.status_high.lane6_high = 0xfd920418
&pcie4->axi.status_high.lane7_high = 0xfd92041c
&pcie4->axi.status_high.lane8_high = 0xfd920420
&pcie4->axi.status_high.lane9_high = 0xfd920424
&pcie4->axi.status_high.lane10_high = 0xfd920428
&pcie4->axi.status_high.lane11_high = 0xfd92042c
&pcie4->axi.status_high.lane12_high = 0xfd920430
&pcie4->axi.status_high.lane13_high = 0xfd920434
&pcie4->axi.status_high.lane14_high = 0xfd920438
&pcie4->axi.status_high.lane15_high = 0xfd92043c
&pcie4->axi.conf.zero_lane0 = 0xfd920440
&pcie4->axi.conf.zero_lane1 = 0xfd920444
&pcie4->axi.conf.zero_lane2 = 0xfd920448
&pcie4->axi.conf.zero_lane3 = 0xfd92044c
&pcie4->axi.conf.zero_lane4 = 0xfd920450
&pcie4->axi.conf.zero_lane5 = 0xfd920454
&pcie4->axi.conf.zero_lane6 = 0xfd920458
&pcie4->axi.conf.zero_lane7 = 0xfd92045c
&pcie4->axi.conf.one_lane0 = 0xfd920460
&pcie4->axi.conf.one_lane1 = 0xfd920464
&pcie4->axi.conf.one_lane2 = 0xfd920468
&pcie4->axi.conf.one_lane3 = 0xfd92046c
&pcie4->axi.conf.one_lane4 = 0xfd920470
&pcie4->axi.conf.one_lane5 = 0xfd920474
&pcie4->axi.conf.one_lane6 = 0xfd920478
&pcie4->axi.conf.one_lane7 = 0xfd92047c
&pcie4->axi.conf.zero_lane8 = 0xfd920480
&pcie4->axi.conf.zero_lane9 = 0xfd920484
&pcie4->axi.conf.zero_lane10 = 0xfd920488
&pcie4->axi.conf.zero_lane11 = 0xfd92048c
&pcie4->axi.conf.zero_lane12 = 0xfd920490
&pcie4->axi.conf.zero_lane13 = 0xfd920494
&pcie4->axi.conf.zero_lane14 = 0xfd920498
&pcie4->axi.conf.zero_lane15 = 0xfd92049c
&pcie4->axi.conf.one_lane8 = 0xfd9204a0
&pcie4->axi.conf.one_lane9 = 0xfd9204a4
&pcie4->axi.conf.one_lane10 = 0xfd9204a8
&pcie4->axi.conf.one_lane11 = 0xfd9204ac
&pcie4->axi.conf.one_lane12 = 0xfd9204b0
&pcie4->axi.conf.one_lane13 = 0xfd9204b4
&pcie4->axi.conf.one_lane14 = 0xfd9204b8
&pcie4->axi.conf.one_lane15 = 0xfd9204bc
&pcie4->axi.conf_high.zero_lane0_high = 0xfd9204c0
&pcie4->axi.conf_high.zero_lane1_high = 0xfd9204c4
&pcie4->axi.conf_high.zero_lane2_high = 0xfd9204c8
&pcie4->axi.conf_high.zero_lane3_high = 0xfd9204cc
&pcie4->axi.conf_high.zero_lane4_high = 0xfd9204d0
&pcie4->axi.conf_high.zero_lane5_high = 0xfd9204d4
&pcie4->axi.conf_high.zero_lane6_high = 0xfd9204d8
&pcie4->axi.conf_high.zero_lane7_high = 0xfd9204dc
&pcie4->axi.conf_high.one_lane0_high = 0xfd9204e0
&pcie4->axi.conf_high.one_lane1_high = 0xfd9204e4
&pcie4->axi.conf_high.one_lane2_high = 0xfd9204e8
&pcie4->axi.conf_high.one_lane3_high = 0xfd9204ec
&pcie4->axi.conf_high.one_lane4_high = 0xfd9204f0
&pcie4->axi.conf_high.one_lane5_high = 0xfd9204f4
&pcie4->axi.conf_high.one_lane6_high = 0xfd9204f8
&pcie4->axi.conf_high.one_lane7_high = 0xfd9204fc
&pcie4->axi.conf_high.zero_lane8_high = 0xfd920500
&pcie4->axi.conf_high.zero_lane9_high = 0xfd920504
&pcie4->axi.conf_high.zero_lane10_high = 0xfd920508
&pcie4->axi.conf_high.zero_lane11_high = 0xfd92050c
&pcie4->axi.conf_high.zero_lane12_high = 0xfd920510
&pcie4->axi.conf_high.zero_lane13_high = 0xfd920514
&pcie4->axi.conf_high.zero_lane14_high = 0xfd920518
&pcie4->axi.conf_high.zero_lane15_high = 0xfd92051c
&pcie4->axi.conf_high.one_lane8_high = 0xfd920520
&pcie4->axi.conf_high.one_lane9_high = 0xfd920524
&pcie4->axi.conf_high.one_lane10_high = 0xfd920528
&pcie4->axi.conf_high.one_lane11_high = 0xfd92052c
&pcie4->axi.conf_high.one_lane12_high = 0xfd920530
&pcie4->axi.conf_high.one_lane13_high = 0xfd920534
&pcie4->axi.conf_high.one_lane14_high = 0xfd920538
&pcie4->axi.conf_high.one_lane15_high = 0xfd92053c
&pcie4->axi.cfg_pclk_generate.cntr_low = 0xfd920540
&pcie4->axi.cfg_pclk_generate.cntr_high = 0xfd920544
&pcie4->axi.cfg_pclk_generate_status.status_low = 0xfd920550
&pcie4->axi.msg_attr_axuser_table.entry_vec = 0xfd920560
&pcie4->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfd920568
&pcie4->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfd92056c
&pcie4->axi.cfg_outbound_rd_len.len_shaper = 0xfd920570
&pcie4->axi.mstr_pos.flush = 0xfd920580
&pcie4->axi.mstr_attr_map.ctrl0 = 0xfd920590
&pcie4->axi.mstr_attr_map.ctrl1 = 0xfd920594
&pcie4->axi.mstr_cfgtable[0].entry = 0xfd920600
&pcie4->axi.mstr_cfgtable[1].entry = 0xfd920604
&pcie4->axi.mstr_cfgtable[2].entry = 0xfd920608
&pcie4->axi.mstr_cfgtable[3].entry = 0xfd92060c
&pcie4->axi.mstr_cfgtable[4].entry = 0xfd920610
&pcie4->axi.mstr_cfgtable[5].entry = 0xfd920614
&pcie4->axi.mstr_cfgtable[6].entry = 0xfd920618
&pcie4->axi.mstr_cfgtable[7].entry = 0xfd92061c
&pcie4->axi.mstr_cfgtable[8].entry = 0xfd920620
&pcie4->axi.mstr_cfgtable[9].entry = 0xfd920624
&pcie4->axi.mstr_cfgtable[10].entry = 0xfd920628
&pcie4->axi.mstr_cfgtable[11].entry = 0xfd92062c
&pcie4->axi.mstr_cfgtable[12].entry = 0xfd920630
&pcie4->axi.mstr_cfgtable[13].entry = 0xfd920634
&pcie4->axi.mstr_cfgtable[14].entry = 0xfd920638
&pcie4->axi.mstr_cfgtable[15].entry = 0xfd92063c
&pcie4->axi.mstr_cfgtable[16].entry = 0xfd920640
&pcie4->axi.mstr_cfgtable[17].entry = 0xfd920644
&pcie4->axi.mstr_cfgtable[18].entry = 0xfd920648
&pcie4->axi.mstr_cfgtable[19].entry = 0xfd92064c
&pcie4->axi.mstr_cfgtable[20].entry = 0xfd920650
&pcie4->axi.mstr_cfgtable[21].entry = 0xfd920654
&pcie4->axi.mstr_cfgtable[22].entry = 0xfd920658
&pcie4->axi.mstr_cfgtable[23].entry = 0xfd92065c
&pcie4->axi.mstr_cfgtable[24].entry = 0xfd920660
&pcie4->axi.mstr_cfgtable[25].entry = 0xfd920664
&pcie4->axi.mstr_cfgtable[26].entry = 0xfd920668
&pcie4->axi.mstr_cfgtable[27].entry = 0xfd92066c
&pcie4->axi.mstr_cfgtable[28].entry = 0xfd920670
&pcie4->axi.mstr_cfgtable[29].entry = 0xfd920674
&pcie4->axi.mstr_cfgtable[30].entry = 0xfd920678
&pcie4->axi.mstr_cfgtable[31].entry = 0xfd92067c
&pcie4->axi.int_grp_a.cause = 0xfd920800
&pcie4->axi.int_grp_a.cause_set = 0xfd920808
&pcie4->axi.int_grp_a.mask = 0xfd920810
&pcie4->axi.int_grp_a.mask_clear = 0xfd920818
&pcie4->axi.int_grp_a.status = 0xfd920820
&pcie4->axi.int_grp_a.control = 0xfd920828
&pcie4->axi.int_grp_a.abort_mask = 0xfd920830
&pcie4->axi.int_grp_a.log_mask = 0xfd920838
&pcie4->axi.int_grp_b.cause = 0xfd920840
&pcie4->axi.int_grp_b.cause_set = 0xfd920848
&pcie4->axi.int_grp_b.mask = 0xfd920850
&pcie4->axi.int_grp_b.mask_clear = 0xfd920858
&pcie4->axi.int_grp_b.status = 0xfd920860
&pcie4->axi.int_grp_b.control = 0xfd920868
&pcie4->axi.int_grp_b.abort_mask = 0xfd920870
&pcie4->axi.int_grp_b.log_mask = 0xfd920878
&pcie4->app.global_ctrl.port_init = 0xfd922000
&pcie4->app.global_ctrl.port_status = 0xfd922004
&pcie4->app.global_ctrl.pm_control = 0xfd922008
&pcie4->app.global_ctrl.pended_corr_err_sts_int = 0xfd92200c
&pcie4->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd922010
&pcie4->app.global_ctrl.sris_kp_counter_value = 0xfd922014
&pcie4->app.debug.info_0 = 0xfd922080
&pcie4->app.debug.info_1 = 0xfd922084
&pcie4->app.debug.info_2 = 0xfd922088
&pcie4->app.debug.info_3 = 0xfd92208c
&pcie4->app.ob_ven_msg.control = 0xfd922090
&pcie4->app.ob_ven_msg.param_1 = 0xfd922094
&pcie4->app.ob_ven_msg.param_2 = 0xfd922098
&pcie4->app.ob_ven_msg.data_high = 0xfd92209c
&pcie4->app.ob_ven_msg.data_low = 0xfd9220a4
&pcie4->app.ap_user_send_msg.req_info = 0xfd9220a8
&pcie4->app.ap_user_send_msg.ack_info = 0xfd9220ac
&pcie4->app.link_down.reset_delay = 0xfd922228
&pcie4->app.ctrl_gen.features = 0xfd922230
&pcie4->app.parity.en_core = 0xfd922234
&pcie4->app.parity.status_core = 0xfd922238
&pcie4->app.last_wr.cfg_addr = 0xfd92223c
&pcie4->app.atu.in_mask_pair[0] = 0xfd922240
&pcie4->app.atu.in_mask_pair[1] = 0xfd922244
&pcie4->app.atu.in_mask_pair[2] = 0xfd922248
&pcie4->app.atu.in_mask_pair[3] = 0xfd92224c
&pcie4->app.atu.in_mask_pair[4] = 0xfd922250
&pcie4->app.atu.in_mask_pair[5] = 0xfd922254
&pcie4->app.atu.in_mask_pair[6] = 0xfd922258
&pcie4->app.atu.in_mask_pair[7] = 0xfd92225c
&pcie4->app.atu.in_mask_pair[8] = 0xfd922260
&pcie4->app.atu.in_mask_pair[9] = 0xfd922264
&pcie4->app.atu.in_mask_pair[10] = 0xfd922268
&pcie4->app.atu.in_mask_pair[11] = 0xfd92226c
&pcie4->app.atu.in_mask_pair[12] = 0xfd922270
&pcie4->app.atu.in_mask_pair[13] = 0xfd922274
&pcie4->app.atu.in_mask_pair[14] = 0xfd922278
&pcie4->app.atu.in_mask_pair[15] = 0xfd92227c
&pcie4->app.atu.out_mask_pair[0] = 0xfd922280
&pcie4->app.atu.out_mask_pair[1] = 0xfd922284
&pcie4->app.atu.out_mask_pair[2] = 0xfd922288
&pcie4->app.atu.out_mask_pair[3] = 0xfd92228c
&pcie4->app.atu.out_mask_pair[4] = 0xfd922290
&pcie4->app.atu.out_mask_pair[5] = 0xfd922294
&pcie4->app.atu.out_mask_pair[6] = 0xfd922298
&pcie4->app.atu.out_mask_pair[7] = 0xfd92229c
&pcie4->app.atu.reg_out_mask = 0xfd9222a0
&pcie4->app.cfg_func_ext.cfg = 0xfd9222e0
&pcie4->app.app_hdr_interface_send.app_hdr_31_0 = 0xfd9222e4
&pcie4->app.app_hdr_interface_send.app_hdr_63_32 = 0xfd9222e8
&pcie4->app.app_hdr_interface_send.app_hdr_95_64 = 0xfd9222ec
&pcie4->app.app_hdr_interface_send.app_hdr_127_96 = 0xfd9222f0
&pcie4->app.app_hdr_interface_send.app_err_bus = 0xfd9222f4
&pcie4->app.app_hdr_interface_send.app_func_num_advisory = 0xfd9222f8
&pcie4->app.app_hdr_interface_send.app_hdr_cmd = 0xfd9222fc
&pcie4->app.diag_command.diag_ctrl = 0xfd922300
&pcie4->app.soc_int_per_func[0].status_0 = 0xfd922310
&pcie4->app.soc_int_per_func[0].status_1 = 0xfd922314
&pcie4->app.soc_int_per_func[0].status_2 = 0xfd922318
&pcie4->app.soc_int_per_func[0].status_3 = 0xfd92231c
&pcie4->app.soc_int_per_func[0].status_4 = 0xfd922320
&pcie4->app.soc_int_per_func[0].status_5 = 0xfd922324
&pcie4->app.soc_int_per_func[0].status_6 = 0xfd922328
&pcie4->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfd92232c
&pcie4->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfd922330
&pcie4->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfd922334
&pcie4->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfd922338
&pcie4->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfd92233c
&pcie4->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfd922340
&pcie4->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfd922344
&pcie4->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfd922348
&pcie4->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfd92234c
&pcie4->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfd922350
&pcie4->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfd922354
&pcie4->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfd922358
&pcie4->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfd92235c
&pcie4->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfd922360
&pcie4->app.soc_int_per_func[0].msi_leg_cntl = 0xfd922364
&pcie4->app.soc_int_per_func[1].status_0 = 0xfd922370
&pcie4->app.soc_int_per_func[1].status_1 = 0xfd922374
&pcie4->app.soc_int_per_func[1].status_2 = 0xfd922378
&pcie4->app.soc_int_per_func[1].status_3 = 0xfd92237c
&pcie4->app.soc_int_per_func[1].status_4 = 0xfd922380
&pcie4->app.soc_int_per_func[1].status_5 = 0xfd922384
&pcie4->app.soc_int_per_func[1].status_6 = 0xfd922388
&pcie4->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfd92238c
&pcie4->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfd922390
&pcie4->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfd922394
&pcie4->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfd922398
&pcie4->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfd92239c
&pcie4->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfd9223a0
&pcie4->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfd9223a4
&pcie4->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfd9223a8
&pcie4->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfd9223ac
&pcie4->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfd9223b0
&pcie4->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfd9223b4
&pcie4->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfd9223b8
&pcie4->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfd9223bc
&pcie4->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfd9223c0
&pcie4->app.soc_int_per_func[1].msi_leg_cntl = 0xfd9223c4
&pcie4->app.soc_int_per_func[2].status_0 = 0xfd9223d0
&pcie4->app.soc_int_per_func[2].status_1 = 0xfd9223d4
&pcie4->app.soc_int_per_func[2].status_2 = 0xfd9223d8
&pcie4->app.soc_int_per_func[2].status_3 = 0xfd9223dc
&pcie4->app.soc_int_per_func[2].status_4 = 0xfd9223e0
&pcie4->app.soc_int_per_func[2].status_5 = 0xfd9223e4
&pcie4->app.soc_int_per_func[2].status_6 = 0xfd9223e8
&pcie4->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfd9223ec
&pcie4->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfd9223f0
&pcie4->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfd9223f4
&pcie4->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfd9223f8
&pcie4->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfd9223fc
&pcie4->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfd922400
&pcie4->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfd922404
&pcie4->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfd922408
&pcie4->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfd92240c
&pcie4->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfd922410
&pcie4->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfd922414
&pcie4->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfd922418
&pcie4->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfd92241c
&pcie4->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfd922420
&pcie4->app.soc_int_per_func[2].msi_leg_cntl = 0xfd922424
&pcie4->app.soc_int_per_func[3].status_0 = 0xfd922430
&pcie4->app.soc_int_per_func[3].status_1 = 0xfd922434
&pcie4->app.soc_int_per_func[3].status_2 = 0xfd922438
&pcie4->app.soc_int_per_func[3].status_3 = 0xfd92243c
&pcie4->app.soc_int_per_func[3].status_4 = 0xfd922440
&pcie4->app.soc_int_per_func[3].status_5 = 0xfd922444
&pcie4->app.soc_int_per_func[3].status_6 = 0xfd922448
&pcie4->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfd92244c
&pcie4->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfd922450
&pcie4->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfd922454
&pcie4->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfd922458
&pcie4->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfd92245c
&pcie4->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfd922460
&pcie4->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfd922464
&pcie4->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfd922468
&pcie4->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfd92246c
&pcie4->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfd922470
&pcie4->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfd922474
&pcie4->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfd922478
&pcie4->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfd92247c
&pcie4->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfd922480
&pcie4->app.soc_int_per_func[3].msi_leg_cntl = 0xfd922484
&pcie4->app.events_gen_per_func[0].events_gen = 0xfd922490
&pcie4->app.events_gen_per_func[1].events_gen = 0xfd922494
&pcie4->app.events_gen_per_func[2].events_gen = 0xfd922498
&pcie4->app.events_gen_per_func[3].events_gen = 0xfd92249c
&pcie4->app.pm_state_per_func[0].pm_state_per_func = 0xfd9224b0
&pcie4->app.pm_state_per_func[1].pm_state_per_func = 0xfd9224b4
&pcie4->app.pm_state_per_func[2].pm_state_per_func = 0xfd9224b8
&pcie4->app.pm_state_per_func[3].pm_state_per_func = 0xfd9224bc
&pcie4->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfd922500
&pcie4->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfd922504
&pcie4->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfd922508
&pcie4->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfd92250c
&pcie4->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfd922510
&pcie4->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfd922514
&pcie4->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfd922518
&pcie4->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfd92251c
&pcie4->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfd922520
&pcie4->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfd922524
&pcie4->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfd922528
&pcie4->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfd92252c
&pcie4->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfd922530
&pcie4->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfd922534
&pcie4->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfd922538
&pcie4->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfd92253c
&pcie4->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfd922540
&pcie4->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfd922544
&pcie4->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfd922548
&pcie4->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfd92254c
&pcie4->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfd922550
&pcie4->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfd922554
&pcie4->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfd922558
&pcie4->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfd92255c
&pcie4->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfd922560
&pcie4->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfd922564
&pcie4->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfd922568
&pcie4->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfd92256c
&pcie4->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfd922570
&pcie4->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfd922574
&pcie4->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfd922578
&pcie4->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfd92257c
&pcie4->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfd922580
&pcie4->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfd922584
&pcie4->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfd922588
&pcie4->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfd92258c
&pcie4->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfd922590
&pcie4->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfd922594
&pcie4->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfd922598
&pcie4->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfd92259c
&pcie4->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfd9225a0
&pcie4->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfd9225a4
&pcie4->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfd9225b0
&pcie4->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfd9225b4
&pcie4->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfd9225b8
&pcie4->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfd9225bc
&pcie4->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfd9225c0
&pcie4->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfd9225c4
&pcie4->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfd9225c8
&pcie4->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfd9225cc
&pcie4->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfd9225d0
&pcie4->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfd9225d4
&pcie4->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfd9225d8
&pcie4->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfd9225dc
&pcie4->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfd9225e0
&pcie4->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfd9225e4
&pcie4->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfd9225e8
&pcie4->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfd9225ec
&pcie4->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfd9225f0
&pcie4->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfd9225f4
&pcie4->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfd9225f8
&pcie4->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfd9225fc
&pcie4->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfd922600
&pcie4->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfd922604
&pcie4->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfd922608
&pcie4->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfd92260c
&pcie4->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfd922610
&pcie4->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfd922614
&pcie4->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfd922618
&pcie4->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfd92261c
&pcie4->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfd922620
&pcie4->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfd922624
&pcie4->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfd922628
&pcie4->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfd92262c
&pcie4->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfd922630
&pcie4->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfd922634
&pcie4->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfd922638
&pcie4->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfd92263c
&pcie4->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfd922640
&pcie4->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfd922644
&pcie4->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfd922648
&pcie4->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfd92264c
&pcie4->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfd922650
&pcie4->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfd922654
&pcie4->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfd922660
&pcie4->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfd922664
&pcie4->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfd922668
&pcie4->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfd92266c
&pcie4->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfd922670
&pcie4->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfd922674
&pcie4->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfd922678
&pcie4->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfd92267c
&pcie4->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfd922680
&pcie4->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfd922684
&pcie4->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfd922688
&pcie4->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfd92268c
&pcie4->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfd922690
&pcie4->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfd922694
&pcie4->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfd922698
&pcie4->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfd92269c
&pcie4->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfd9226a0
&pcie4->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfd9226a4
&pcie4->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfd9226a8
&pcie4->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfd9226ac
&pcie4->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfd9226b0
&pcie4->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfd9226b4
&pcie4->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfd9226b8
&pcie4->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfd9226bc
&pcie4->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfd9226c0
&pcie4->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfd9226c4
&pcie4->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfd9226c8
&pcie4->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfd9226cc
&pcie4->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfd9226d0
&pcie4->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfd9226d4
&pcie4->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfd9226d8
&pcie4->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfd9226dc
&pcie4->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfd9226e0
&pcie4->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfd9226e4
&pcie4->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfd9226e8
&pcie4->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfd9226ec
&pcie4->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfd9226f0
&pcie4->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfd9226f4
&pcie4->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfd9226f8
&pcie4->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfd9226fc
&pcie4->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfd922700
&pcie4->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfd922704
&pcie4->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfd922710
&pcie4->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfd922714
&pcie4->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfd922718
&pcie4->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfd92271c
&pcie4->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfd922720
&pcie4->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfd922724
&pcie4->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfd922728
&pcie4->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfd92272c
&pcie4->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfd922730
&pcie4->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfd922734
&pcie4->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfd922738
&pcie4->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfd92273c
&pcie4->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfd922740
&pcie4->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfd922744
&pcie4->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfd922748
&pcie4->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfd92274c
&pcie4->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfd922750
&pcie4->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfd922754
&pcie4->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfd922758
&pcie4->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfd92275c
&pcie4->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfd922760
&pcie4->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfd922764
&pcie4->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfd922768
&pcie4->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfd92276c
&pcie4->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfd922770
&pcie4->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfd922774
&pcie4->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfd922778
&pcie4->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfd92277c
&pcie4->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfd922780
&pcie4->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfd922784
&pcie4->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfd922788
&pcie4->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfd92278c
&pcie4->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfd922790
&pcie4->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfd922794
&pcie4->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfd922798
&pcie4->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfd92279c
&pcie4->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfd9227a0
&pcie4->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfd9227a4
&pcie4->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfd9227a8
&pcie4->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfd9227ac
&pcie4->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfd9227b0
&pcie4->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfd9227b4
&pcie4->app.ap_err[0].hdr_log = 0xfd922ac0
&pcie4->app.ap_err[1].hdr_log = 0xfd922ac4
&pcie4->app.ap_err[2].hdr_log = 0xfd922ac8
&pcie4->app.ap_err[3].hdr_log = 0xfd922acc
&pcie4->app.ap_err[4].hdr_log = 0xfd922ad0
&pcie4->app.status_per_func[0].status_per_func = 0xfd922b00
&pcie4->app.status_per_func[1].status_per_func = 0xfd922b04
&pcie4->app.status_per_func[2].status_per_func = 0xfd922b08
&pcie4->app.status_per_func[3].status_per_func = 0xfd922b0c
&pcie4->app.cfg_rxstandby.ext_cntl_0 = 0xfd922c00
&pcie4->app.cfg_rxstandby.ext_cntl_1 = 0xfd922c04
&pcie4->app.cfg_rxstandby.ext_cntl_2 = 0xfd922c08
&pcie4->app.cfg_rxstandby.ext_cntl_3 = 0xfd922c0c
&pcie4->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfd922c10
&pcie4->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfd922c14
&pcie4->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfd922c18
&pcie4->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfd922c1c
&pcie4->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfd922c20
&pcie4->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfd922c24
&pcie4->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfd922c28
&pcie4->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfd922c2c
&pcie4->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfd922c30
&pcie4->app.cfg_rmlh_startblock_star.startblock_star = 0xfd922c34
&pcie4->app.cfg_rxstandby_control.core_rxstandby_control = 0xfd922c38
&pcie4->app.int_grp_a.cause = 0xfd923000
&pcie4->app.int_grp_a.cause_set = 0xfd923008
&pcie4->app.int_grp_a.mask = 0xfd923010
&pcie4->app.int_grp_a.mask_clear = 0xfd923018
&pcie4->app.int_grp_a.status = 0xfd923020
&pcie4->app.int_grp_a.control = 0xfd923028
&pcie4->app.int_grp_a.abort_mask = 0xfd923030
&pcie4->app.int_grp_a.log_mask = 0xfd923038
&pcie4->app.int_grp_b.cause = 0xfd923040
&pcie4->app.int_grp_b.cause_set = 0xfd923048
&pcie4->app.int_grp_b.mask = 0xfd923050
&pcie4->app.int_grp_b.mask_clear = 0xfd923058
&pcie4->app.int_grp_b.status = 0xfd923060
&pcie4->app.int_grp_b.control = 0xfd923068
&pcie4->app.int_grp_b.abort_mask = 0xfd923070
&pcie4->app.int_grp_b.log_mask = 0xfd923078
&pcie4->app.int_grp_c.cause = 0xfd923080
&pcie4->app.int_grp_c.cause_set = 0xfd923088
&pcie4->app.int_grp_c.mask = 0xfd923090
&pcie4->app.int_grp_c.mask_clear = 0xfd923098
&pcie4->app.int_grp_c.status = 0xfd9230a0
&pcie4->app.int_grp_c.control = 0xfd9230a8
&pcie4->app.int_grp_c.abort_mask = 0xfd9230b0
&pcie4->app.int_grp_c.log_mask = 0xfd9230b8
&pcie4->app.int_grp_d.cause = 0xfd9230c0
&pcie4->app.int_grp_d.cause_set = 0xfd9230c8
&pcie4->app.int_grp_d.mask = 0xfd9230d0
&pcie4->app.int_grp_d.mask_clear = 0xfd9230d8
&pcie4->app.int_grp_d.status = 0xfd9230e0
&pcie4->app.int_grp_d.control = 0xfd9230e8
&pcie4->app.int_grp_d.abort_mask = 0xfd9230f0
&pcie4->app.int_grp_d.log_mask = 0xfd9230f8
&pcie4->core_space.func[0].pcie_pm_cap_base = 0xfd930040
&pcie4->core_space.func[0].pcie_cap_base = 0xfd930070
&pcie4->core_space.func[0].pcie_dev_cap_base = 0xfd930074
&pcie4->core_space.func[0].pcie_dev_ctrl_status = 0xfd930078
&pcie4->core_space.func[0].pcie_link_cap_base = 0xfd93007c
&pcie4->core_space.func[0].pcie_link_ctrl_status = 0xfd930080
&pcie4->core_space.func[0].msix_cap_base = 0xfd9300b0
&pcie4->core_space.func[0].aer.header = 0xfd930100
&pcie4->core_space.func[0].aer.uncorr_err_stat = 0xfd930104
&pcie4->core_space.func[0].aer.uncorr_err_mask = 0xfd930108
&pcie4->core_space.func[0].aer.uncorr_err_severity = 0xfd93010c
&pcie4->core_space.func[0].aer.corr_err_stat = 0xfd930110
&pcie4->core_space.func[0].aer.corr_err_mask = 0xfd930114
&pcie4->core_space.func[0].aer.cap_and_ctrl = 0xfd930118
&pcie4->core_space.func[0].aer.header_log[0] = 0xfd93011c
&pcie4->core_space.func[0].aer.header_log[1] = 0xfd930120
&pcie4->core_space.func[0].aer.header_log[2] = 0xfd930124
&pcie4->core_space.func[0].aer.header_log[3] = 0xfd930128
&pcie4->core_space.func[0].aer.root_err_cmd = 0xfd93012c
&pcie4->core_space.func[0].aer.root_err_stat = 0xfd930130
&pcie4->core_space.func[0].aer.err_src_id = 0xfd930134
&pcie4->core_space.func[0].pcie_sec_ext_cap_base = 0xfd930158
&pcie4->core_space.func[0].tph_cap_base = 0xfd930178
&pcie4->core_space.func[0].tph_cap_base_x16 = 0xfd930188
&pcie4->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfd930700
&pcie4->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfd93070c
&pcie4->core_space.func[0].port_regs.port_link_ctrl = 0xfd930710
&pcie4->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfd930718
&pcie4->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfd93071c
&pcie4->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfd930748
&pcie4->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd93074c
&pcie4->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfd930750
&pcie4->core_space.func[0].port_regs.gen2_ctrl = 0xfd93080c
&pcie4->core_space.func[0].port_regs.gen3_ctrl = 0xfd930890
&pcie4->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfd930894
&pcie4->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfd930898
&pcie4->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfd93089c
&pcie4->core_space.func[0].port_regs.gen3_eq_status = 0xfd9308a4
&pcie4->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfd9308a8
&pcie4->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9308ac
&pcie4->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfd9308b8
&pcie4->core_space.func[0].port_regs.rd_only_wr_en = 0xfd9308bc
&pcie4->core_space.func[0].port_regs.axi_slave_err_resp = 0xfd9308d0
&pcie4->core_space.func[0].port_regs.iatu.index = 0xfd930900
&pcie4->core_space.func[0].port_regs.iatu.cr1 = 0xfd930904
&pcie4->core_space.func[0].port_regs.iatu.cr2 = 0xfd930908
&pcie4->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfd93090c
&pcie4->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfd930910
&pcie4->core_space.func[0].port_regs.iatu.limit_addr = 0xfd930914
&pcie4->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfd930918
&pcie4->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfd93091c
&pcie4->core_space.func[0].port_regs.iatu.cr3 = 0xfd930920
&pcie4->core_space.func[1].pcie_pm_cap_base = 0xfd931040
&pcie4->core_space.func[1].pcie_cap_base = 0xfd931070
&pcie4->core_space.func[1].pcie_dev_cap_base = 0xfd931074
&pcie4->core_space.func[1].pcie_dev_ctrl_status = 0xfd931078
&pcie4->core_space.func[1].pcie_link_cap_base = 0xfd93107c
&pcie4->core_space.func[1].pcie_link_ctrl_status = 0xfd931080
&pcie4->core_space.func[1].msix_cap_base = 0xfd9310b0
&pcie4->core_space.func[1].aer.header = 0xfd931100
&pcie4->core_space.func[1].aer.uncorr_err_stat = 0xfd931104
&pcie4->core_space.func[1].aer.uncorr_err_mask = 0xfd931108
&pcie4->core_space.func[1].aer.uncorr_err_severity = 0xfd93110c
&pcie4->core_space.func[1].aer.corr_err_stat = 0xfd931110
&pcie4->core_space.func[1].aer.corr_err_mask = 0xfd931114
&pcie4->core_space.func[1].aer.cap_and_ctrl = 0xfd931118
&pcie4->core_space.func[1].aer.header_log[0] = 0xfd93111c
&pcie4->core_space.func[1].aer.header_log[1] = 0xfd931120
&pcie4->core_space.func[1].aer.header_log[2] = 0xfd931124
&pcie4->core_space.func[1].aer.header_log[3] = 0xfd931128
&pcie4->core_space.func[1].aer.root_err_cmd = 0xfd93112c
&pcie4->core_space.func[1].aer.root_err_stat = 0xfd931130
&pcie4->core_space.func[1].aer.err_src_id = 0xfd931134
&pcie4->core_space.func[1].pcie_sec_ext_cap_base = 0xfd931158
&pcie4->core_space.func[1].tph_cap_base = 0xfd931178
&pcie4->core_space.func[1].tph_cap_base_x16 = 0xfd931188
&pcie4->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfd931700
&pcie4->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfd93170c
&pcie4->core_space.func[1].port_regs.port_link_ctrl = 0xfd931710
&pcie4->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfd931718
&pcie4->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfd93171c
&pcie4->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfd931748
&pcie4->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd93174c
&pcie4->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfd931750
&pcie4->core_space.func[1].port_regs.gen2_ctrl = 0xfd93180c
&pcie4->core_space.func[1].port_regs.gen3_ctrl = 0xfd931890
&pcie4->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfd931894
&pcie4->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfd931898
&pcie4->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfd93189c
&pcie4->core_space.func[1].port_regs.gen3_eq_status = 0xfd9318a4
&pcie4->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfd9318a8
&pcie4->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9318ac
&pcie4->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfd9318b8
&pcie4->core_space.func[1].port_regs.rd_only_wr_en = 0xfd9318bc
&pcie4->core_space.func[1].port_regs.axi_slave_err_resp = 0xfd9318d0
&pcie4->core_space.func[1].port_regs.iatu.index = 0xfd931900
&pcie4->core_space.func[1].port_regs.iatu.cr1 = 0xfd931904
&pcie4->core_space.func[1].port_regs.iatu.cr2 = 0xfd931908
&pcie4->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfd93190c
&pcie4->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfd931910
&pcie4->core_space.func[1].port_regs.iatu.limit_addr = 0xfd931914
&pcie4->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfd931918
&pcie4->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfd93191c
&pcie4->core_space.func[1].port_regs.iatu.cr3 = 0xfd931920
&pcie4->core_space.func[2].pcie_pm_cap_base = 0xfd932040
&pcie4->core_space.func[2].pcie_cap_base = 0xfd932070
&pcie4->core_space.func[2].pcie_dev_cap_base = 0xfd932074
&pcie4->core_space.func[2].pcie_dev_ctrl_status = 0xfd932078
&pcie4->core_space.func[2].pcie_link_cap_base = 0xfd93207c
&pcie4->core_space.func[2].pcie_link_ctrl_status = 0xfd932080
&pcie4->core_space.func[2].msix_cap_base = 0xfd9320b0
&pcie4->core_space.func[2].aer.header = 0xfd932100
&pcie4->core_space.func[2].aer.uncorr_err_stat = 0xfd932104
&pcie4->core_space.func[2].aer.uncorr_err_mask = 0xfd932108
&pcie4->core_space.func[2].aer.uncorr_err_severity = 0xfd93210c
&pcie4->core_space.func[2].aer.corr_err_stat = 0xfd932110
&pcie4->core_space.func[2].aer.corr_err_mask = 0xfd932114
&pcie4->core_space.func[2].aer.cap_and_ctrl = 0xfd932118
&pcie4->core_space.func[2].aer.header_log[0] = 0xfd93211c
&pcie4->core_space.func[2].aer.header_log[1] = 0xfd932120
&pcie4->core_space.func[2].aer.header_log[2] = 0xfd932124
&pcie4->core_space.func[2].aer.header_log[3] = 0xfd932128
&pcie4->core_space.func[2].aer.root_err_cmd = 0xfd93212c
&pcie4->core_space.func[2].aer.root_err_stat = 0xfd932130
&pcie4->core_space.func[2].aer.err_src_id = 0xfd932134
&pcie4->core_space.func[2].pcie_sec_ext_cap_base = 0xfd932158
&pcie4->core_space.func[2].tph_cap_base = 0xfd932178
&pcie4->core_space.func[2].tph_cap_base_x16 = 0xfd932188
&pcie4->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfd932700
&pcie4->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfd93270c
&pcie4->core_space.func[2].port_regs.port_link_ctrl = 0xfd932710
&pcie4->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfd932718
&pcie4->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfd93271c
&pcie4->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfd932748
&pcie4->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd93274c
&pcie4->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfd932750
&pcie4->core_space.func[2].port_regs.gen2_ctrl = 0xfd93280c
&pcie4->core_space.func[2].port_regs.gen3_ctrl = 0xfd932890
&pcie4->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfd932894
&pcie4->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfd932898
&pcie4->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfd93289c
&pcie4->core_space.func[2].port_regs.gen3_eq_status = 0xfd9328a4
&pcie4->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfd9328a8
&pcie4->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9328ac
&pcie4->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfd9328b8
&pcie4->core_space.func[2].port_regs.rd_only_wr_en = 0xfd9328bc
&pcie4->core_space.func[2].port_regs.axi_slave_err_resp = 0xfd9328d0
&pcie4->core_space.func[2].port_regs.iatu.index = 0xfd932900
&pcie4->core_space.func[2].port_regs.iatu.cr1 = 0xfd932904
&pcie4->core_space.func[2].port_regs.iatu.cr2 = 0xfd932908
&pcie4->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfd93290c
&pcie4->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfd932910
&pcie4->core_space.func[2].port_regs.iatu.limit_addr = 0xfd932914
&pcie4->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfd932918
&pcie4->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfd93291c
&pcie4->core_space.func[2].port_regs.iatu.cr3 = 0xfd932920
&pcie4->core_space.func[3].pcie_pm_cap_base = 0xfd933040
&pcie4->core_space.func[3].pcie_cap_base = 0xfd933070
&pcie4->core_space.func[3].pcie_dev_cap_base = 0xfd933074
&pcie4->core_space.func[3].pcie_dev_ctrl_status = 0xfd933078
&pcie4->core_space.func[3].pcie_link_cap_base = 0xfd93307c
&pcie4->core_space.func[3].pcie_link_ctrl_status = 0xfd933080
&pcie4->core_space.func[3].msix_cap_base = 0xfd9330b0
&pcie4->core_space.func[3].aer.header = 0xfd933100
&pcie4->core_space.func[3].aer.uncorr_err_stat = 0xfd933104
&pcie4->core_space.func[3].aer.uncorr_err_mask = 0xfd933108
&pcie4->core_space.func[3].aer.uncorr_err_severity = 0xfd93310c
&pcie4->core_space.func[3].aer.corr_err_stat = 0xfd933110
&pcie4->core_space.func[3].aer.corr_err_mask = 0xfd933114
&pcie4->core_space.func[3].aer.cap_and_ctrl = 0xfd933118
&pcie4->core_space.func[3].aer.header_log[0] = 0xfd93311c
&pcie4->core_space.func[3].aer.header_log[1] = 0xfd933120
&pcie4->core_space.func[3].aer.header_log[2] = 0xfd933124
&pcie4->core_space.func[3].aer.header_log[3] = 0xfd933128
&pcie4->core_space.func[3].aer.root_err_cmd = 0xfd93312c
&pcie4->core_space.func[3].aer.root_err_stat = 0xfd933130
&pcie4->core_space.func[3].aer.err_src_id = 0xfd933134
&pcie4->core_space.func[3].pcie_sec_ext_cap_base = 0xfd933158
&pcie4->core_space.func[3].tph_cap_base = 0xfd933178
&pcie4->core_space.func[3].tph_cap_base_x16 = 0xfd933188
&pcie4->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfd933700
&pcie4->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfd93370c
&pcie4->core_space.func[3].port_regs.port_link_ctrl = 0xfd933710
&pcie4->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfd933718
&pcie4->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfd93371c
&pcie4->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfd933748
&pcie4->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd93374c
&pcie4->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfd933750
&pcie4->core_space.func[3].port_regs.gen2_ctrl = 0xfd93380c
&pcie4->core_space.func[3].port_regs.gen3_ctrl = 0xfd933890
&pcie4->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfd933894
&pcie4->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfd933898
&pcie4->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfd93389c
&pcie4->core_space.func[3].port_regs.gen3_eq_status = 0xfd9338a4
&pcie4->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfd9338a8
&pcie4->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9338ac
&pcie4->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfd9338b8
&pcie4->core_space.func[3].port_regs.rd_only_wr_en = 0xfd9338bc
&pcie4->core_space.func[3].port_regs.axi_slave_err_resp = 0xfd9338d0
&pcie4->core_space.func[3].port_regs.iatu.index = 0xfd933900
&pcie4->core_space.func[3].port_regs.iatu.cr1 = 0xfd933904
&pcie4->core_space.func[3].port_regs.iatu.cr2 = 0xfd933908
&pcie4->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfd93390c
&pcie4->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfd933910
&pcie4->core_space.func[3].port_regs.iatu.limit_addr = 0xfd933914
&pcie4->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfd933918
&pcie4->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfd93391c
&pcie4->core_space.func[3].port_regs.iatu.cr3 = 0xfd933920
&pcie5->axi.ctrl.global = 0xfd940000
&pcie5->axi.ctrl.master_bctl = 0xfd940008
&pcie5->axi.ctrl.master_rctl = 0xfd94000c
&pcie5->axi.ctrl.master_ctl = 0xfd940010
&pcie5->axi.ctrl.master_arctl = 0xfd940014
&pcie5->axi.ctrl.master_awctl = 0xfd940018
&pcie5->axi.ctrl.slave_rctl = 0xfd94001c
&pcie5->axi.ctrl.slv_wctl = 0xfd940020
&pcie5->axi.ctrl.slv_ctl = 0xfd940024
&pcie5->axi.ctrl.dbi_ctl = 0xfd940028
&pcie5->axi.ctrl.tgtid_mask = 0xfd94002c
&pcie5->axi.ob_ctrl.cfg_target_bus = 0xfd940030
&pcie5->axi.ob_ctrl.cfg_control = 0xfd940034
&pcie5->axi.ob_ctrl.io_start_l = 0xfd940038
&pcie5->axi.ob_ctrl.io_start_h = 0xfd94003c
&pcie5->axi.ob_ctrl.io_limit_l = 0xfd940040
&pcie5->axi.ob_ctrl.io_limit_h = 0xfd940044
&pcie5->axi.ob_ctrl.aw_msg_start_l = 0xfd940048
&pcie5->axi.ob_ctrl.aw_msg_start_h = 0xfd94004c
&pcie5->axi.ob_ctrl.aw_msg_limit_l = 0xfd940050
&pcie5->axi.ob_ctrl.aw_msg_limit_h = 0xfd940054
&pcie5->axi.ob_ctrl.ar_msg_start_l = 0xfd940058
&pcie5->axi.ob_ctrl.ar_msg_start_h = 0xfd94005c
&pcie5->axi.ob_ctrl.ar_msg_limit_l = 0xfd940060
&pcie5->axi.ob_ctrl.ar_msg_limit_h = 0xfd940064
&pcie5->axi.ob_ctrl.io_addr_mask_h = 0xfd940068
&pcie5->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfd94006c
&pcie5->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfd940070
&pcie5->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd940074
&pcie5->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd940078
&pcie5->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd94007c
&pcie5->axi.ob_ctrl.addr_size_replace = 0xfd940080
&pcie5->axi.msg.addr_high = 0xfd940090
&pcie5->axi.msg.addr_low = 0xfd940094
&pcie5->axi.msg.type = 0xfd940098
&pcie5->axi.pcie_status.debug = 0xfd94009c
&pcie5->axi.rd_parity.log_high = 0xfd9400a0
&pcie5->axi.rd_parity.log_low = 0xfd9400a4
&pcie5->axi.rd_cmpl.cmpl_log_high = 0xfd9400a8
&pcie5->axi.rd_cmpl.cmpl_log_low = 0xfd9400ac
&pcie5->axi.rd_to.to_log_high = 0xfd9400b0
&pcie5->axi.rd_to.to_log_low = 0xfd9400b4
&pcie5->axi.wr_cmpl.wr_cmpl_log_high = 0xfd9400b8
&pcie5->axi.wr_cmpl.wr_cmpl_log_low = 0xfd9400bc
&pcie5->axi.wr_to.wr_to_log_high = 0xfd9400c0
&pcie5->axi.wr_to.wr_to_log_low = 0xfd9400c4
&pcie5->axi.pcie_global.conf = 0xfd9400c8
&pcie5->axi.parity.en_axi = 0xfd9400d0
&pcie5->axi.parity.status_axi = 0xfd9400d4
&pcie5->axi.pos_logged.error_low = 0xfd9400d8
&pcie5->axi.pos_logged.error_high = 0xfd9400dc
&pcie5->axi.ordering.pos_cntl = 0xfd9400e0
&pcie5->axi.link_down.reset_extend = 0xfd9400e4
&pcie5->axi.pre_configuration.pcie_core_setup = 0xfd9400e8
&pcie5->axi.init_fc.cfg = 0xfd9400ec
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfd940100
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfd940104
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfd940108
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfd94010c
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfd940110
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfd940114
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfd940118
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfd94011c
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfd940120
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfd940124
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfd940128
&pcie5->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfd94012c
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfd940130
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfd940134
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfd940138
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfd94013c
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfd940140
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfd940144
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfd940148
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfd94014c
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfd940150
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfd940154
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfd940158
&pcie5->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfd94015c
&pcie5->axi.dbg_outstading_trans_axi.read_master_counter = 0xfd940160
&pcie5->axi.dbg_outstading_trans_axi.write_master_counter = 0xfd940164
&pcie5->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfd940168
&pcie5->axi.device_id.device_rev_id = 0xfd94016c
&pcie5->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfd940170
&pcie5->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfd940174
&pcie5->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfd940178
&pcie5->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfd94017c
&pcie5->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfd940180
&pcie5->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfd940184
&pcie5->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfd940188
&pcie5->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfd940190
&pcie5->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfd9401a0
&pcie5->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfd9401a4
&pcie5->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfd9401a8
&pcie5->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfd9401ac
&pcie5->axi.axi_attr_ovrd.pf_sel = 0xfd9401b0
&pcie5->axi.axi_attr_ovrd.mapsel = 0xfd9401b4
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfd9401c0
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfd9401c4
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfd9401c8
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfd9401cc
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfd9401d0
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfd9401d4
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfd9401d8
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfd9401dc
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfd9401e0
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfd9401e4
&pcie5->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfd9401e8
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfd940200
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfd940204
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfd940208
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfd94020c
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfd940210
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfd940214
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfd940218
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfd94021c
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfd940220
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfd940224
&pcie5->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfd940228
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfd940240
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfd940244
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfd940248
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfd94024c
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfd940250
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfd940254
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfd940258
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfd94025c
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfd940260
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfd940264
&pcie5->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfd940268
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfd940280
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfd940284
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfd940288
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfd94028c
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfd940290
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfd940294
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfd940298
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfd94029c
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfd9402a0
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfd9402a4
&pcie5->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfd9402a8
&pcie5->axi.status.lane0 = 0xfd9403c0
&pcie5->axi.status.lane1 = 0xfd9403c4
&pcie5->axi.status.lane2 = 0xfd9403c8
&pcie5->axi.status.lane3 = 0xfd9403cc
&pcie5->axi.status.lane4 = 0xfd9403d0
&pcie5->axi.status.lane5 = 0xfd9403d4
&pcie5->axi.status.lane6 = 0xfd9403d8
&pcie5->axi.status.lane7 = 0xfd9403dc
&pcie5->axi.status.lane8 = 0xfd9403e0
&pcie5->axi.status.lane9 = 0xfd9403e4
&pcie5->axi.status.lane10 = 0xfd9403e8
&pcie5->axi.status.lane11 = 0xfd9403ec
&pcie5->axi.status.lane12 = 0xfd9403f0
&pcie5->axi.status.lane13 = 0xfd9403f4
&pcie5->axi.status.lane14 = 0xfd9403f8
&pcie5->axi.status.lane15 = 0xfd9403fc
&pcie5->axi.status_high.lane0_high = 0xfd940400
&pcie5->axi.status_high.lane1_high = 0xfd940404
&pcie5->axi.status_high.lane2_high = 0xfd940408
&pcie5->axi.status_high.lane3_high = 0xfd94040c
&pcie5->axi.status_high.lane4_high = 0xfd940410
&pcie5->axi.status_high.lane5_high = 0xfd940414
&pcie5->axi.status_high.lane6_high = 0xfd940418
&pcie5->axi.status_high.lane7_high = 0xfd94041c
&pcie5->axi.status_high.lane8_high = 0xfd940420
&pcie5->axi.status_high.lane9_high = 0xfd940424
&pcie5->axi.status_high.lane10_high = 0xfd940428
&pcie5->axi.status_high.lane11_high = 0xfd94042c
&pcie5->axi.status_high.lane12_high = 0xfd940430
&pcie5->axi.status_high.lane13_high = 0xfd940434
&pcie5->axi.status_high.lane14_high = 0xfd940438
&pcie5->axi.status_high.lane15_high = 0xfd94043c
&pcie5->axi.conf.zero_lane0 = 0xfd940440
&pcie5->axi.conf.zero_lane1 = 0xfd940444
&pcie5->axi.conf.zero_lane2 = 0xfd940448
&pcie5->axi.conf.zero_lane3 = 0xfd94044c
&pcie5->axi.conf.zero_lane4 = 0xfd940450
&pcie5->axi.conf.zero_lane5 = 0xfd940454
&pcie5->axi.conf.zero_lane6 = 0xfd940458
&pcie5->axi.conf.zero_lane7 = 0xfd94045c
&pcie5->axi.conf.one_lane0 = 0xfd940460
&pcie5->axi.conf.one_lane1 = 0xfd940464
&pcie5->axi.conf.one_lane2 = 0xfd940468
&pcie5->axi.conf.one_lane3 = 0xfd94046c
&pcie5->axi.conf.one_lane4 = 0xfd940470
&pcie5->axi.conf.one_lane5 = 0xfd940474
&pcie5->axi.conf.one_lane6 = 0xfd940478
&pcie5->axi.conf.one_lane7 = 0xfd94047c
&pcie5->axi.conf.zero_lane8 = 0xfd940480
&pcie5->axi.conf.zero_lane9 = 0xfd940484
&pcie5->axi.conf.zero_lane10 = 0xfd940488
&pcie5->axi.conf.zero_lane11 = 0xfd94048c
&pcie5->axi.conf.zero_lane12 = 0xfd940490
&pcie5->axi.conf.zero_lane13 = 0xfd940494
&pcie5->axi.conf.zero_lane14 = 0xfd940498
&pcie5->axi.conf.zero_lane15 = 0xfd94049c
&pcie5->axi.conf.one_lane8 = 0xfd9404a0
&pcie5->axi.conf.one_lane9 = 0xfd9404a4
&pcie5->axi.conf.one_lane10 = 0xfd9404a8
&pcie5->axi.conf.one_lane11 = 0xfd9404ac
&pcie5->axi.conf.one_lane12 = 0xfd9404b0
&pcie5->axi.conf.one_lane13 = 0xfd9404b4
&pcie5->axi.conf.one_lane14 = 0xfd9404b8
&pcie5->axi.conf.one_lane15 = 0xfd9404bc
&pcie5->axi.conf_high.zero_lane0_high = 0xfd9404c0
&pcie5->axi.conf_high.zero_lane1_high = 0xfd9404c4
&pcie5->axi.conf_high.zero_lane2_high = 0xfd9404c8
&pcie5->axi.conf_high.zero_lane3_high = 0xfd9404cc
&pcie5->axi.conf_high.zero_lane4_high = 0xfd9404d0
&pcie5->axi.conf_high.zero_lane5_high = 0xfd9404d4
&pcie5->axi.conf_high.zero_lane6_high = 0xfd9404d8
&pcie5->axi.conf_high.zero_lane7_high = 0xfd9404dc
&pcie5->axi.conf_high.one_lane0_high = 0xfd9404e0
&pcie5->axi.conf_high.one_lane1_high = 0xfd9404e4
&pcie5->axi.conf_high.one_lane2_high = 0xfd9404e8
&pcie5->axi.conf_high.one_lane3_high = 0xfd9404ec
&pcie5->axi.conf_high.one_lane4_high = 0xfd9404f0
&pcie5->axi.conf_high.one_lane5_high = 0xfd9404f4
&pcie5->axi.conf_high.one_lane6_high = 0xfd9404f8
&pcie5->axi.conf_high.one_lane7_high = 0xfd9404fc
&pcie5->axi.conf_high.zero_lane8_high = 0xfd940500
&pcie5->axi.conf_high.zero_lane9_high = 0xfd940504
&pcie5->axi.conf_high.zero_lane10_high = 0xfd940508
&pcie5->axi.conf_high.zero_lane11_high = 0xfd94050c
&pcie5->axi.conf_high.zero_lane12_high = 0xfd940510
&pcie5->axi.conf_high.zero_lane13_high = 0xfd940514
&pcie5->axi.conf_high.zero_lane14_high = 0xfd940518
&pcie5->axi.conf_high.zero_lane15_high = 0xfd94051c
&pcie5->axi.conf_high.one_lane8_high = 0xfd940520
&pcie5->axi.conf_high.one_lane9_high = 0xfd940524
&pcie5->axi.conf_high.one_lane10_high = 0xfd940528
&pcie5->axi.conf_high.one_lane11_high = 0xfd94052c
&pcie5->axi.conf_high.one_lane12_high = 0xfd940530
&pcie5->axi.conf_high.one_lane13_high = 0xfd940534
&pcie5->axi.conf_high.one_lane14_high = 0xfd940538
&pcie5->axi.conf_high.one_lane15_high = 0xfd94053c
&pcie5->axi.cfg_pclk_generate.cntr_low = 0xfd940540
&pcie5->axi.cfg_pclk_generate.cntr_high = 0xfd940544
&pcie5->axi.cfg_pclk_generate_status.status_low = 0xfd940550
&pcie5->axi.msg_attr_axuser_table.entry_vec = 0xfd940560
&pcie5->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfd940568
&pcie5->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfd94056c
&pcie5->axi.cfg_outbound_rd_len.len_shaper = 0xfd940570
&pcie5->axi.mstr_pos.flush = 0xfd940580
&pcie5->axi.mstr_attr_map.ctrl0 = 0xfd940590
&pcie5->axi.mstr_attr_map.ctrl1 = 0xfd940594
&pcie5->axi.mstr_cfgtable[0].entry = 0xfd940600
&pcie5->axi.mstr_cfgtable[1].entry = 0xfd940604
&pcie5->axi.mstr_cfgtable[2].entry = 0xfd940608
&pcie5->axi.mstr_cfgtable[3].entry = 0xfd94060c
&pcie5->axi.mstr_cfgtable[4].entry = 0xfd940610
&pcie5->axi.mstr_cfgtable[5].entry = 0xfd940614
&pcie5->axi.mstr_cfgtable[6].entry = 0xfd940618
&pcie5->axi.mstr_cfgtable[7].entry = 0xfd94061c
&pcie5->axi.mstr_cfgtable[8].entry = 0xfd940620
&pcie5->axi.mstr_cfgtable[9].entry = 0xfd940624
&pcie5->axi.mstr_cfgtable[10].entry = 0xfd940628
&pcie5->axi.mstr_cfgtable[11].entry = 0xfd94062c
&pcie5->axi.mstr_cfgtable[12].entry = 0xfd940630
&pcie5->axi.mstr_cfgtable[13].entry = 0xfd940634
&pcie5->axi.mstr_cfgtable[14].entry = 0xfd940638
&pcie5->axi.mstr_cfgtable[15].entry = 0xfd94063c
&pcie5->axi.mstr_cfgtable[16].entry = 0xfd940640
&pcie5->axi.mstr_cfgtable[17].entry = 0xfd940644
&pcie5->axi.mstr_cfgtable[18].entry = 0xfd940648
&pcie5->axi.mstr_cfgtable[19].entry = 0xfd94064c
&pcie5->axi.mstr_cfgtable[20].entry = 0xfd940650
&pcie5->axi.mstr_cfgtable[21].entry = 0xfd940654
&pcie5->axi.mstr_cfgtable[22].entry = 0xfd940658
&pcie5->axi.mstr_cfgtable[23].entry = 0xfd94065c
&pcie5->axi.mstr_cfgtable[24].entry = 0xfd940660
&pcie5->axi.mstr_cfgtable[25].entry = 0xfd940664
&pcie5->axi.mstr_cfgtable[26].entry = 0xfd940668
&pcie5->axi.mstr_cfgtable[27].entry = 0xfd94066c
&pcie5->axi.mstr_cfgtable[28].entry = 0xfd940670
&pcie5->axi.mstr_cfgtable[29].entry = 0xfd940674
&pcie5->axi.mstr_cfgtable[30].entry = 0xfd940678
&pcie5->axi.mstr_cfgtable[31].entry = 0xfd94067c
&pcie5->axi.int_grp_a.cause = 0xfd940800
&pcie5->axi.int_grp_a.cause_set = 0xfd940808
&pcie5->axi.int_grp_a.mask = 0xfd940810
&pcie5->axi.int_grp_a.mask_clear = 0xfd940818
&pcie5->axi.int_grp_a.status = 0xfd940820
&pcie5->axi.int_grp_a.control = 0xfd940828
&pcie5->axi.int_grp_a.abort_mask = 0xfd940830
&pcie5->axi.int_grp_a.log_mask = 0xfd940838
&pcie5->axi.int_grp_b.cause = 0xfd940840
&pcie5->axi.int_grp_b.cause_set = 0xfd940848
&pcie5->axi.int_grp_b.mask = 0xfd940850
&pcie5->axi.int_grp_b.mask_clear = 0xfd940858
&pcie5->axi.int_grp_b.status = 0xfd940860
&pcie5->axi.int_grp_b.control = 0xfd940868
&pcie5->axi.int_grp_b.abort_mask = 0xfd940870
&pcie5->axi.int_grp_b.log_mask = 0xfd940878
&pcie5->app.global_ctrl.port_init = 0xfd942000
&pcie5->app.global_ctrl.port_status = 0xfd942004
&pcie5->app.global_ctrl.pm_control = 0xfd942008
&pcie5->app.global_ctrl.pended_corr_err_sts_int = 0xfd94200c
&pcie5->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd942010
&pcie5->app.global_ctrl.sris_kp_counter_value = 0xfd942014
&pcie5->app.debug.info_0 = 0xfd942080
&pcie5->app.debug.info_1 = 0xfd942084
&pcie5->app.debug.info_2 = 0xfd942088
&pcie5->app.debug.info_3 = 0xfd94208c
&pcie5->app.ob_ven_msg.control = 0xfd942090
&pcie5->app.ob_ven_msg.param_1 = 0xfd942094
&pcie5->app.ob_ven_msg.param_2 = 0xfd942098
&pcie5->app.ob_ven_msg.data_high = 0xfd94209c
&pcie5->app.ob_ven_msg.data_low = 0xfd9420a4
&pcie5->app.ap_user_send_msg.req_info = 0xfd9420a8
&pcie5->app.ap_user_send_msg.ack_info = 0xfd9420ac
&pcie5->app.link_down.reset_delay = 0xfd942228
&pcie5->app.ctrl_gen.features = 0xfd942230
&pcie5->app.parity.en_core = 0xfd942234
&pcie5->app.parity.status_core = 0xfd942238
&pcie5->app.last_wr.cfg_addr = 0xfd94223c
&pcie5->app.atu.in_mask_pair[0] = 0xfd942240
&pcie5->app.atu.in_mask_pair[1] = 0xfd942244
&pcie5->app.atu.in_mask_pair[2] = 0xfd942248
&pcie5->app.atu.in_mask_pair[3] = 0xfd94224c
&pcie5->app.atu.in_mask_pair[4] = 0xfd942250
&pcie5->app.atu.in_mask_pair[5] = 0xfd942254
&pcie5->app.atu.in_mask_pair[6] = 0xfd942258
&pcie5->app.atu.in_mask_pair[7] = 0xfd94225c
&pcie5->app.atu.in_mask_pair[8] = 0xfd942260
&pcie5->app.atu.in_mask_pair[9] = 0xfd942264
&pcie5->app.atu.in_mask_pair[10] = 0xfd942268
&pcie5->app.atu.in_mask_pair[11] = 0xfd94226c
&pcie5->app.atu.in_mask_pair[12] = 0xfd942270
&pcie5->app.atu.in_mask_pair[13] = 0xfd942274
&pcie5->app.atu.in_mask_pair[14] = 0xfd942278
&pcie5->app.atu.in_mask_pair[15] = 0xfd94227c
&pcie5->app.atu.out_mask_pair[0] = 0xfd942280
&pcie5->app.atu.out_mask_pair[1] = 0xfd942284
&pcie5->app.atu.out_mask_pair[2] = 0xfd942288
&pcie5->app.atu.out_mask_pair[3] = 0xfd94228c
&pcie5->app.atu.out_mask_pair[4] = 0xfd942290
&pcie5->app.atu.out_mask_pair[5] = 0xfd942294
&pcie5->app.atu.out_mask_pair[6] = 0xfd942298
&pcie5->app.atu.out_mask_pair[7] = 0xfd94229c
&pcie5->app.atu.reg_out_mask = 0xfd9422a0
&pcie5->app.cfg_func_ext.cfg = 0xfd9422e0
&pcie5->app.app_hdr_interface_send.app_hdr_31_0 = 0xfd9422e4
&pcie5->app.app_hdr_interface_send.app_hdr_63_32 = 0xfd9422e8
&pcie5->app.app_hdr_interface_send.app_hdr_95_64 = 0xfd9422ec
&pcie5->app.app_hdr_interface_send.app_hdr_127_96 = 0xfd9422f0
&pcie5->app.app_hdr_interface_send.app_err_bus = 0xfd9422f4
&pcie5->app.app_hdr_interface_send.app_func_num_advisory = 0xfd9422f8
&pcie5->app.app_hdr_interface_send.app_hdr_cmd = 0xfd9422fc
&pcie5->app.diag_command.diag_ctrl = 0xfd942300
&pcie5->app.soc_int_per_func[0].status_0 = 0xfd942310
&pcie5->app.soc_int_per_func[0].status_1 = 0xfd942314
&pcie5->app.soc_int_per_func[0].status_2 = 0xfd942318
&pcie5->app.soc_int_per_func[0].status_3 = 0xfd94231c
&pcie5->app.soc_int_per_func[0].status_4 = 0xfd942320
&pcie5->app.soc_int_per_func[0].status_5 = 0xfd942324
&pcie5->app.soc_int_per_func[0].status_6 = 0xfd942328
&pcie5->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfd94232c
&pcie5->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfd942330
&pcie5->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfd942334
&pcie5->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfd942338
&pcie5->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfd94233c
&pcie5->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfd942340
&pcie5->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfd942344
&pcie5->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfd942348
&pcie5->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfd94234c
&pcie5->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfd942350
&pcie5->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfd942354
&pcie5->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfd942358
&pcie5->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfd94235c
&pcie5->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfd942360
&pcie5->app.soc_int_per_func[0].msi_leg_cntl = 0xfd942364
&pcie5->app.soc_int_per_func[1].status_0 = 0xfd942370
&pcie5->app.soc_int_per_func[1].status_1 = 0xfd942374
&pcie5->app.soc_int_per_func[1].status_2 = 0xfd942378
&pcie5->app.soc_int_per_func[1].status_3 = 0xfd94237c
&pcie5->app.soc_int_per_func[1].status_4 = 0xfd942380
&pcie5->app.soc_int_per_func[1].status_5 = 0xfd942384
&pcie5->app.soc_int_per_func[1].status_6 = 0xfd942388
&pcie5->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfd94238c
&pcie5->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfd942390
&pcie5->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfd942394
&pcie5->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfd942398
&pcie5->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfd94239c
&pcie5->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfd9423a0
&pcie5->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfd9423a4
&pcie5->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfd9423a8
&pcie5->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfd9423ac
&pcie5->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfd9423b0
&pcie5->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfd9423b4
&pcie5->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfd9423b8
&pcie5->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfd9423bc
&pcie5->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfd9423c0
&pcie5->app.soc_int_per_func[1].msi_leg_cntl = 0xfd9423c4
&pcie5->app.soc_int_per_func[2].status_0 = 0xfd9423d0
&pcie5->app.soc_int_per_func[2].status_1 = 0xfd9423d4
&pcie5->app.soc_int_per_func[2].status_2 = 0xfd9423d8
&pcie5->app.soc_int_per_func[2].status_3 = 0xfd9423dc
&pcie5->app.soc_int_per_func[2].status_4 = 0xfd9423e0
&pcie5->app.soc_int_per_func[2].status_5 = 0xfd9423e4
&pcie5->app.soc_int_per_func[2].status_6 = 0xfd9423e8
&pcie5->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfd9423ec
&pcie5->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfd9423f0
&pcie5->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfd9423f4
&pcie5->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfd9423f8
&pcie5->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfd9423fc
&pcie5->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfd942400
&pcie5->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfd942404
&pcie5->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfd942408
&pcie5->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfd94240c
&pcie5->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfd942410
&pcie5->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfd942414
&pcie5->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfd942418
&pcie5->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfd94241c
&pcie5->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfd942420
&pcie5->app.soc_int_per_func[2].msi_leg_cntl = 0xfd942424
&pcie5->app.soc_int_per_func[3].status_0 = 0xfd942430
&pcie5->app.soc_int_per_func[3].status_1 = 0xfd942434
&pcie5->app.soc_int_per_func[3].status_2 = 0xfd942438
&pcie5->app.soc_int_per_func[3].status_3 = 0xfd94243c
&pcie5->app.soc_int_per_func[3].status_4 = 0xfd942440
&pcie5->app.soc_int_per_func[3].status_5 = 0xfd942444
&pcie5->app.soc_int_per_func[3].status_6 = 0xfd942448
&pcie5->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfd94244c
&pcie5->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfd942450
&pcie5->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfd942454
&pcie5->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfd942458
&pcie5->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfd94245c
&pcie5->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfd942460
&pcie5->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfd942464
&pcie5->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfd942468
&pcie5->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfd94246c
&pcie5->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfd942470
&pcie5->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfd942474
&pcie5->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfd942478
&pcie5->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfd94247c
&pcie5->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfd942480
&pcie5->app.soc_int_per_func[3].msi_leg_cntl = 0xfd942484
&pcie5->app.events_gen_per_func[0].events_gen = 0xfd942490
&pcie5->app.events_gen_per_func[1].events_gen = 0xfd942494
&pcie5->app.events_gen_per_func[2].events_gen = 0xfd942498
&pcie5->app.events_gen_per_func[3].events_gen = 0xfd94249c
&pcie5->app.pm_state_per_func[0].pm_state_per_func = 0xfd9424b0
&pcie5->app.pm_state_per_func[1].pm_state_per_func = 0xfd9424b4
&pcie5->app.pm_state_per_func[2].pm_state_per_func = 0xfd9424b8
&pcie5->app.pm_state_per_func[3].pm_state_per_func = 0xfd9424bc
&pcie5->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfd942500
&pcie5->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfd942504
&pcie5->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfd942508
&pcie5->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfd94250c
&pcie5->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfd942510
&pcie5->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfd942514
&pcie5->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfd942518
&pcie5->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfd94251c
&pcie5->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfd942520
&pcie5->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfd942524
&pcie5->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfd942528
&pcie5->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfd94252c
&pcie5->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfd942530
&pcie5->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfd942534
&pcie5->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfd942538
&pcie5->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfd94253c
&pcie5->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfd942540
&pcie5->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfd942544
&pcie5->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfd942548
&pcie5->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfd94254c
&pcie5->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfd942550
&pcie5->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfd942554
&pcie5->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfd942558
&pcie5->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfd94255c
&pcie5->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfd942560
&pcie5->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfd942564
&pcie5->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfd942568
&pcie5->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfd94256c
&pcie5->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfd942570
&pcie5->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfd942574
&pcie5->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfd942578
&pcie5->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfd94257c
&pcie5->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfd942580
&pcie5->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfd942584
&pcie5->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfd942588
&pcie5->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfd94258c
&pcie5->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfd942590
&pcie5->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfd942594
&pcie5->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfd942598
&pcie5->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfd94259c
&pcie5->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfd9425a0
&pcie5->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfd9425a4
&pcie5->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfd9425b0
&pcie5->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfd9425b4
&pcie5->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfd9425b8
&pcie5->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfd9425bc
&pcie5->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfd9425c0
&pcie5->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfd9425c4
&pcie5->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfd9425c8
&pcie5->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfd9425cc
&pcie5->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfd9425d0
&pcie5->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfd9425d4
&pcie5->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfd9425d8
&pcie5->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfd9425dc
&pcie5->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfd9425e0
&pcie5->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfd9425e4
&pcie5->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfd9425e8
&pcie5->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfd9425ec
&pcie5->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfd9425f0
&pcie5->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfd9425f4
&pcie5->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfd9425f8
&pcie5->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfd9425fc
&pcie5->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfd942600
&pcie5->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfd942604
&pcie5->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfd942608
&pcie5->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfd94260c
&pcie5->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfd942610
&pcie5->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfd942614
&pcie5->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfd942618
&pcie5->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfd94261c
&pcie5->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfd942620
&pcie5->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfd942624
&pcie5->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfd942628
&pcie5->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfd94262c
&pcie5->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfd942630
&pcie5->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfd942634
&pcie5->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfd942638
&pcie5->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfd94263c
&pcie5->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfd942640
&pcie5->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfd942644
&pcie5->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfd942648
&pcie5->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfd94264c
&pcie5->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfd942650
&pcie5->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfd942654
&pcie5->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfd942660
&pcie5->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfd942664
&pcie5->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfd942668
&pcie5->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfd94266c
&pcie5->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfd942670
&pcie5->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfd942674
&pcie5->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfd942678
&pcie5->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfd94267c
&pcie5->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfd942680
&pcie5->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfd942684
&pcie5->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfd942688
&pcie5->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfd94268c
&pcie5->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfd942690
&pcie5->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfd942694
&pcie5->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfd942698
&pcie5->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfd94269c
&pcie5->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfd9426a0
&pcie5->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfd9426a4
&pcie5->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfd9426a8
&pcie5->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfd9426ac
&pcie5->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfd9426b0
&pcie5->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfd9426b4
&pcie5->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfd9426b8
&pcie5->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfd9426bc
&pcie5->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfd9426c0
&pcie5->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfd9426c4
&pcie5->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfd9426c8
&pcie5->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfd9426cc
&pcie5->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfd9426d0
&pcie5->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfd9426d4
&pcie5->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfd9426d8
&pcie5->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfd9426dc
&pcie5->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfd9426e0
&pcie5->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfd9426e4
&pcie5->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfd9426e8
&pcie5->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfd9426ec
&pcie5->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfd9426f0
&pcie5->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfd9426f4
&pcie5->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfd9426f8
&pcie5->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfd9426fc
&pcie5->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfd942700
&pcie5->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfd942704
&pcie5->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfd942710
&pcie5->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfd942714
&pcie5->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfd942718
&pcie5->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfd94271c
&pcie5->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfd942720
&pcie5->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfd942724
&pcie5->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfd942728
&pcie5->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfd94272c
&pcie5->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfd942730
&pcie5->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfd942734
&pcie5->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfd942738
&pcie5->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfd94273c
&pcie5->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfd942740
&pcie5->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfd942744
&pcie5->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfd942748
&pcie5->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfd94274c
&pcie5->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfd942750
&pcie5->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfd942754
&pcie5->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfd942758
&pcie5->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfd94275c
&pcie5->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfd942760
&pcie5->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfd942764
&pcie5->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfd942768
&pcie5->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfd94276c
&pcie5->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfd942770
&pcie5->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfd942774
&pcie5->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfd942778
&pcie5->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfd94277c
&pcie5->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfd942780
&pcie5->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfd942784
&pcie5->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfd942788
&pcie5->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfd94278c
&pcie5->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfd942790
&pcie5->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfd942794
&pcie5->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfd942798
&pcie5->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfd94279c
&pcie5->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfd9427a0
&pcie5->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfd9427a4
&pcie5->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfd9427a8
&pcie5->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfd9427ac
&pcie5->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfd9427b0
&pcie5->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfd9427b4
&pcie5->app.ap_err[0].hdr_log = 0xfd942ac0
&pcie5->app.ap_err[1].hdr_log = 0xfd942ac4
&pcie5->app.ap_err[2].hdr_log = 0xfd942ac8
&pcie5->app.ap_err[3].hdr_log = 0xfd942acc
&pcie5->app.ap_err[4].hdr_log = 0xfd942ad0
&pcie5->app.status_per_func[0].status_per_func = 0xfd942b00
&pcie5->app.status_per_func[1].status_per_func = 0xfd942b04
&pcie5->app.status_per_func[2].status_per_func = 0xfd942b08
&pcie5->app.status_per_func[3].status_per_func = 0xfd942b0c
&pcie5->app.cfg_rxstandby.ext_cntl_0 = 0xfd942c00
&pcie5->app.cfg_rxstandby.ext_cntl_1 = 0xfd942c04
&pcie5->app.cfg_rxstandby.ext_cntl_2 = 0xfd942c08
&pcie5->app.cfg_rxstandby.ext_cntl_3 = 0xfd942c0c
&pcie5->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfd942c10
&pcie5->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfd942c14
&pcie5->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfd942c18
&pcie5->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfd942c1c
&pcie5->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfd942c20
&pcie5->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfd942c24
&pcie5->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfd942c28
&pcie5->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfd942c2c
&pcie5->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfd942c30
&pcie5->app.cfg_rmlh_startblock_star.startblock_star = 0xfd942c34
&pcie5->app.cfg_rxstandby_control.core_rxstandby_control = 0xfd942c38
&pcie5->app.int_grp_a.cause = 0xfd943000
&pcie5->app.int_grp_a.cause_set = 0xfd943008
&pcie5->app.int_grp_a.mask = 0xfd943010
&pcie5->app.int_grp_a.mask_clear = 0xfd943018
&pcie5->app.int_grp_a.status = 0xfd943020
&pcie5->app.int_grp_a.control = 0xfd943028
&pcie5->app.int_grp_a.abort_mask = 0xfd943030
&pcie5->app.int_grp_a.log_mask = 0xfd943038
&pcie5->app.int_grp_b.cause = 0xfd943040
&pcie5->app.int_grp_b.cause_set = 0xfd943048
&pcie5->app.int_grp_b.mask = 0xfd943050
&pcie5->app.int_grp_b.mask_clear = 0xfd943058
&pcie5->app.int_grp_b.status = 0xfd943060
&pcie5->app.int_grp_b.control = 0xfd943068
&pcie5->app.int_grp_b.abort_mask = 0xfd943070
&pcie5->app.int_grp_b.log_mask = 0xfd943078
&pcie5->app.int_grp_c.cause = 0xfd943080
&pcie5->app.int_grp_c.cause_set = 0xfd943088
&pcie5->app.int_grp_c.mask = 0xfd943090
&pcie5->app.int_grp_c.mask_clear = 0xfd943098
&pcie5->app.int_grp_c.status = 0xfd9430a0
&pcie5->app.int_grp_c.control = 0xfd9430a8
&pcie5->app.int_grp_c.abort_mask = 0xfd9430b0
&pcie5->app.int_grp_c.log_mask = 0xfd9430b8
&pcie5->app.int_grp_d.cause = 0xfd9430c0
&pcie5->app.int_grp_d.cause_set = 0xfd9430c8
&pcie5->app.int_grp_d.mask = 0xfd9430d0
&pcie5->app.int_grp_d.mask_clear = 0xfd9430d8
&pcie5->app.int_grp_d.status = 0xfd9430e0
&pcie5->app.int_grp_d.control = 0xfd9430e8
&pcie5->app.int_grp_d.abort_mask = 0xfd9430f0
&pcie5->app.int_grp_d.log_mask = 0xfd9430f8
&pcie5->core_space.func[0].pcie_pm_cap_base = 0xfd950040
&pcie5->core_space.func[0].pcie_cap_base = 0xfd950070
&pcie5->core_space.func[0].pcie_dev_cap_base = 0xfd950074
&pcie5->core_space.func[0].pcie_dev_ctrl_status = 0xfd950078
&pcie5->core_space.func[0].pcie_link_cap_base = 0xfd95007c
&pcie5->core_space.func[0].pcie_link_ctrl_status = 0xfd950080
&pcie5->core_space.func[0].msix_cap_base = 0xfd9500b0
&pcie5->core_space.func[0].aer.header = 0xfd950100
&pcie5->core_space.func[0].aer.uncorr_err_stat = 0xfd950104
&pcie5->core_space.func[0].aer.uncorr_err_mask = 0xfd950108
&pcie5->core_space.func[0].aer.uncorr_err_severity = 0xfd95010c
&pcie5->core_space.func[0].aer.corr_err_stat = 0xfd950110
&pcie5->core_space.func[0].aer.corr_err_mask = 0xfd950114
&pcie5->core_space.func[0].aer.cap_and_ctrl = 0xfd950118
&pcie5->core_space.func[0].aer.header_log[0] = 0xfd95011c
&pcie5->core_space.func[0].aer.header_log[1] = 0xfd950120
&pcie5->core_space.func[0].aer.header_log[2] = 0xfd950124
&pcie5->core_space.func[0].aer.header_log[3] = 0xfd950128
&pcie5->core_space.func[0].aer.root_err_cmd = 0xfd95012c
&pcie5->core_space.func[0].aer.root_err_stat = 0xfd950130
&pcie5->core_space.func[0].aer.err_src_id = 0xfd950134
&pcie5->core_space.func[0].pcie_sec_ext_cap_base = 0xfd950158
&pcie5->core_space.func[0].tph_cap_base = 0xfd950178
&pcie5->core_space.func[0].tph_cap_base_x16 = 0xfd950188
&pcie5->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfd950700
&pcie5->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfd95070c
&pcie5->core_space.func[0].port_regs.port_link_ctrl = 0xfd950710
&pcie5->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfd950718
&pcie5->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfd95071c
&pcie5->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfd950748
&pcie5->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd95074c
&pcie5->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfd950750
&pcie5->core_space.func[0].port_regs.gen2_ctrl = 0xfd95080c
&pcie5->core_space.func[0].port_regs.gen3_ctrl = 0xfd950890
&pcie5->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfd950894
&pcie5->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfd950898
&pcie5->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfd95089c
&pcie5->core_space.func[0].port_regs.gen3_eq_status = 0xfd9508a4
&pcie5->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfd9508a8
&pcie5->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9508ac
&pcie5->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfd9508b8
&pcie5->core_space.func[0].port_regs.rd_only_wr_en = 0xfd9508bc
&pcie5->core_space.func[0].port_regs.axi_slave_err_resp = 0xfd9508d0
&pcie5->core_space.func[0].port_regs.iatu.index = 0xfd950900
&pcie5->core_space.func[0].port_regs.iatu.cr1 = 0xfd950904
&pcie5->core_space.func[0].port_regs.iatu.cr2 = 0xfd950908
&pcie5->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfd95090c
&pcie5->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfd950910
&pcie5->core_space.func[0].port_regs.iatu.limit_addr = 0xfd950914
&pcie5->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfd950918
&pcie5->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfd95091c
&pcie5->core_space.func[0].port_regs.iatu.cr3 = 0xfd950920
&pcie5->core_space.func[1].pcie_pm_cap_base = 0xfd951040
&pcie5->core_space.func[1].pcie_cap_base = 0xfd951070
&pcie5->core_space.func[1].pcie_dev_cap_base = 0xfd951074
&pcie5->core_space.func[1].pcie_dev_ctrl_status = 0xfd951078
&pcie5->core_space.func[1].pcie_link_cap_base = 0xfd95107c
&pcie5->core_space.func[1].pcie_link_ctrl_status = 0xfd951080
&pcie5->core_space.func[1].msix_cap_base = 0xfd9510b0
&pcie5->core_space.func[1].aer.header = 0xfd951100
&pcie5->core_space.func[1].aer.uncorr_err_stat = 0xfd951104
&pcie5->core_space.func[1].aer.uncorr_err_mask = 0xfd951108
&pcie5->core_space.func[1].aer.uncorr_err_severity = 0xfd95110c
&pcie5->core_space.func[1].aer.corr_err_stat = 0xfd951110
&pcie5->core_space.func[1].aer.corr_err_mask = 0xfd951114
&pcie5->core_space.func[1].aer.cap_and_ctrl = 0xfd951118
&pcie5->core_space.func[1].aer.header_log[0] = 0xfd95111c
&pcie5->core_space.func[1].aer.header_log[1] = 0xfd951120
&pcie5->core_space.func[1].aer.header_log[2] = 0xfd951124
&pcie5->core_space.func[1].aer.header_log[3] = 0xfd951128
&pcie5->core_space.func[1].aer.root_err_cmd = 0xfd95112c
&pcie5->core_space.func[1].aer.root_err_stat = 0xfd951130
&pcie5->core_space.func[1].aer.err_src_id = 0xfd951134
&pcie5->core_space.func[1].pcie_sec_ext_cap_base = 0xfd951158
&pcie5->core_space.func[1].tph_cap_base = 0xfd951178
&pcie5->core_space.func[1].tph_cap_base_x16 = 0xfd951188
&pcie5->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfd951700
&pcie5->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfd95170c
&pcie5->core_space.func[1].port_regs.port_link_ctrl = 0xfd951710
&pcie5->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfd951718
&pcie5->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfd95171c
&pcie5->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfd951748
&pcie5->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd95174c
&pcie5->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfd951750
&pcie5->core_space.func[1].port_regs.gen2_ctrl = 0xfd95180c
&pcie5->core_space.func[1].port_regs.gen3_ctrl = 0xfd951890
&pcie5->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfd951894
&pcie5->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfd951898
&pcie5->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfd95189c
&pcie5->core_space.func[1].port_regs.gen3_eq_status = 0xfd9518a4
&pcie5->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfd9518a8
&pcie5->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9518ac
&pcie5->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfd9518b8
&pcie5->core_space.func[1].port_regs.rd_only_wr_en = 0xfd9518bc
&pcie5->core_space.func[1].port_regs.axi_slave_err_resp = 0xfd9518d0
&pcie5->core_space.func[1].port_regs.iatu.index = 0xfd951900
&pcie5->core_space.func[1].port_regs.iatu.cr1 = 0xfd951904
&pcie5->core_space.func[1].port_regs.iatu.cr2 = 0xfd951908
&pcie5->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfd95190c
&pcie5->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfd951910
&pcie5->core_space.func[1].port_regs.iatu.limit_addr = 0xfd951914
&pcie5->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfd951918
&pcie5->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfd95191c
&pcie5->core_space.func[1].port_regs.iatu.cr3 = 0xfd951920
&pcie5->core_space.func[2].pcie_pm_cap_base = 0xfd952040
&pcie5->core_space.func[2].pcie_cap_base = 0xfd952070
&pcie5->core_space.func[2].pcie_dev_cap_base = 0xfd952074
&pcie5->core_space.func[2].pcie_dev_ctrl_status = 0xfd952078
&pcie5->core_space.func[2].pcie_link_cap_base = 0xfd95207c
&pcie5->core_space.func[2].pcie_link_ctrl_status = 0xfd952080
&pcie5->core_space.func[2].msix_cap_base = 0xfd9520b0
&pcie5->core_space.func[2].aer.header = 0xfd952100
&pcie5->core_space.func[2].aer.uncorr_err_stat = 0xfd952104
&pcie5->core_space.func[2].aer.uncorr_err_mask = 0xfd952108
&pcie5->core_space.func[2].aer.uncorr_err_severity = 0xfd95210c
&pcie5->core_space.func[2].aer.corr_err_stat = 0xfd952110
&pcie5->core_space.func[2].aer.corr_err_mask = 0xfd952114
&pcie5->core_space.func[2].aer.cap_and_ctrl = 0xfd952118
&pcie5->core_space.func[2].aer.header_log[0] = 0xfd95211c
&pcie5->core_space.func[2].aer.header_log[1] = 0xfd952120
&pcie5->core_space.func[2].aer.header_log[2] = 0xfd952124
&pcie5->core_space.func[2].aer.header_log[3] = 0xfd952128
&pcie5->core_space.func[2].aer.root_err_cmd = 0xfd95212c
&pcie5->core_space.func[2].aer.root_err_stat = 0xfd952130
&pcie5->core_space.func[2].aer.err_src_id = 0xfd952134
&pcie5->core_space.func[2].pcie_sec_ext_cap_base = 0xfd952158
&pcie5->core_space.func[2].tph_cap_base = 0xfd952178
&pcie5->core_space.func[2].tph_cap_base_x16 = 0xfd952188
&pcie5->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfd952700
&pcie5->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfd95270c
&pcie5->core_space.func[2].port_regs.port_link_ctrl = 0xfd952710
&pcie5->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfd952718
&pcie5->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfd95271c
&pcie5->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfd952748
&pcie5->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd95274c
&pcie5->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfd952750
&pcie5->core_space.func[2].port_regs.gen2_ctrl = 0xfd95280c
&pcie5->core_space.func[2].port_regs.gen3_ctrl = 0xfd952890
&pcie5->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfd952894
&pcie5->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfd952898
&pcie5->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfd95289c
&pcie5->core_space.func[2].port_regs.gen3_eq_status = 0xfd9528a4
&pcie5->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfd9528a8
&pcie5->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9528ac
&pcie5->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfd9528b8
&pcie5->core_space.func[2].port_regs.rd_only_wr_en = 0xfd9528bc
&pcie5->core_space.func[2].port_regs.axi_slave_err_resp = 0xfd9528d0
&pcie5->core_space.func[2].port_regs.iatu.index = 0xfd952900
&pcie5->core_space.func[2].port_regs.iatu.cr1 = 0xfd952904
&pcie5->core_space.func[2].port_regs.iatu.cr2 = 0xfd952908
&pcie5->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfd95290c
&pcie5->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfd952910
&pcie5->core_space.func[2].port_regs.iatu.limit_addr = 0xfd952914
&pcie5->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfd952918
&pcie5->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfd95291c
&pcie5->core_space.func[2].port_regs.iatu.cr3 = 0xfd952920
&pcie5->core_space.func[3].pcie_pm_cap_base = 0xfd953040
&pcie5->core_space.func[3].pcie_cap_base = 0xfd953070
&pcie5->core_space.func[3].pcie_dev_cap_base = 0xfd953074
&pcie5->core_space.func[3].pcie_dev_ctrl_status = 0xfd953078
&pcie5->core_space.func[3].pcie_link_cap_base = 0xfd95307c
&pcie5->core_space.func[3].pcie_link_ctrl_status = 0xfd953080
&pcie5->core_space.func[3].msix_cap_base = 0xfd9530b0
&pcie5->core_space.func[3].aer.header = 0xfd953100
&pcie5->core_space.func[3].aer.uncorr_err_stat = 0xfd953104
&pcie5->core_space.func[3].aer.uncorr_err_mask = 0xfd953108
&pcie5->core_space.func[3].aer.uncorr_err_severity = 0xfd95310c
&pcie5->core_space.func[3].aer.corr_err_stat = 0xfd953110
&pcie5->core_space.func[3].aer.corr_err_mask = 0xfd953114
&pcie5->core_space.func[3].aer.cap_and_ctrl = 0xfd953118
&pcie5->core_space.func[3].aer.header_log[0] = 0xfd95311c
&pcie5->core_space.func[3].aer.header_log[1] = 0xfd953120
&pcie5->core_space.func[3].aer.header_log[2] = 0xfd953124
&pcie5->core_space.func[3].aer.header_log[3] = 0xfd953128
&pcie5->core_space.func[3].aer.root_err_cmd = 0xfd95312c
&pcie5->core_space.func[3].aer.root_err_stat = 0xfd953130
&pcie5->core_space.func[3].aer.err_src_id = 0xfd953134
&pcie5->core_space.func[3].pcie_sec_ext_cap_base = 0xfd953158
&pcie5->core_space.func[3].tph_cap_base = 0xfd953178
&pcie5->core_space.func[3].tph_cap_base_x16 = 0xfd953188
&pcie5->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfd953700
&pcie5->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfd95370c
&pcie5->core_space.func[3].port_regs.port_link_ctrl = 0xfd953710
&pcie5->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfd953718
&pcie5->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfd95371c
&pcie5->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfd953748
&pcie5->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd95374c
&pcie5->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfd953750
&pcie5->core_space.func[3].port_regs.gen2_ctrl = 0xfd95380c
&pcie5->core_space.func[3].port_regs.gen3_ctrl = 0xfd953890
&pcie5->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfd953894
&pcie5->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfd953898
&pcie5->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfd95389c
&pcie5->core_space.func[3].port_regs.gen3_eq_status = 0xfd9538a4
&pcie5->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfd9538a8
&pcie5->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9538ac
&pcie5->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfd9538b8
&pcie5->core_space.func[3].port_regs.rd_only_wr_en = 0xfd9538bc
&pcie5->core_space.func[3].port_regs.axi_slave_err_resp = 0xfd9538d0
&pcie5->core_space.func[3].port_regs.iatu.index = 0xfd953900
&pcie5->core_space.func[3].port_regs.iatu.cr1 = 0xfd953904
&pcie5->core_space.func[3].port_regs.iatu.cr2 = 0xfd953908
&pcie5->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfd95390c
&pcie5->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfd953910
&pcie5->core_space.func[3].port_regs.iatu.limit_addr = 0xfd953914
&pcie5->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfd953918
&pcie5->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfd95391c
&pcie5->core_space.func[3].port_regs.iatu.cr3 = 0xfd953920
&pcie6->axi.ctrl.global = 0xfd960000
&pcie6->axi.ctrl.master_bctl = 0xfd960008
&pcie6->axi.ctrl.master_rctl = 0xfd96000c
&pcie6->axi.ctrl.master_ctl = 0xfd960010
&pcie6->axi.ctrl.master_arctl = 0xfd960014
&pcie6->axi.ctrl.master_awctl = 0xfd960018
&pcie6->axi.ctrl.slave_rctl = 0xfd96001c
&pcie6->axi.ctrl.slv_wctl = 0xfd960020
&pcie6->axi.ctrl.slv_ctl = 0xfd960024
&pcie6->axi.ctrl.dbi_ctl = 0xfd960028
&pcie6->axi.ctrl.tgtid_mask = 0xfd96002c
&pcie6->axi.ob_ctrl.cfg_target_bus = 0xfd960030
&pcie6->axi.ob_ctrl.cfg_control = 0xfd960034
&pcie6->axi.ob_ctrl.io_start_l = 0xfd960038
&pcie6->axi.ob_ctrl.io_start_h = 0xfd96003c
&pcie6->axi.ob_ctrl.io_limit_l = 0xfd960040
&pcie6->axi.ob_ctrl.io_limit_h = 0xfd960044
&pcie6->axi.ob_ctrl.aw_msg_start_l = 0xfd960048
&pcie6->axi.ob_ctrl.aw_msg_start_h = 0xfd96004c
&pcie6->axi.ob_ctrl.aw_msg_limit_l = 0xfd960050
&pcie6->axi.ob_ctrl.aw_msg_limit_h = 0xfd960054
&pcie6->axi.ob_ctrl.ar_msg_start_l = 0xfd960058
&pcie6->axi.ob_ctrl.ar_msg_start_h = 0xfd96005c
&pcie6->axi.ob_ctrl.ar_msg_limit_l = 0xfd960060
&pcie6->axi.ob_ctrl.ar_msg_limit_h = 0xfd960064
&pcie6->axi.ob_ctrl.io_addr_mask_h = 0xfd960068
&pcie6->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfd96006c
&pcie6->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfd960070
&pcie6->axi.ob_ctrl.tgtid_reg_ovrd = 0xfd960074
&pcie6->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfd960078
&pcie6->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfd96007c
&pcie6->axi.ob_ctrl.addr_size_replace = 0xfd960080
&pcie6->axi.msg.addr_high = 0xfd960090
&pcie6->axi.msg.addr_low = 0xfd960094
&pcie6->axi.msg.type = 0xfd960098
&pcie6->axi.pcie_status.debug = 0xfd96009c
&pcie6->axi.rd_parity.log_high = 0xfd9600a0
&pcie6->axi.rd_parity.log_low = 0xfd9600a4
&pcie6->axi.rd_cmpl.cmpl_log_high = 0xfd9600a8
&pcie6->axi.rd_cmpl.cmpl_log_low = 0xfd9600ac
&pcie6->axi.rd_to.to_log_high = 0xfd9600b0
&pcie6->axi.rd_to.to_log_low = 0xfd9600b4
&pcie6->axi.wr_cmpl.wr_cmpl_log_high = 0xfd9600b8
&pcie6->axi.wr_cmpl.wr_cmpl_log_low = 0xfd9600bc
&pcie6->axi.wr_to.wr_to_log_high = 0xfd9600c0
&pcie6->axi.wr_to.wr_to_log_low = 0xfd9600c4
&pcie6->axi.pcie_global.conf = 0xfd9600c8
&pcie6->axi.parity.en_axi = 0xfd9600d0
&pcie6->axi.parity.status_axi = 0xfd9600d4
&pcie6->axi.pos_logged.error_low = 0xfd9600d8
&pcie6->axi.pos_logged.error_high = 0xfd9600dc
&pcie6->axi.ordering.pos_cntl = 0xfd9600e0
&pcie6->axi.link_down.reset_extend = 0xfd9600e4
&pcie6->axi.pre_configuration.pcie_core_setup = 0xfd9600e8
&pcie6->axi.init_fc.cfg = 0xfd9600ec
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfd960100
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfd960104
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfd960108
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfd96010c
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfd960110
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfd960114
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfd960118
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfd96011c
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfd960120
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfd960124
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfd960128
&pcie6->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfd96012c
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfd960130
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfd960134
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfd960138
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfd96013c
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfd960140
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfd960144
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfd960148
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfd96014c
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfd960150
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfd960154
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfd960158
&pcie6->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfd96015c
&pcie6->axi.dbg_outstading_trans_axi.read_master_counter = 0xfd960160
&pcie6->axi.dbg_outstading_trans_axi.write_master_counter = 0xfd960164
&pcie6->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfd960168
&pcie6->axi.device_id.device_rev_id = 0xfd96016c
&pcie6->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfd960170
&pcie6->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfd960174
&pcie6->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfd960178
&pcie6->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfd96017c
&pcie6->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfd960180
&pcie6->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfd960184
&pcie6->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfd960188
&pcie6->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfd960190
&pcie6->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfd9601a0
&pcie6->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfd9601a4
&pcie6->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfd9601a8
&pcie6->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfd9601ac
&pcie6->axi.axi_attr_ovrd.pf_sel = 0xfd9601b0
&pcie6->axi.axi_attr_ovrd.mapsel = 0xfd9601b4
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfd9601c0
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfd9601c4
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfd9601c8
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfd9601cc
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfd9601d0
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfd9601d4
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfd9601d8
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfd9601dc
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfd9601e0
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfd9601e4
&pcie6->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfd9601e8
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfd960200
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfd960204
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfd960208
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfd96020c
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfd960210
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfd960214
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfd960218
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfd96021c
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfd960220
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfd960224
&pcie6->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfd960228
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfd960240
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfd960244
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfd960248
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfd96024c
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfd960250
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfd960254
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfd960258
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfd96025c
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfd960260
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfd960264
&pcie6->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfd960268
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfd960280
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfd960284
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfd960288
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfd96028c
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfd960290
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfd960294
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfd960298
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfd96029c
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfd9602a0
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfd9602a4
&pcie6->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfd9602a8
&pcie6->axi.status.lane0 = 0xfd9603c0
&pcie6->axi.status.lane1 = 0xfd9603c4
&pcie6->axi.status.lane2 = 0xfd9603c8
&pcie6->axi.status.lane3 = 0xfd9603cc
&pcie6->axi.status.lane4 = 0xfd9603d0
&pcie6->axi.status.lane5 = 0xfd9603d4
&pcie6->axi.status.lane6 = 0xfd9603d8
&pcie6->axi.status.lane7 = 0xfd9603dc
&pcie6->axi.status.lane8 = 0xfd9603e0
&pcie6->axi.status.lane9 = 0xfd9603e4
&pcie6->axi.status.lane10 = 0xfd9603e8
&pcie6->axi.status.lane11 = 0xfd9603ec
&pcie6->axi.status.lane12 = 0xfd9603f0
&pcie6->axi.status.lane13 = 0xfd9603f4
&pcie6->axi.status.lane14 = 0xfd9603f8
&pcie6->axi.status.lane15 = 0xfd9603fc
&pcie6->axi.status_high.lane0_high = 0xfd960400
&pcie6->axi.status_high.lane1_high = 0xfd960404
&pcie6->axi.status_high.lane2_high = 0xfd960408
&pcie6->axi.status_high.lane3_high = 0xfd96040c
&pcie6->axi.status_high.lane4_high = 0xfd960410
&pcie6->axi.status_high.lane5_high = 0xfd960414
&pcie6->axi.status_high.lane6_high = 0xfd960418
&pcie6->axi.status_high.lane7_high = 0xfd96041c
&pcie6->axi.status_high.lane8_high = 0xfd960420
&pcie6->axi.status_high.lane9_high = 0xfd960424
&pcie6->axi.status_high.lane10_high = 0xfd960428
&pcie6->axi.status_high.lane11_high = 0xfd96042c
&pcie6->axi.status_high.lane12_high = 0xfd960430
&pcie6->axi.status_high.lane13_high = 0xfd960434
&pcie6->axi.status_high.lane14_high = 0xfd960438
&pcie6->axi.status_high.lane15_high = 0xfd96043c
&pcie6->axi.conf.zero_lane0 = 0xfd960440
&pcie6->axi.conf.zero_lane1 = 0xfd960444
&pcie6->axi.conf.zero_lane2 = 0xfd960448
&pcie6->axi.conf.zero_lane3 = 0xfd96044c
&pcie6->axi.conf.zero_lane4 = 0xfd960450
&pcie6->axi.conf.zero_lane5 = 0xfd960454
&pcie6->axi.conf.zero_lane6 = 0xfd960458
&pcie6->axi.conf.zero_lane7 = 0xfd96045c
&pcie6->axi.conf.one_lane0 = 0xfd960460
&pcie6->axi.conf.one_lane1 = 0xfd960464
&pcie6->axi.conf.one_lane2 = 0xfd960468
&pcie6->axi.conf.one_lane3 = 0xfd96046c
&pcie6->axi.conf.one_lane4 = 0xfd960470
&pcie6->axi.conf.one_lane5 = 0xfd960474
&pcie6->axi.conf.one_lane6 = 0xfd960478
&pcie6->axi.conf.one_lane7 = 0xfd96047c
&pcie6->axi.conf.zero_lane8 = 0xfd960480
&pcie6->axi.conf.zero_lane9 = 0xfd960484
&pcie6->axi.conf.zero_lane10 = 0xfd960488
&pcie6->axi.conf.zero_lane11 = 0xfd96048c
&pcie6->axi.conf.zero_lane12 = 0xfd960490
&pcie6->axi.conf.zero_lane13 = 0xfd960494
&pcie6->axi.conf.zero_lane14 = 0xfd960498
&pcie6->axi.conf.zero_lane15 = 0xfd96049c
&pcie6->axi.conf.one_lane8 = 0xfd9604a0
&pcie6->axi.conf.one_lane9 = 0xfd9604a4
&pcie6->axi.conf.one_lane10 = 0xfd9604a8
&pcie6->axi.conf.one_lane11 = 0xfd9604ac
&pcie6->axi.conf.one_lane12 = 0xfd9604b0
&pcie6->axi.conf.one_lane13 = 0xfd9604b4
&pcie6->axi.conf.one_lane14 = 0xfd9604b8
&pcie6->axi.conf.one_lane15 = 0xfd9604bc
&pcie6->axi.conf_high.zero_lane0_high = 0xfd9604c0
&pcie6->axi.conf_high.zero_lane1_high = 0xfd9604c4
&pcie6->axi.conf_high.zero_lane2_high = 0xfd9604c8
&pcie6->axi.conf_high.zero_lane3_high = 0xfd9604cc
&pcie6->axi.conf_high.zero_lane4_high = 0xfd9604d0
&pcie6->axi.conf_high.zero_lane5_high = 0xfd9604d4
&pcie6->axi.conf_high.zero_lane6_high = 0xfd9604d8
&pcie6->axi.conf_high.zero_lane7_high = 0xfd9604dc
&pcie6->axi.conf_high.one_lane0_high = 0xfd9604e0
&pcie6->axi.conf_high.one_lane1_high = 0xfd9604e4
&pcie6->axi.conf_high.one_lane2_high = 0xfd9604e8
&pcie6->axi.conf_high.one_lane3_high = 0xfd9604ec
&pcie6->axi.conf_high.one_lane4_high = 0xfd9604f0
&pcie6->axi.conf_high.one_lane5_high = 0xfd9604f4
&pcie6->axi.conf_high.one_lane6_high = 0xfd9604f8
&pcie6->axi.conf_high.one_lane7_high = 0xfd9604fc
&pcie6->axi.conf_high.zero_lane8_high = 0xfd960500
&pcie6->axi.conf_high.zero_lane9_high = 0xfd960504
&pcie6->axi.conf_high.zero_lane10_high = 0xfd960508
&pcie6->axi.conf_high.zero_lane11_high = 0xfd96050c
&pcie6->axi.conf_high.zero_lane12_high = 0xfd960510
&pcie6->axi.conf_high.zero_lane13_high = 0xfd960514
&pcie6->axi.conf_high.zero_lane14_high = 0xfd960518
&pcie6->axi.conf_high.zero_lane15_high = 0xfd96051c
&pcie6->axi.conf_high.one_lane8_high = 0xfd960520
&pcie6->axi.conf_high.one_lane9_high = 0xfd960524
&pcie6->axi.conf_high.one_lane10_high = 0xfd960528
&pcie6->axi.conf_high.one_lane11_high = 0xfd96052c
&pcie6->axi.conf_high.one_lane12_high = 0xfd960530
&pcie6->axi.conf_high.one_lane13_high = 0xfd960534
&pcie6->axi.conf_high.one_lane14_high = 0xfd960538
&pcie6->axi.conf_high.one_lane15_high = 0xfd96053c
&pcie6->axi.cfg_pclk_generate.cntr_low = 0xfd960540
&pcie6->axi.cfg_pclk_generate.cntr_high = 0xfd960544
&pcie6->axi.cfg_pclk_generate_status.status_low = 0xfd960550
&pcie6->axi.msg_attr_axuser_table.entry_vec = 0xfd960560
&pcie6->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfd960568
&pcie6->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfd96056c
&pcie6->axi.cfg_outbound_rd_len.len_shaper = 0xfd960570
&pcie6->axi.mstr_pos.flush = 0xfd960580
&pcie6->axi.mstr_attr_map.ctrl0 = 0xfd960590
&pcie6->axi.mstr_attr_map.ctrl1 = 0xfd960594
&pcie6->axi.mstr_cfgtable[0].entry = 0xfd960600
&pcie6->axi.mstr_cfgtable[1].entry = 0xfd960604
&pcie6->axi.mstr_cfgtable[2].entry = 0xfd960608
&pcie6->axi.mstr_cfgtable[3].entry = 0xfd96060c
&pcie6->axi.mstr_cfgtable[4].entry = 0xfd960610
&pcie6->axi.mstr_cfgtable[5].entry = 0xfd960614
&pcie6->axi.mstr_cfgtable[6].entry = 0xfd960618
&pcie6->axi.mstr_cfgtable[7].entry = 0xfd96061c
&pcie6->axi.mstr_cfgtable[8].entry = 0xfd960620
&pcie6->axi.mstr_cfgtable[9].entry = 0xfd960624
&pcie6->axi.mstr_cfgtable[10].entry = 0xfd960628
&pcie6->axi.mstr_cfgtable[11].entry = 0xfd96062c
&pcie6->axi.mstr_cfgtable[12].entry = 0xfd960630
&pcie6->axi.mstr_cfgtable[13].entry = 0xfd960634
&pcie6->axi.mstr_cfgtable[14].entry = 0xfd960638
&pcie6->axi.mstr_cfgtable[15].entry = 0xfd96063c
&pcie6->axi.mstr_cfgtable[16].entry = 0xfd960640
&pcie6->axi.mstr_cfgtable[17].entry = 0xfd960644
&pcie6->axi.mstr_cfgtable[18].entry = 0xfd960648
&pcie6->axi.mstr_cfgtable[19].entry = 0xfd96064c
&pcie6->axi.mstr_cfgtable[20].entry = 0xfd960650
&pcie6->axi.mstr_cfgtable[21].entry = 0xfd960654
&pcie6->axi.mstr_cfgtable[22].entry = 0xfd960658
&pcie6->axi.mstr_cfgtable[23].entry = 0xfd96065c
&pcie6->axi.mstr_cfgtable[24].entry = 0xfd960660
&pcie6->axi.mstr_cfgtable[25].entry = 0xfd960664
&pcie6->axi.mstr_cfgtable[26].entry = 0xfd960668
&pcie6->axi.mstr_cfgtable[27].entry = 0xfd96066c
&pcie6->axi.mstr_cfgtable[28].entry = 0xfd960670
&pcie6->axi.mstr_cfgtable[29].entry = 0xfd960674
&pcie6->axi.mstr_cfgtable[30].entry = 0xfd960678
&pcie6->axi.mstr_cfgtable[31].entry = 0xfd96067c
&pcie6->axi.int_grp_a.cause = 0xfd960800
&pcie6->axi.int_grp_a.cause_set = 0xfd960808
&pcie6->axi.int_grp_a.mask = 0xfd960810
&pcie6->axi.int_grp_a.mask_clear = 0xfd960818
&pcie6->axi.int_grp_a.status = 0xfd960820
&pcie6->axi.int_grp_a.control = 0xfd960828
&pcie6->axi.int_grp_a.abort_mask = 0xfd960830
&pcie6->axi.int_grp_a.log_mask = 0xfd960838
&pcie6->axi.int_grp_b.cause = 0xfd960840
&pcie6->axi.int_grp_b.cause_set = 0xfd960848
&pcie6->axi.int_grp_b.mask = 0xfd960850
&pcie6->axi.int_grp_b.mask_clear = 0xfd960858
&pcie6->axi.int_grp_b.status = 0xfd960860
&pcie6->axi.int_grp_b.control = 0xfd960868
&pcie6->axi.int_grp_b.abort_mask = 0xfd960870
&pcie6->axi.int_grp_b.log_mask = 0xfd960878
&pcie6->app.global_ctrl.port_init = 0xfd962000
&pcie6->app.global_ctrl.port_status = 0xfd962004
&pcie6->app.global_ctrl.pm_control = 0xfd962008
&pcie6->app.global_ctrl.pended_corr_err_sts_int = 0xfd96200c
&pcie6->app.global_ctrl.pended_uncorr_err_sts_int = 0xfd962010
&pcie6->app.global_ctrl.sris_kp_counter_value = 0xfd962014
&pcie6->app.debug.info_0 = 0xfd962080
&pcie6->app.debug.info_1 = 0xfd962084
&pcie6->app.debug.info_2 = 0xfd962088
&pcie6->app.debug.info_3 = 0xfd96208c
&pcie6->app.ob_ven_msg.control = 0xfd962090
&pcie6->app.ob_ven_msg.param_1 = 0xfd962094
&pcie6->app.ob_ven_msg.param_2 = 0xfd962098
&pcie6->app.ob_ven_msg.data_high = 0xfd96209c
&pcie6->app.ob_ven_msg.data_low = 0xfd9620a4
&pcie6->app.ap_user_send_msg.req_info = 0xfd9620a8
&pcie6->app.ap_user_send_msg.ack_info = 0xfd9620ac
&pcie6->app.link_down.reset_delay = 0xfd962228
&pcie6->app.ctrl_gen.features = 0xfd962230
&pcie6->app.parity.en_core = 0xfd962234
&pcie6->app.parity.status_core = 0xfd962238
&pcie6->app.last_wr.cfg_addr = 0xfd96223c
&pcie6->app.atu.in_mask_pair[0] = 0xfd962240
&pcie6->app.atu.in_mask_pair[1] = 0xfd962244
&pcie6->app.atu.in_mask_pair[2] = 0xfd962248
&pcie6->app.atu.in_mask_pair[3] = 0xfd96224c
&pcie6->app.atu.in_mask_pair[4] = 0xfd962250
&pcie6->app.atu.in_mask_pair[5] = 0xfd962254
&pcie6->app.atu.in_mask_pair[6] = 0xfd962258
&pcie6->app.atu.in_mask_pair[7] = 0xfd96225c
&pcie6->app.atu.in_mask_pair[8] = 0xfd962260
&pcie6->app.atu.in_mask_pair[9] = 0xfd962264
&pcie6->app.atu.in_mask_pair[10] = 0xfd962268
&pcie6->app.atu.in_mask_pair[11] = 0xfd96226c
&pcie6->app.atu.in_mask_pair[12] = 0xfd962270
&pcie6->app.atu.in_mask_pair[13] = 0xfd962274
&pcie6->app.atu.in_mask_pair[14] = 0xfd962278
&pcie6->app.atu.in_mask_pair[15] = 0xfd96227c
&pcie6->app.atu.out_mask_pair[0] = 0xfd962280
&pcie6->app.atu.out_mask_pair[1] = 0xfd962284
&pcie6->app.atu.out_mask_pair[2] = 0xfd962288
&pcie6->app.atu.out_mask_pair[3] = 0xfd96228c
&pcie6->app.atu.out_mask_pair[4] = 0xfd962290
&pcie6->app.atu.out_mask_pair[5] = 0xfd962294
&pcie6->app.atu.out_mask_pair[6] = 0xfd962298
&pcie6->app.atu.out_mask_pair[7] = 0xfd96229c
&pcie6->app.atu.reg_out_mask = 0xfd9622a0
&pcie6->app.cfg_func_ext.cfg = 0xfd9622e0
&pcie6->app.app_hdr_interface_send.app_hdr_31_0 = 0xfd9622e4
&pcie6->app.app_hdr_interface_send.app_hdr_63_32 = 0xfd9622e8
&pcie6->app.app_hdr_interface_send.app_hdr_95_64 = 0xfd9622ec
&pcie6->app.app_hdr_interface_send.app_hdr_127_96 = 0xfd9622f0
&pcie6->app.app_hdr_interface_send.app_err_bus = 0xfd9622f4
&pcie6->app.app_hdr_interface_send.app_func_num_advisory = 0xfd9622f8
&pcie6->app.app_hdr_interface_send.app_hdr_cmd = 0xfd9622fc
&pcie6->app.diag_command.diag_ctrl = 0xfd962300
&pcie6->app.soc_int_per_func[0].status_0 = 0xfd962310
&pcie6->app.soc_int_per_func[0].status_1 = 0xfd962314
&pcie6->app.soc_int_per_func[0].status_2 = 0xfd962318
&pcie6->app.soc_int_per_func[0].status_3 = 0xfd96231c
&pcie6->app.soc_int_per_func[0].status_4 = 0xfd962320
&pcie6->app.soc_int_per_func[0].status_5 = 0xfd962324
&pcie6->app.soc_int_per_func[0].status_6 = 0xfd962328
&pcie6->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfd96232c
&pcie6->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfd962330
&pcie6->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfd962334
&pcie6->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfd962338
&pcie6->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfd96233c
&pcie6->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfd962340
&pcie6->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfd962344
&pcie6->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfd962348
&pcie6->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfd96234c
&pcie6->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfd962350
&pcie6->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfd962354
&pcie6->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfd962358
&pcie6->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfd96235c
&pcie6->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfd962360
&pcie6->app.soc_int_per_func[0].msi_leg_cntl = 0xfd962364
&pcie6->app.soc_int_per_func[1].status_0 = 0xfd962370
&pcie6->app.soc_int_per_func[1].status_1 = 0xfd962374
&pcie6->app.soc_int_per_func[1].status_2 = 0xfd962378
&pcie6->app.soc_int_per_func[1].status_3 = 0xfd96237c
&pcie6->app.soc_int_per_func[1].status_4 = 0xfd962380
&pcie6->app.soc_int_per_func[1].status_5 = 0xfd962384
&pcie6->app.soc_int_per_func[1].status_6 = 0xfd962388
&pcie6->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfd96238c
&pcie6->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfd962390
&pcie6->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfd962394
&pcie6->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfd962398
&pcie6->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfd96239c
&pcie6->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfd9623a0
&pcie6->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfd9623a4
&pcie6->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfd9623a8
&pcie6->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfd9623ac
&pcie6->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfd9623b0
&pcie6->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfd9623b4
&pcie6->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfd9623b8
&pcie6->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfd9623bc
&pcie6->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfd9623c0
&pcie6->app.soc_int_per_func[1].msi_leg_cntl = 0xfd9623c4
&pcie6->app.soc_int_per_func[2].status_0 = 0xfd9623d0
&pcie6->app.soc_int_per_func[2].status_1 = 0xfd9623d4
&pcie6->app.soc_int_per_func[2].status_2 = 0xfd9623d8
&pcie6->app.soc_int_per_func[2].status_3 = 0xfd9623dc
&pcie6->app.soc_int_per_func[2].status_4 = 0xfd9623e0
&pcie6->app.soc_int_per_func[2].status_5 = 0xfd9623e4
&pcie6->app.soc_int_per_func[2].status_6 = 0xfd9623e8
&pcie6->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfd9623ec
&pcie6->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfd9623f0
&pcie6->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfd9623f4
&pcie6->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfd9623f8
&pcie6->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfd9623fc
&pcie6->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfd962400
&pcie6->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfd962404
&pcie6->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfd962408
&pcie6->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfd96240c
&pcie6->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfd962410
&pcie6->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfd962414
&pcie6->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfd962418
&pcie6->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfd96241c
&pcie6->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfd962420
&pcie6->app.soc_int_per_func[2].msi_leg_cntl = 0xfd962424
&pcie6->app.soc_int_per_func[3].status_0 = 0xfd962430
&pcie6->app.soc_int_per_func[3].status_1 = 0xfd962434
&pcie6->app.soc_int_per_func[3].status_2 = 0xfd962438
&pcie6->app.soc_int_per_func[3].status_3 = 0xfd96243c
&pcie6->app.soc_int_per_func[3].status_4 = 0xfd962440
&pcie6->app.soc_int_per_func[3].status_5 = 0xfd962444
&pcie6->app.soc_int_per_func[3].status_6 = 0xfd962448
&pcie6->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfd96244c
&pcie6->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfd962450
&pcie6->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfd962454
&pcie6->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfd962458
&pcie6->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfd96245c
&pcie6->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfd962460
&pcie6->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfd962464
&pcie6->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfd962468
&pcie6->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfd96246c
&pcie6->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfd962470
&pcie6->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfd962474
&pcie6->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfd962478
&pcie6->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfd96247c
&pcie6->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfd962480
&pcie6->app.soc_int_per_func[3].msi_leg_cntl = 0xfd962484
&pcie6->app.events_gen_per_func[0].events_gen = 0xfd962490
&pcie6->app.events_gen_per_func[1].events_gen = 0xfd962494
&pcie6->app.events_gen_per_func[2].events_gen = 0xfd962498
&pcie6->app.events_gen_per_func[3].events_gen = 0xfd96249c
&pcie6->app.pm_state_per_func[0].pm_state_per_func = 0xfd9624b0
&pcie6->app.pm_state_per_func[1].pm_state_per_func = 0xfd9624b4
&pcie6->app.pm_state_per_func[2].pm_state_per_func = 0xfd9624b8
&pcie6->app.pm_state_per_func[3].pm_state_per_func = 0xfd9624bc
&pcie6->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfd962500
&pcie6->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfd962504
&pcie6->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfd962508
&pcie6->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfd96250c
&pcie6->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfd962510
&pcie6->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfd962514
&pcie6->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfd962518
&pcie6->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfd96251c
&pcie6->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfd962520
&pcie6->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfd962524
&pcie6->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfd962528
&pcie6->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfd96252c
&pcie6->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfd962530
&pcie6->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfd962534
&pcie6->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfd962538
&pcie6->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfd96253c
&pcie6->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfd962540
&pcie6->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfd962544
&pcie6->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfd962548
&pcie6->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfd96254c
&pcie6->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfd962550
&pcie6->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfd962554
&pcie6->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfd962558
&pcie6->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfd96255c
&pcie6->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfd962560
&pcie6->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfd962564
&pcie6->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfd962568
&pcie6->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfd96256c
&pcie6->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfd962570
&pcie6->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfd962574
&pcie6->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfd962578
&pcie6->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfd96257c
&pcie6->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfd962580
&pcie6->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfd962584
&pcie6->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfd962588
&pcie6->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfd96258c
&pcie6->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfd962590
&pcie6->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfd962594
&pcie6->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfd962598
&pcie6->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfd96259c
&pcie6->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfd9625a0
&pcie6->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfd9625a4
&pcie6->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfd9625b0
&pcie6->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfd9625b4
&pcie6->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfd9625b8
&pcie6->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfd9625bc
&pcie6->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfd9625c0
&pcie6->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfd9625c4
&pcie6->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfd9625c8
&pcie6->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfd9625cc
&pcie6->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfd9625d0
&pcie6->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfd9625d4
&pcie6->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfd9625d8
&pcie6->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfd9625dc
&pcie6->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfd9625e0
&pcie6->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfd9625e4
&pcie6->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfd9625e8
&pcie6->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfd9625ec
&pcie6->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfd9625f0
&pcie6->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfd9625f4
&pcie6->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfd9625f8
&pcie6->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfd9625fc
&pcie6->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfd962600
&pcie6->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfd962604
&pcie6->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfd962608
&pcie6->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfd96260c
&pcie6->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfd962610
&pcie6->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfd962614
&pcie6->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfd962618
&pcie6->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfd96261c
&pcie6->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfd962620
&pcie6->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfd962624
&pcie6->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfd962628
&pcie6->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfd96262c
&pcie6->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfd962630
&pcie6->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfd962634
&pcie6->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfd962638
&pcie6->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfd96263c
&pcie6->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfd962640
&pcie6->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfd962644
&pcie6->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfd962648
&pcie6->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfd96264c
&pcie6->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfd962650
&pcie6->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfd962654
&pcie6->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfd962660
&pcie6->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfd962664
&pcie6->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfd962668
&pcie6->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfd96266c
&pcie6->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfd962670
&pcie6->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfd962674
&pcie6->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfd962678
&pcie6->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfd96267c
&pcie6->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfd962680
&pcie6->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfd962684
&pcie6->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfd962688
&pcie6->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfd96268c
&pcie6->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfd962690
&pcie6->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfd962694
&pcie6->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfd962698
&pcie6->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfd96269c
&pcie6->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfd9626a0
&pcie6->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfd9626a4
&pcie6->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfd9626a8
&pcie6->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfd9626ac
&pcie6->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfd9626b0
&pcie6->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfd9626b4
&pcie6->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfd9626b8
&pcie6->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfd9626bc
&pcie6->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfd9626c0
&pcie6->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfd9626c4
&pcie6->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfd9626c8
&pcie6->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfd9626cc
&pcie6->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfd9626d0
&pcie6->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfd9626d4
&pcie6->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfd9626d8
&pcie6->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfd9626dc
&pcie6->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfd9626e0
&pcie6->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfd9626e4
&pcie6->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfd9626e8
&pcie6->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfd9626ec
&pcie6->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfd9626f0
&pcie6->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfd9626f4
&pcie6->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfd9626f8
&pcie6->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfd9626fc
&pcie6->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfd962700
&pcie6->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfd962704
&pcie6->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfd962710
&pcie6->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfd962714
&pcie6->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfd962718
&pcie6->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfd96271c
&pcie6->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfd962720
&pcie6->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfd962724
&pcie6->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfd962728
&pcie6->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfd96272c
&pcie6->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfd962730
&pcie6->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfd962734
&pcie6->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfd962738
&pcie6->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfd96273c
&pcie6->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfd962740
&pcie6->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfd962744
&pcie6->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfd962748
&pcie6->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfd96274c
&pcie6->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfd962750
&pcie6->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfd962754
&pcie6->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfd962758
&pcie6->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfd96275c
&pcie6->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfd962760
&pcie6->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfd962764
&pcie6->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfd962768
&pcie6->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfd96276c
&pcie6->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfd962770
&pcie6->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfd962774
&pcie6->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfd962778
&pcie6->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfd96277c
&pcie6->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfd962780
&pcie6->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfd962784
&pcie6->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfd962788
&pcie6->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfd96278c
&pcie6->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfd962790
&pcie6->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfd962794
&pcie6->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfd962798
&pcie6->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfd96279c
&pcie6->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfd9627a0
&pcie6->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfd9627a4
&pcie6->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfd9627a8
&pcie6->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfd9627ac
&pcie6->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfd9627b0
&pcie6->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfd9627b4
&pcie6->app.ap_err[0].hdr_log = 0xfd962ac0
&pcie6->app.ap_err[1].hdr_log = 0xfd962ac4
&pcie6->app.ap_err[2].hdr_log = 0xfd962ac8
&pcie6->app.ap_err[3].hdr_log = 0xfd962acc
&pcie6->app.ap_err[4].hdr_log = 0xfd962ad0
&pcie6->app.status_per_func[0].status_per_func = 0xfd962b00
&pcie6->app.status_per_func[1].status_per_func = 0xfd962b04
&pcie6->app.status_per_func[2].status_per_func = 0xfd962b08
&pcie6->app.status_per_func[3].status_per_func = 0xfd962b0c
&pcie6->app.cfg_rxstandby.ext_cntl_0 = 0xfd962c00
&pcie6->app.cfg_rxstandby.ext_cntl_1 = 0xfd962c04
&pcie6->app.cfg_rxstandby.ext_cntl_2 = 0xfd962c08
&pcie6->app.cfg_rxstandby.ext_cntl_3 = 0xfd962c0c
&pcie6->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfd962c10
&pcie6->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfd962c14
&pcie6->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfd962c18
&pcie6->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfd962c1c
&pcie6->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfd962c20
&pcie6->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfd962c24
&pcie6->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfd962c28
&pcie6->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfd962c2c
&pcie6->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfd962c30
&pcie6->app.cfg_rmlh_startblock_star.startblock_star = 0xfd962c34
&pcie6->app.cfg_rxstandby_control.core_rxstandby_control = 0xfd962c38
&pcie6->app.int_grp_a.cause = 0xfd963000
&pcie6->app.int_grp_a.cause_set = 0xfd963008
&pcie6->app.int_grp_a.mask = 0xfd963010
&pcie6->app.int_grp_a.mask_clear = 0xfd963018
&pcie6->app.int_grp_a.status = 0xfd963020
&pcie6->app.int_grp_a.control = 0xfd963028
&pcie6->app.int_grp_a.abort_mask = 0xfd963030
&pcie6->app.int_grp_a.log_mask = 0xfd963038
&pcie6->app.int_grp_b.cause = 0xfd963040
&pcie6->app.int_grp_b.cause_set = 0xfd963048
&pcie6->app.int_grp_b.mask = 0xfd963050
&pcie6->app.int_grp_b.mask_clear = 0xfd963058
&pcie6->app.int_grp_b.status = 0xfd963060
&pcie6->app.int_grp_b.control = 0xfd963068
&pcie6->app.int_grp_b.abort_mask = 0xfd963070
&pcie6->app.int_grp_b.log_mask = 0xfd963078
&pcie6->app.int_grp_c.cause = 0xfd963080
&pcie6->app.int_grp_c.cause_set = 0xfd963088
&pcie6->app.int_grp_c.mask = 0xfd963090
&pcie6->app.int_grp_c.mask_clear = 0xfd963098
&pcie6->app.int_grp_c.status = 0xfd9630a0
&pcie6->app.int_grp_c.control = 0xfd9630a8
&pcie6->app.int_grp_c.abort_mask = 0xfd9630b0
&pcie6->app.int_grp_c.log_mask = 0xfd9630b8
&pcie6->app.int_grp_d.cause = 0xfd9630c0
&pcie6->app.int_grp_d.cause_set = 0xfd9630c8
&pcie6->app.int_grp_d.mask = 0xfd9630d0
&pcie6->app.int_grp_d.mask_clear = 0xfd9630d8
&pcie6->app.int_grp_d.status = 0xfd9630e0
&pcie6->app.int_grp_d.control = 0xfd9630e8
&pcie6->app.int_grp_d.abort_mask = 0xfd9630f0
&pcie6->app.int_grp_d.log_mask = 0xfd9630f8
&pcie6->core_space.func[0].pcie_pm_cap_base = 0xfd970040
&pcie6->core_space.func[0].pcie_cap_base = 0xfd970070
&pcie6->core_space.func[0].pcie_dev_cap_base = 0xfd970074
&pcie6->core_space.func[0].pcie_dev_ctrl_status = 0xfd970078
&pcie6->core_space.func[0].pcie_link_cap_base = 0xfd97007c
&pcie6->core_space.func[0].pcie_link_ctrl_status = 0xfd970080
&pcie6->core_space.func[0].msix_cap_base = 0xfd9700b0
&pcie6->core_space.func[0].aer.header = 0xfd970100
&pcie6->core_space.func[0].aer.uncorr_err_stat = 0xfd970104
&pcie6->core_space.func[0].aer.uncorr_err_mask = 0xfd970108
&pcie6->core_space.func[0].aer.uncorr_err_severity = 0xfd97010c
&pcie6->core_space.func[0].aer.corr_err_stat = 0xfd970110
&pcie6->core_space.func[0].aer.corr_err_mask = 0xfd970114
&pcie6->core_space.func[0].aer.cap_and_ctrl = 0xfd970118
&pcie6->core_space.func[0].aer.header_log[0] = 0xfd97011c
&pcie6->core_space.func[0].aer.header_log[1] = 0xfd970120
&pcie6->core_space.func[0].aer.header_log[2] = 0xfd970124
&pcie6->core_space.func[0].aer.header_log[3] = 0xfd970128
&pcie6->core_space.func[0].aer.root_err_cmd = 0xfd97012c
&pcie6->core_space.func[0].aer.root_err_stat = 0xfd970130
&pcie6->core_space.func[0].aer.err_src_id = 0xfd970134
&pcie6->core_space.func[0].pcie_sec_ext_cap_base = 0xfd970158
&pcie6->core_space.func[0].tph_cap_base = 0xfd970178
&pcie6->core_space.func[0].tph_cap_base_x16 = 0xfd970188
&pcie6->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfd970700
&pcie6->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfd97070c
&pcie6->core_space.func[0].port_regs.port_link_ctrl = 0xfd970710
&pcie6->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfd970718
&pcie6->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfd97071c
&pcie6->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfd970748
&pcie6->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd97074c
&pcie6->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfd970750
&pcie6->core_space.func[0].port_regs.gen2_ctrl = 0xfd97080c
&pcie6->core_space.func[0].port_regs.gen3_ctrl = 0xfd970890
&pcie6->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfd970894
&pcie6->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfd970898
&pcie6->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfd97089c
&pcie6->core_space.func[0].port_regs.gen3_eq_status = 0xfd9708a4
&pcie6->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfd9708a8
&pcie6->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9708ac
&pcie6->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfd9708b8
&pcie6->core_space.func[0].port_regs.rd_only_wr_en = 0xfd9708bc
&pcie6->core_space.func[0].port_regs.axi_slave_err_resp = 0xfd9708d0
&pcie6->core_space.func[0].port_regs.iatu.index = 0xfd970900
&pcie6->core_space.func[0].port_regs.iatu.cr1 = 0xfd970904
&pcie6->core_space.func[0].port_regs.iatu.cr2 = 0xfd970908
&pcie6->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfd97090c
&pcie6->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfd970910
&pcie6->core_space.func[0].port_regs.iatu.limit_addr = 0xfd970914
&pcie6->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfd970918
&pcie6->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfd97091c
&pcie6->core_space.func[0].port_regs.iatu.cr3 = 0xfd970920
&pcie6->core_space.func[1].pcie_pm_cap_base = 0xfd971040
&pcie6->core_space.func[1].pcie_cap_base = 0xfd971070
&pcie6->core_space.func[1].pcie_dev_cap_base = 0xfd971074
&pcie6->core_space.func[1].pcie_dev_ctrl_status = 0xfd971078
&pcie6->core_space.func[1].pcie_link_cap_base = 0xfd97107c
&pcie6->core_space.func[1].pcie_link_ctrl_status = 0xfd971080
&pcie6->core_space.func[1].msix_cap_base = 0xfd9710b0
&pcie6->core_space.func[1].aer.header = 0xfd971100
&pcie6->core_space.func[1].aer.uncorr_err_stat = 0xfd971104
&pcie6->core_space.func[1].aer.uncorr_err_mask = 0xfd971108
&pcie6->core_space.func[1].aer.uncorr_err_severity = 0xfd97110c
&pcie6->core_space.func[1].aer.corr_err_stat = 0xfd971110
&pcie6->core_space.func[1].aer.corr_err_mask = 0xfd971114
&pcie6->core_space.func[1].aer.cap_and_ctrl = 0xfd971118
&pcie6->core_space.func[1].aer.header_log[0] = 0xfd97111c
&pcie6->core_space.func[1].aer.header_log[1] = 0xfd971120
&pcie6->core_space.func[1].aer.header_log[2] = 0xfd971124
&pcie6->core_space.func[1].aer.header_log[3] = 0xfd971128
&pcie6->core_space.func[1].aer.root_err_cmd = 0xfd97112c
&pcie6->core_space.func[1].aer.root_err_stat = 0xfd971130
&pcie6->core_space.func[1].aer.err_src_id = 0xfd971134
&pcie6->core_space.func[1].pcie_sec_ext_cap_base = 0xfd971158
&pcie6->core_space.func[1].tph_cap_base = 0xfd971178
&pcie6->core_space.func[1].tph_cap_base_x16 = 0xfd971188
&pcie6->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfd971700
&pcie6->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfd97170c
&pcie6->core_space.func[1].port_regs.port_link_ctrl = 0xfd971710
&pcie6->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfd971718
&pcie6->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfd97171c
&pcie6->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfd971748
&pcie6->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd97174c
&pcie6->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfd971750
&pcie6->core_space.func[1].port_regs.gen2_ctrl = 0xfd97180c
&pcie6->core_space.func[1].port_regs.gen3_ctrl = 0xfd971890
&pcie6->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfd971894
&pcie6->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfd971898
&pcie6->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfd97189c
&pcie6->core_space.func[1].port_regs.gen3_eq_status = 0xfd9718a4
&pcie6->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfd9718a8
&pcie6->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9718ac
&pcie6->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfd9718b8
&pcie6->core_space.func[1].port_regs.rd_only_wr_en = 0xfd9718bc
&pcie6->core_space.func[1].port_regs.axi_slave_err_resp = 0xfd9718d0
&pcie6->core_space.func[1].port_regs.iatu.index = 0xfd971900
&pcie6->core_space.func[1].port_regs.iatu.cr1 = 0xfd971904
&pcie6->core_space.func[1].port_regs.iatu.cr2 = 0xfd971908
&pcie6->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfd97190c
&pcie6->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfd971910
&pcie6->core_space.func[1].port_regs.iatu.limit_addr = 0xfd971914
&pcie6->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfd971918
&pcie6->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfd97191c
&pcie6->core_space.func[1].port_regs.iatu.cr3 = 0xfd971920
&pcie6->core_space.func[2].pcie_pm_cap_base = 0xfd972040
&pcie6->core_space.func[2].pcie_cap_base = 0xfd972070
&pcie6->core_space.func[2].pcie_dev_cap_base = 0xfd972074
&pcie6->core_space.func[2].pcie_dev_ctrl_status = 0xfd972078
&pcie6->core_space.func[2].pcie_link_cap_base = 0xfd97207c
&pcie6->core_space.func[2].pcie_link_ctrl_status = 0xfd972080
&pcie6->core_space.func[2].msix_cap_base = 0xfd9720b0
&pcie6->core_space.func[2].aer.header = 0xfd972100
&pcie6->core_space.func[2].aer.uncorr_err_stat = 0xfd972104
&pcie6->core_space.func[2].aer.uncorr_err_mask = 0xfd972108
&pcie6->core_space.func[2].aer.uncorr_err_severity = 0xfd97210c
&pcie6->core_space.func[2].aer.corr_err_stat = 0xfd972110
&pcie6->core_space.func[2].aer.corr_err_mask = 0xfd972114
&pcie6->core_space.func[2].aer.cap_and_ctrl = 0xfd972118
&pcie6->core_space.func[2].aer.header_log[0] = 0xfd97211c
&pcie6->core_space.func[2].aer.header_log[1] = 0xfd972120
&pcie6->core_space.func[2].aer.header_log[2] = 0xfd972124
&pcie6->core_space.func[2].aer.header_log[3] = 0xfd972128
&pcie6->core_space.func[2].aer.root_err_cmd = 0xfd97212c
&pcie6->core_space.func[2].aer.root_err_stat = 0xfd972130
&pcie6->core_space.func[2].aer.err_src_id = 0xfd972134
&pcie6->core_space.func[2].pcie_sec_ext_cap_base = 0xfd972158
&pcie6->core_space.func[2].tph_cap_base = 0xfd972178
&pcie6->core_space.func[2].tph_cap_base_x16 = 0xfd972188
&pcie6->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfd972700
&pcie6->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfd97270c
&pcie6->core_space.func[2].port_regs.port_link_ctrl = 0xfd972710
&pcie6->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfd972718
&pcie6->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfd97271c
&pcie6->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfd972748
&pcie6->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd97274c
&pcie6->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfd972750
&pcie6->core_space.func[2].port_regs.gen2_ctrl = 0xfd97280c
&pcie6->core_space.func[2].port_regs.gen3_ctrl = 0xfd972890
&pcie6->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfd972894
&pcie6->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfd972898
&pcie6->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfd97289c
&pcie6->core_space.func[2].port_regs.gen3_eq_status = 0xfd9728a4
&pcie6->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfd9728a8
&pcie6->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9728ac
&pcie6->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfd9728b8
&pcie6->core_space.func[2].port_regs.rd_only_wr_en = 0xfd9728bc
&pcie6->core_space.func[2].port_regs.axi_slave_err_resp = 0xfd9728d0
&pcie6->core_space.func[2].port_regs.iatu.index = 0xfd972900
&pcie6->core_space.func[2].port_regs.iatu.cr1 = 0xfd972904
&pcie6->core_space.func[2].port_regs.iatu.cr2 = 0xfd972908
&pcie6->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfd97290c
&pcie6->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfd972910
&pcie6->core_space.func[2].port_regs.iatu.limit_addr = 0xfd972914
&pcie6->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfd972918
&pcie6->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfd97291c
&pcie6->core_space.func[2].port_regs.iatu.cr3 = 0xfd972920
&pcie6->core_space.func[3].pcie_pm_cap_base = 0xfd973040
&pcie6->core_space.func[3].pcie_cap_base = 0xfd973070
&pcie6->core_space.func[3].pcie_dev_cap_base = 0xfd973074
&pcie6->core_space.func[3].pcie_dev_ctrl_status = 0xfd973078
&pcie6->core_space.func[3].pcie_link_cap_base = 0xfd97307c
&pcie6->core_space.func[3].pcie_link_ctrl_status = 0xfd973080
&pcie6->core_space.func[3].msix_cap_base = 0xfd9730b0
&pcie6->core_space.func[3].aer.header = 0xfd973100
&pcie6->core_space.func[3].aer.uncorr_err_stat = 0xfd973104
&pcie6->core_space.func[3].aer.uncorr_err_mask = 0xfd973108
&pcie6->core_space.func[3].aer.uncorr_err_severity = 0xfd97310c
&pcie6->core_space.func[3].aer.corr_err_stat = 0xfd973110
&pcie6->core_space.func[3].aer.corr_err_mask = 0xfd973114
&pcie6->core_space.func[3].aer.cap_and_ctrl = 0xfd973118
&pcie6->core_space.func[3].aer.header_log[0] = 0xfd97311c
&pcie6->core_space.func[3].aer.header_log[1] = 0xfd973120
&pcie6->core_space.func[3].aer.header_log[2] = 0xfd973124
&pcie6->core_space.func[3].aer.header_log[3] = 0xfd973128
&pcie6->core_space.func[3].aer.root_err_cmd = 0xfd97312c
&pcie6->core_space.func[3].aer.root_err_stat = 0xfd973130
&pcie6->core_space.func[3].aer.err_src_id = 0xfd973134
&pcie6->core_space.func[3].pcie_sec_ext_cap_base = 0xfd973158
&pcie6->core_space.func[3].tph_cap_base = 0xfd973178
&pcie6->core_space.func[3].tph_cap_base_x16 = 0xfd973188
&pcie6->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfd973700
&pcie6->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfd97370c
&pcie6->core_space.func[3].port_regs.port_link_ctrl = 0xfd973710
&pcie6->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfd973718
&pcie6->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfd97371c
&pcie6->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfd973748
&pcie6->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfd97374c
&pcie6->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfd973750
&pcie6->core_space.func[3].port_regs.gen2_ctrl = 0xfd97380c
&pcie6->core_space.func[3].port_regs.gen3_ctrl = 0xfd973890
&pcie6->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfd973894
&pcie6->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfd973898
&pcie6->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfd97389c
&pcie6->core_space.func[3].port_regs.gen3_eq_status = 0xfd9738a4
&pcie6->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfd9738a8
&pcie6->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfd9738ac
&pcie6->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfd9738b8
&pcie6->core_space.func[3].port_regs.rd_only_wr_en = 0xfd9738bc
&pcie6->core_space.func[3].port_regs.axi_slave_err_resp = 0xfd9738d0
&pcie6->core_space.func[3].port_regs.iatu.index = 0xfd973900
&pcie6->core_space.func[3].port_regs.iatu.cr1 = 0xfd973904
&pcie6->core_space.func[3].port_regs.iatu.cr2 = 0xfd973908
&pcie6->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfd97390c
&pcie6->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfd973910
&pcie6->core_space.func[3].port_regs.iatu.limit_addr = 0xfd973914
&pcie6->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfd973918
&pcie6->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfd97391c
&pcie6->core_space.func[3].port_regs.iatu.cr3 = 0xfd973920
&srds_cmplx_main->gen.version = 0xfd980100
&srds_cmplx_main->tnk_gen.mux = 0xfd980500
&srds_cmplx_main->tnk_gen.tx_clk = 0xfd980504
&srds_cmplx_main->tpr_cfg.main_sel = 0xfd980520
&srds_cmplx_main->tpr_cfg.main_mux = 0xfd980524
&srds_cmplx_main->tpr_cfg.multi_sel = 0xfd980528
&srds_cmplx_main->tpr_cfg.reserv_mux = 0xfd98052c
&srds_cmplx_main->tpr_cfg.hs_sel = 0xfd980530
&srds_cmplx_main->tpr_cfg.hs_mux = 0xfd980534
&srds_cmplx_main_sbus_master->int_ctrl_mem[0] = 0xfd981000
&srds_cmplx_main_sbus_master->int_ctrl_mem[1] = 0xfd981004
&srds_cmplx_main_sbus_master->int_ctrl_mem[2] = 0xfd981008
&srds_cmplx_main_sbus_master->int_ctrl_mem[3] = 0xfd98100c
&srds_cmplx_main_sbus_master->int_ctrl_mem[4] = 0xfd981010
&srds_cmplx_main_sbus_master->int_ctrl_mem[5] = 0xfd981014
&srds_cmplx_main_sbus_master->int_ctrl_mem[6] = 0xfd981018
&srds_cmplx_main_sbus_master->int_ctrl_mem[7] = 0xfd98101c
&srds_cmplx_main_sbus_master->int_ctrl_mem[8] = 0xfd981020
&srds_cmplx_main_sbus_master->int_ctrl_mem[9] = 0xfd981024
&srds_cmplx_main_sbus_master->int_ctrl_mem[10] = 0xfd981028
&srds_cmplx_main_sbus_master->int_ctrl_mem[11] = 0xfd98102c
&srds_cmplx_main_sbus_master->int_ctrl_mem[12] = 0xfd981030
&srds_cmplx_main_sbus_master->int_ctrl_mem[13] = 0xfd981034
&srds_cmplx_main_sbus_master->int_ctrl_mem[14] = 0xfd981038
&srds_cmplx_main_sbus_master->int_ctrl_mem[15] = 0xfd98103c
&srds_cmplx_main_sbus_master->int_ctrl_mem[16] = 0xfd981040
&srds_cmplx_main_sbus_master->int_ctrl_mem[17] = 0xfd981044
&srds_cmplx_main_sbus_master->int_ctrl_mem[18] = 0xfd981048
&srds_cmplx_main_sbus_master->int_ctrl_mem[19] = 0xfd98104c
&srds_cmplx_main_sbus_master->int_ctrl_mem[20] = 0xfd981050
&srds_cmplx_main_sbus_master->int_ctrl_mem[21] = 0xfd981054
&srds_cmplx_main_sbus_master->int_ctrl_mem[22] = 0xfd981058
&srds_cmplx_main_sbus_master->int_ctrl_mem[23] = 0xfd98105c
&srds_cmplx_main_sbus_master->int_ctrl_mem[24] = 0xfd981060
&srds_cmplx_main_sbus_master->int_ctrl_mem[25] = 0xfd981064
&srds_cmplx_main_sbus_master->int_ctrl_mem[26] = 0xfd981068
&srds_cmplx_main_sbus_master->int_ctrl_mem[27] = 0xfd98106c
&srds_cmplx_main_sbus_master->int_ctrl_mem[28] = 0xfd981070
&srds_cmplx_main_sbus_master->int_ctrl_mem[29] = 0xfd981074
&srds_cmplx_main_sbus_master->int_ctrl_mem[30] = 0xfd981078
&srds_cmplx_main_sbus_master->int_ctrl_mem[31] = 0xfd98107c
&srds_cmplx_main_sbus_master->int_ctrl_mem[32] = 0xfd981080
&srds_cmplx_main_sbus_master->int_ctrl_mem[33] = 0xfd981084
&srds_cmplx_main_sbus_master->int_ctrl_mem[34] = 0xfd981088
&srds_cmplx_main_sbus_master->int_ctrl_mem[35] = 0xfd98108c
&srds_cmplx_main_sbus_master->int_ctrl_mem[36] = 0xfd981090
&srds_cmplx_main_sbus_master->int_ctrl_mem[37] = 0xfd981094
&srds_cmplx_main_sbus_master->int_ctrl_mem[38] = 0xfd981098
&srds_cmplx_main_sbus_master->int_ctrl_mem[39] = 0xfd98109c
&srds_cmplx_main_sbus_master->int_ctrl_mem[40] = 0xfd9810a0
&srds_cmplx_main_sbus_master->int_ctrl_mem[41] = 0xfd9810a4
&srds_cmplx_main_sbus_master->int_ctrl_mem[42] = 0xfd9810a8
&srds_cmplx_main_sbus_master->int_ctrl_mem[43] = 0xfd9810ac
&srds_cmplx_main_sbus_master->int_ctrl_mem[44] = 0xfd9810b0
&srds_cmplx_main_sbus_master->int_ctrl_mem[45] = 0xfd9810b4
&srds_cmplx_main_sbus_master->int_ctrl_mem[46] = 0xfd9810b8
&srds_cmplx_main_sbus_master->int_ctrl_mem[47] = 0xfd9810bc
&srds_cmplx_main_sbus_master->int_ctrl_mem[48] = 0xfd9810c0
&srds_cmplx_main_sbus_master->int_ctrl_mem[49] = 0xfd9810c4
&srds_cmplx_main_sbus_master->int_ctrl_mem[50] = 0xfd9810c8
&srds_cmplx_main_sbus_master->int_ctrl_mem[51] = 0xfd9810cc
&srds_cmplx_main_sbus_master->int_ctrl_mem[52] = 0xfd9810d0
&srds_cmplx_main_sbus_master->int_ctrl_mem[53] = 0xfd9810d4
&srds_cmplx_main_sbus_master->int_ctrl_mem[54] = 0xfd9810d8
&srds_cmplx_main_sbus_master->int_ctrl_mem[55] = 0xfd9810dc
&srds_cmplx_main_sbus_master->int_ctrl_mem[56] = 0xfd9810e0
&srds_cmplx_main_sbus_master->int_ctrl_mem[57] = 0xfd9810e4
&srds_cmplx_main_sbus_master->int_ctrl_mem[58] = 0xfd9810e8
&srds_cmplx_main_sbus_master->int_ctrl_mem[59] = 0xfd9810ec
&srds_cmplx_main_sbus_master->int_ctrl_mem[60] = 0xfd9810f0
&srds_cmplx_main_sbus_master->int_ctrl_mem[61] = 0xfd9810f4
&srds_cmplx_main_sbus_master->int_ctrl_mem[62] = 0xfd9810f8
&srds_cmplx_main_sbus_master->int_ctrl_mem[63] = 0xfd9810fc
&srds_cmplx_main_sbus_master->gen.version = 0xfd981100
&srds_cmplx_main_sbus_master->sbus.cfg = 0xfd981210
&srds_cmplx_main_sbus_master->sbus.ctl = 0xfd981214
&srds_cmplx_main_sbus_master->sbus.reg_0xfe_0x81 = 0xfd981218
&srds_cmplx_main_sbus_master->sbus.reg_0xfe_0x80 = 0xfd98121c
&srds_cmplx_main_sbus_master->sbus.core_cmd = 0xfd981220
&srds_cmplx_main_sbus_master->sbus.core_add = 0xfd981224
&srds_cmplx_main_sbus_master->sbus.core_data = 0xfd981228
&srds_cmplx_main_sbus_master->sbus.core_rcv = 0xfd98122c
&srds_cmplx_main_sbus_master->sbus.rcv = 0xfd981230
&srds_cmplx_main_sbus_master->sbus.spare_int_cmd = 0xfd981234
&srds_cmplx_main_sbus_master->sbus.spare_add = 0xfd981238
&srds_cmplx_main_sbus_master->sbus.spare_data = 0xfd98123c
&srds_cmplx_main_sbus_master->sbus.spare_rcv_res = 0xfd981240
&srds_cmplx_main_sbus_master->sbus.spare_rcv = 0xfd981244
&srds_cmplx_main_sbus_master->sbus.core_mem = 0xfd981248
&srds_cmplx_main_sbus_master->sbus.bist_done = 0xfd98124c
&srds_cmplx_main_sbus_master->sbus.sticky = 0xfd981254
&srds_cmplx_main_sbus_master->sbus.rcv_sticky = 0xfd981258
&srds_cmplx_main_sbus_master->sbus.rcv_data_sticky = 0xfd98125c
&srds_cmplx_main_sbus_master->rom.ctrl = 0xfd981310
&srds_cmplx_main_sbus_master->twi.data = 0xfd981390
&srds_cmplx_main_sbus_master->twi.wr = 0xfd981394
&srds_cmplx_main_sbus_master->twi.low_address = 0xfd981398
&srds_cmplx_main_sbus_master->spico.cntl = 0xfd981410
&srds_cmplx_main_sbus_master->spico.general_purpose = 0xfd981414
&srds_cmplx_main_sbus_master->spico.alert = 0xfd981418
&srds_cmplx_main_sbus_master->spico.mem = 0xfd98141c
&srds_cmplx_main_sbus_master->spico.temp = 0xfd981420
&srds_cmplx_main_sbus_master->spico.sleep = 0xfd981424
&srds_cmplx_main_sbus_master->spico.threshold = 0xfd981428
&srds_cmplx_main_sbus_master->spico.general = 0xfd98142c
&srds_cmplx_main_sbus_master->sbm_mutex[0].mutex_lane = 0xfd981500
&srds_cmplx_main_sbus_master->sbm_mutex[1].mutex_lane = 0xfd981504
&srds_cmplx_main_sbus_master->sbm_mutex[2].mutex_lane = 0xfd981508
&srds_cmplx_main_sbus_master->sbm_mutex[3].mutex_lane = 0xfd98150c
&srds_cmplx_main_sbus_master->sbm_mutex[4].mutex_lane = 0xfd981510
&srds_cmplx_main_sbus_master->sbm_mutex[5].mutex_lane = 0xfd981514
&srds_cmplx_main_sbus_master->sbm_mutex[6].mutex_lane = 0xfd981518
&srds_cmplx_main_sbus_master->sbm_mutex[7].mutex_lane = 0xfd98151c
&srds_cmplx_main_sbus_master->sbm_mutex[8].mutex_lane = 0xfd981520
&srds_cmplx_main_sbus_master->sbm_mutex[9].mutex_lane = 0xfd981524
&srds_cmplx_main_sbus_master->sbm_mutex[10].mutex_lane = 0xfd981528
&srds_cmplx_main_sbus_master->sbm_mutex[11].mutex_lane = 0xfd98152c
&srds_cmplx_main_sbus_master->sbm_mutex[12].mutex_lane = 0xfd981530
&srds_cmplx_main_sbus_master->sbm_mutex[13].mutex_lane = 0xfd981534
&srds_cmplx_main_sbus_master->sbm_mutex[14].mutex_lane = 0xfd981538
&srds_cmplx_main_sbus_master->sbm_mutex[15].mutex_lane = 0xfd98153c
&srds_cmplx_main_sbus_master->sbm_mutex[16].mutex_lane = 0xfd981540
&srds_cmplx_main_sbus_master->sbm_mutex[17].mutex_lane = 0xfd981544
&srds_cmplx_main_sbus_master->sbm_mutex[18].mutex_lane = 0xfd981548
&srds_cmplx_main_sbus_master->sbm_mutex[19].mutex_lane = 0xfd98154c
&srds_cmplx_main_sbus_master->sbm_mutex[20].mutex_lane = 0xfd981550
&srds_cmplx_main_sbus_master->sbm_mutex[21].mutex_lane = 0xfd981554
&srds_cmplx_main_sbus_master->sbm_mutex[22].mutex_lane = 0xfd981558
&srds_cmplx_main_sbus_master->sbm_mutex[23].mutex_lane = 0xfd98155c
&srds_cmplx_main_sbus_master->sbm_mutex[24].mutex_lane = 0xfd981560
&srds_cmplx_main_sbus_master->sbm_mutex[25].mutex_lane = 0xfd981564
&srds_cmplx_main_sbus_master->sbm_mutex[26].mutex_lane = 0xfd981568
&srds_cmplx_main_sbus_master->sbm_mutex[27].mutex_lane = 0xfd98156c
&srds_cmplx_main_sbus_master->sbm_mutex[28].mutex_lane = 0xfd981570
&srds_cmplx_main_sbus_master->sbm_mutex[29].mutex_lane = 0xfd981574
&srds_cmplx_main_sbus_master->sbm_mutex[30].mutex_lane = 0xfd981578
&srds_cmplx_main_sbus_master->sbm_mutex[31].mutex_lane = 0xfd98157c
&srds_cmplx_main_sbus_master->sbm_mutex[32].mutex_lane = 0xfd981580
&srds_cmplx_main_sbus_master->sbm_mutex[33].mutex_lane = 0xfd981584
&srds_cmplx_main_sbus_master->sbm_mutex[34].mutex_lane = 0xfd981588
&srds_cmplx_main_sbus_master->sbm_mutex[35].mutex_lane = 0xfd98158c
&srds_cmplx_main_sbus_master->sbm_mutex[36].mutex_lane = 0xfd981590
&srds_cmplx_main_sbus_master->sbm_mutex[37].mutex_lane = 0xfd981594
&srds_cmplx_main_sbus_master->sbm_mutex[38].mutex_lane = 0xfd981598
&srds_cmplx_main_sbus_master->sbm_mutex[39].mutex_lane = 0xfd98159c
&srds_cmplx_main_sbus_master->sbm_mutex[40].mutex_lane = 0xfd9815a0
&srds_cmplx_main_sbus_master->sbm_mutex[41].mutex_lane = 0xfd9815a4
&srds_cmplx_main_sbus_master->sbm_mutex[42].mutex_lane = 0xfd9815a8
&srds_cmplx_main_sbus_master->sbm_mutex[43].mutex_lane = 0xfd9815ac
&srds_cmplx_main_sbus_master->sbm_mutex[44].mutex_lane = 0xfd9815b0
&srds_cmplx_main_sbus_master->sbm_mutex[45].mutex_lane = 0xfd9815b4
&srds_cmplx_main_sbus_master->sbm_mutex[46].mutex_lane = 0xfd9815b8
&srds_cmplx_main_sbus_master->sbm_mutex[47].mutex_lane = 0xfd9815bc
&srds_cmplx_main_sbus_master->sbm_mutex[48].mutex_lane = 0xfd9815c0
&srds_cmplx_main_sbus_master->sbm_mutex[49].mutex_lane = 0xfd9815c4
&srds_cmplx_main_sbus_master->sbm_mutex[50].mutex_lane = 0xfd9815c8
&srds_cmplx_main_sbus_master->sbm_mutex[51].mutex_lane = 0xfd9815cc
&srds_cmplx_main_sbus_master->sbm_mutex[52].mutex_lane = 0xfd9815d0
&srds_cmplx_main_sbus_master->sbm_mutex[53].mutex_lane = 0xfd9815d4
&srds_cmplx_main_sbus_master->sbm_mutex[54].mutex_lane = 0xfd9815d8
&srds_cmplx_main_sbus_master->sbm_mutex[55].mutex_lane = 0xfd9815dc
&srds_cmplx_main_sbus_master->sbm_mutex[56].mutex_lane = 0xfd9815e0
&srds_cmplx_main_sbus_master->sbm_mutex[57].mutex_lane = 0xfd9815e4
&srds_cmplx_main_sbus_master->sbm_mutex[58].mutex_lane = 0xfd9815e8
&srds_cmplx_main_sbus_master->sbm_mutex[59].mutex_lane = 0xfd9815ec
&srds_cmplx_main_sbus_master->sbm_mutex[60].mutex_lane = 0xfd9815f0
&srds_cmplx_main_sbus_master->sbm_mutex[61].mutex_lane = 0xfd9815f4
&srds_cmplx_main_sbus_master->sbm_mutex[62].mutex_lane = 0xfd9815f8
&srds_cmplx_main_sbus_master->sbm_mutex[63].mutex_lane = 0xfd9815fc
&srds_cmplx_main_lane0->int_ctrl_mem[0] = 0xfd990000
&srds_cmplx_main_lane0->int_ctrl_mem[1] = 0xfd990004
&srds_cmplx_main_lane0->int_ctrl_mem[2] = 0xfd990008
&srds_cmplx_main_lane0->int_ctrl_mem[3] = 0xfd99000c
&srds_cmplx_main_lane0->int_ctrl_mem[4] = 0xfd990010
&srds_cmplx_main_lane0->int_ctrl_mem[5] = 0xfd990014
&srds_cmplx_main_lane0->int_ctrl_mem[6] = 0xfd990018
&srds_cmplx_main_lane0->int_ctrl_mem[7] = 0xfd99001c
&srds_cmplx_main_lane0->int_ctrl_mem[8] = 0xfd990020
&srds_cmplx_main_lane0->int_ctrl_mem[9] = 0xfd990024
&srds_cmplx_main_lane0->int_ctrl_mem[10] = 0xfd990028
&srds_cmplx_main_lane0->int_ctrl_mem[11] = 0xfd99002c
&srds_cmplx_main_lane0->int_ctrl_mem[12] = 0xfd990030
&srds_cmplx_main_lane0->int_ctrl_mem[13] = 0xfd990034
&srds_cmplx_main_lane0->int_ctrl_mem[14] = 0xfd990038
&srds_cmplx_main_lane0->int_ctrl_mem[15] = 0xfd99003c
&srds_cmplx_main_lane0->int_ctrl_mem[16] = 0xfd990040
&srds_cmplx_main_lane0->int_ctrl_mem[17] = 0xfd990044
&srds_cmplx_main_lane0->int_ctrl_mem[18] = 0xfd990048
&srds_cmplx_main_lane0->int_ctrl_mem[19] = 0xfd99004c
&srds_cmplx_main_lane0->int_ctrl_mem[20] = 0xfd990050
&srds_cmplx_main_lane0->int_ctrl_mem[21] = 0xfd990054
&srds_cmplx_main_lane0->int_ctrl_mem[22] = 0xfd990058
&srds_cmplx_main_lane0->int_ctrl_mem[23] = 0xfd99005c
&srds_cmplx_main_lane0->int_ctrl_mem[24] = 0xfd990060
&srds_cmplx_main_lane0->int_ctrl_mem[25] = 0xfd990064
&srds_cmplx_main_lane0->int_ctrl_mem[26] = 0xfd990068
&srds_cmplx_main_lane0->int_ctrl_mem[27] = 0xfd99006c
&srds_cmplx_main_lane0->int_ctrl_mem[28] = 0xfd990070
&srds_cmplx_main_lane0->int_ctrl_mem[29] = 0xfd990074
&srds_cmplx_main_lane0->int_ctrl_mem[30] = 0xfd990078
&srds_cmplx_main_lane0->int_ctrl_mem[31] = 0xfd99007c
&srds_cmplx_main_lane0->int_ctrl_mem[32] = 0xfd990080
&srds_cmplx_main_lane0->int_ctrl_mem[33] = 0xfd990084
&srds_cmplx_main_lane0->int_ctrl_mem[34] = 0xfd990088
&srds_cmplx_main_lane0->int_ctrl_mem[35] = 0xfd99008c
&srds_cmplx_main_lane0->int_ctrl_mem[36] = 0xfd990090
&srds_cmplx_main_lane0->int_ctrl_mem[37] = 0xfd990094
&srds_cmplx_main_lane0->int_ctrl_mem[38] = 0xfd990098
&srds_cmplx_main_lane0->int_ctrl_mem[39] = 0xfd99009c
&srds_cmplx_main_lane0->int_ctrl_mem[40] = 0xfd9900a0
&srds_cmplx_main_lane0->int_ctrl_mem[41] = 0xfd9900a4
&srds_cmplx_main_lane0->int_ctrl_mem[42] = 0xfd9900a8
&srds_cmplx_main_lane0->int_ctrl_mem[43] = 0xfd9900ac
&srds_cmplx_main_lane0->int_ctrl_mem[44] = 0xfd9900b0
&srds_cmplx_main_lane0->int_ctrl_mem[45] = 0xfd9900b4
&srds_cmplx_main_lane0->int_ctrl_mem[46] = 0xfd9900b8
&srds_cmplx_main_lane0->int_ctrl_mem[47] = 0xfd9900bc
&srds_cmplx_main_lane0->int_ctrl_mem[48] = 0xfd9900c0
&srds_cmplx_main_lane0->int_ctrl_mem[49] = 0xfd9900c4
&srds_cmplx_main_lane0->int_ctrl_mem[50] = 0xfd9900c8
&srds_cmplx_main_lane0->int_ctrl_mem[51] = 0xfd9900cc
&srds_cmplx_main_lane0->int_ctrl_mem[52] = 0xfd9900d0
&srds_cmplx_main_lane0->int_ctrl_mem[53] = 0xfd9900d4
&srds_cmplx_main_lane0->int_ctrl_mem[54] = 0xfd9900d8
&srds_cmplx_main_lane0->int_ctrl_mem[55] = 0xfd9900dc
&srds_cmplx_main_lane0->int_ctrl_mem[56] = 0xfd9900e0
&srds_cmplx_main_lane0->int_ctrl_mem[57] = 0xfd9900e4
&srds_cmplx_main_lane0->int_ctrl_mem[58] = 0xfd9900e8
&srds_cmplx_main_lane0->int_ctrl_mem[59] = 0xfd9900ec
&srds_cmplx_main_lane0->int_ctrl_mem[60] = 0xfd9900f0
&srds_cmplx_main_lane0->int_ctrl_mem[61] = 0xfd9900f4
&srds_cmplx_main_lane0->int_ctrl_mem[62] = 0xfd9900f8
&srds_cmplx_main_lane0->int_ctrl_mem[63] = 0xfd9900fc
&srds_cmplx_main_lane0->gen.version = 0xfd990100
&srds_cmplx_main_lane0->gen.cntl = 0xfd990110
&srds_cmplx_main_lane0->gen.i_core_interrupt = 0xfd990120
&srds_cmplx_main_lane0->gen.i_core_interrupt_res = 0xfd990124
&srds_cmplx_main_lane0->gen.status = 0xfd990128
&srds_cmplx_main_lane0->gen.core_to_cntl = 0xfd990130
&srds_cmplx_main_lane0->gen.tx_override = 0xfd990134
&srds_cmplx_main_lane0->gen.dbg_rdy_lat_low = 0xfd990138
&srds_cmplx_main_lane0->ctl[0].sw_scratch = 0xfd990210
&srds_cmplx_main_lane0->ctl[1].sw_scratch = 0xfd990230
&srds_cmplx_main_lane0->fsm[0].set = 0xfd990240
&srds_cmplx_main_lane0->fsm[0].scnd_set = 0xfd990244
&srds_cmplx_main_lane0->fsm[0].scnd = 0xfd990248
&srds_cmplx_main_lane0->fsm[1].set = 0xfd990250
&srds_cmplx_main_lane0->fsm[1].scnd_set = 0xfd990254
&srds_cmplx_main_lane0->fsm[1].scnd = 0xfd990258
&srds_cmplx_main_lane0->fsm[2].set = 0xfd990260
&srds_cmplx_main_lane0->fsm[2].scnd_set = 0xfd990264
&srds_cmplx_main_lane0->fsm[2].scnd = 0xfd990268
&srds_cmplx_main_lane0->fsm[3].set = 0xfd990270
&srds_cmplx_main_lane0->fsm[3].scnd_set = 0xfd990274
&srds_cmplx_main_lane0->fsm[3].scnd = 0xfd990278
&srds_cmplx_main_lane0->fsm[4].set = 0xfd990280
&srds_cmplx_main_lane0->fsm[4].scnd_set = 0xfd990284
&srds_cmplx_main_lane0->fsm[4].scnd = 0xfd990288
&srds_cmplx_main_lane0->fsm[5].set = 0xfd990290
&srds_cmplx_main_lane0->fsm[5].scnd_set = 0xfd990294
&srds_cmplx_main_lane0->fsm[5].scnd = 0xfd990298
&srds_cmplx_main_lane0->fsm[6].set = 0xfd9902a0
&srds_cmplx_main_lane0->fsm[6].scnd_set = 0xfd9902a4
&srds_cmplx_main_lane0->fsm[6].scnd = 0xfd9902a8
&srds_cmplx_main_lane0->fsm[7].set = 0xfd9902b0
&srds_cmplx_main_lane0->fsm[7].scnd_set = 0xfd9902b4
&srds_cmplx_main_lane0->fsm[7].scnd = 0xfd9902b8
&srds_cmplx_main_lane0->fsm[8].set = 0xfd9902c0
&srds_cmplx_main_lane0->fsm[8].scnd_set = 0xfd9902c4
&srds_cmplx_main_lane0->fsm[8].scnd = 0xfd9902c8
&srds_cmplx_main_lane0->fsm[9].set = 0xfd9902d0
&srds_cmplx_main_lane0->fsm[9].scnd_set = 0xfd9902d4
&srds_cmplx_main_lane0->fsm[9].scnd = 0xfd9902d8
&srds_cmplx_main_lane0->fsm[10].set = 0xfd9902e0
&srds_cmplx_main_lane0->fsm[10].scnd_set = 0xfd9902e4
&srds_cmplx_main_lane0->fsm[10].scnd = 0xfd9902e8
&srds_cmplx_main_lane0->fsm[11].set = 0xfd9902f0
&srds_cmplx_main_lane0->fsm[11].scnd_set = 0xfd9902f4
&srds_cmplx_main_lane0->fsm[11].scnd = 0xfd9902f8
&srds_cmplx_main_lane0->fsm[12].set = 0xfd990300
&srds_cmplx_main_lane0->fsm[12].scnd_set = 0xfd990304
&srds_cmplx_main_lane0->fsm[12].scnd = 0xfd990308
&srds_cmplx_main_lane0->fsm[13].set = 0xfd990310
&srds_cmplx_main_lane0->fsm[13].scnd_set = 0xfd990314
&srds_cmplx_main_lane0->fsm[13].scnd = 0xfd990318
&srds_cmplx_main_lane0->fsm[14].set = 0xfd990320
&srds_cmplx_main_lane0->fsm[14].scnd_set = 0xfd990324
&srds_cmplx_main_lane0->fsm[14].scnd = 0xfd990328
&srds_cmplx_main_lane0->fsm[15].set = 0xfd990330
&srds_cmplx_main_lane0->fsm[15].scnd_set = 0xfd990334
&srds_cmplx_main_lane0->fsm[15].scnd = 0xfd990338
&srds_cmplx_main_lane0->pcie.cfg = 0xfd990340
&srds_cmplx_main_lane0->core.stat = 0xfd990360
&srds_cmplx_main_lane0->eth.postdiv = 0xfd990370
&srds_cmplx_main_lane0->eth.pdiv_msb = 0xfd990374
&srds_cmplx_main_lane0->eth.pdiv_lsb = 0xfd990378
&srds_cmplx_main_lane0->comma.det = 0xfd990380
&srds_cmplx_main_lane0->sata.conf = 0xfd990390
&srds_cmplx_main_lane0->spico.mem = 0xfd9903a0
&srds_cmplx_main_lane1->int_ctrl_mem[0] = 0xfd990400
&srds_cmplx_main_lane1->int_ctrl_mem[1] = 0xfd990404
&srds_cmplx_main_lane1->int_ctrl_mem[2] = 0xfd990408
&srds_cmplx_main_lane1->int_ctrl_mem[3] = 0xfd99040c
&srds_cmplx_main_lane1->int_ctrl_mem[4] = 0xfd990410
&srds_cmplx_main_lane1->int_ctrl_mem[5] = 0xfd990414
&srds_cmplx_main_lane1->int_ctrl_mem[6] = 0xfd990418
&srds_cmplx_main_lane1->int_ctrl_mem[7] = 0xfd99041c
&srds_cmplx_main_lane1->int_ctrl_mem[8] = 0xfd990420
&srds_cmplx_main_lane1->int_ctrl_mem[9] = 0xfd990424
&srds_cmplx_main_lane1->int_ctrl_mem[10] = 0xfd990428
&srds_cmplx_main_lane1->int_ctrl_mem[11] = 0xfd99042c
&srds_cmplx_main_lane1->int_ctrl_mem[12] = 0xfd990430
&srds_cmplx_main_lane1->int_ctrl_mem[13] = 0xfd990434
&srds_cmplx_main_lane1->int_ctrl_mem[14] = 0xfd990438
&srds_cmplx_main_lane1->int_ctrl_mem[15] = 0xfd99043c
&srds_cmplx_main_lane1->int_ctrl_mem[16] = 0xfd990440
&srds_cmplx_main_lane1->int_ctrl_mem[17] = 0xfd990444
&srds_cmplx_main_lane1->int_ctrl_mem[18] = 0xfd990448
&srds_cmplx_main_lane1->int_ctrl_mem[19] = 0xfd99044c
&srds_cmplx_main_lane1->int_ctrl_mem[20] = 0xfd990450
&srds_cmplx_main_lane1->int_ctrl_mem[21] = 0xfd990454
&srds_cmplx_main_lane1->int_ctrl_mem[22] = 0xfd990458
&srds_cmplx_main_lane1->int_ctrl_mem[23] = 0xfd99045c
&srds_cmplx_main_lane1->int_ctrl_mem[24] = 0xfd990460
&srds_cmplx_main_lane1->int_ctrl_mem[25] = 0xfd990464
&srds_cmplx_main_lane1->int_ctrl_mem[26] = 0xfd990468
&srds_cmplx_main_lane1->int_ctrl_mem[27] = 0xfd99046c
&srds_cmplx_main_lane1->int_ctrl_mem[28] = 0xfd990470
&srds_cmplx_main_lane1->int_ctrl_mem[29] = 0xfd990474
&srds_cmplx_main_lane1->int_ctrl_mem[30] = 0xfd990478
&srds_cmplx_main_lane1->int_ctrl_mem[31] = 0xfd99047c
&srds_cmplx_main_lane1->int_ctrl_mem[32] = 0xfd990480
&srds_cmplx_main_lane1->int_ctrl_mem[33] = 0xfd990484
&srds_cmplx_main_lane1->int_ctrl_mem[34] = 0xfd990488
&srds_cmplx_main_lane1->int_ctrl_mem[35] = 0xfd99048c
&srds_cmplx_main_lane1->int_ctrl_mem[36] = 0xfd990490
&srds_cmplx_main_lane1->int_ctrl_mem[37] = 0xfd990494
&srds_cmplx_main_lane1->int_ctrl_mem[38] = 0xfd990498
&srds_cmplx_main_lane1->int_ctrl_mem[39] = 0xfd99049c
&srds_cmplx_main_lane1->int_ctrl_mem[40] = 0xfd9904a0
&srds_cmplx_main_lane1->int_ctrl_mem[41] = 0xfd9904a4
&srds_cmplx_main_lane1->int_ctrl_mem[42] = 0xfd9904a8
&srds_cmplx_main_lane1->int_ctrl_mem[43] = 0xfd9904ac
&srds_cmplx_main_lane1->int_ctrl_mem[44] = 0xfd9904b0
&srds_cmplx_main_lane1->int_ctrl_mem[45] = 0xfd9904b4
&srds_cmplx_main_lane1->int_ctrl_mem[46] = 0xfd9904b8
&srds_cmplx_main_lane1->int_ctrl_mem[47] = 0xfd9904bc
&srds_cmplx_main_lane1->int_ctrl_mem[48] = 0xfd9904c0
&srds_cmplx_main_lane1->int_ctrl_mem[49] = 0xfd9904c4
&srds_cmplx_main_lane1->int_ctrl_mem[50] = 0xfd9904c8
&srds_cmplx_main_lane1->int_ctrl_mem[51] = 0xfd9904cc
&srds_cmplx_main_lane1->int_ctrl_mem[52] = 0xfd9904d0
&srds_cmplx_main_lane1->int_ctrl_mem[53] = 0xfd9904d4
&srds_cmplx_main_lane1->int_ctrl_mem[54] = 0xfd9904d8
&srds_cmplx_main_lane1->int_ctrl_mem[55] = 0xfd9904dc
&srds_cmplx_main_lane1->int_ctrl_mem[56] = 0xfd9904e0
&srds_cmplx_main_lane1->int_ctrl_mem[57] = 0xfd9904e4
&srds_cmplx_main_lane1->int_ctrl_mem[58] = 0xfd9904e8
&srds_cmplx_main_lane1->int_ctrl_mem[59] = 0xfd9904ec
&srds_cmplx_main_lane1->int_ctrl_mem[60] = 0xfd9904f0
&srds_cmplx_main_lane1->int_ctrl_mem[61] = 0xfd9904f4
&srds_cmplx_main_lane1->int_ctrl_mem[62] = 0xfd9904f8
&srds_cmplx_main_lane1->int_ctrl_mem[63] = 0xfd9904fc
&srds_cmplx_main_lane1->gen.version = 0xfd990500
&srds_cmplx_main_lane1->gen.cntl = 0xfd990510
&srds_cmplx_main_lane1->gen.i_core_interrupt = 0xfd990520
&srds_cmplx_main_lane1->gen.i_core_interrupt_res = 0xfd990524
&srds_cmplx_main_lane1->gen.status = 0xfd990528
&srds_cmplx_main_lane1->gen.core_to_cntl = 0xfd990530
&srds_cmplx_main_lane1->gen.tx_override = 0xfd990534
&srds_cmplx_main_lane1->gen.dbg_rdy_lat_low = 0xfd990538
&srds_cmplx_main_lane1->ctl[0].sw_scratch = 0xfd990610
&srds_cmplx_main_lane1->ctl[1].sw_scratch = 0xfd990630
&srds_cmplx_main_lane1->fsm[0].set = 0xfd990640
&srds_cmplx_main_lane1->fsm[0].scnd_set = 0xfd990644
&srds_cmplx_main_lane1->fsm[0].scnd = 0xfd990648
&srds_cmplx_main_lane1->fsm[1].set = 0xfd990650
&srds_cmplx_main_lane1->fsm[1].scnd_set = 0xfd990654
&srds_cmplx_main_lane1->fsm[1].scnd = 0xfd990658
&srds_cmplx_main_lane1->fsm[2].set = 0xfd990660
&srds_cmplx_main_lane1->fsm[2].scnd_set = 0xfd990664
&srds_cmplx_main_lane1->fsm[2].scnd = 0xfd990668
&srds_cmplx_main_lane1->fsm[3].set = 0xfd990670
&srds_cmplx_main_lane1->fsm[3].scnd_set = 0xfd990674
&srds_cmplx_main_lane1->fsm[3].scnd = 0xfd990678
&srds_cmplx_main_lane1->fsm[4].set = 0xfd990680
&srds_cmplx_main_lane1->fsm[4].scnd_set = 0xfd990684
&srds_cmplx_main_lane1->fsm[4].scnd = 0xfd990688
&srds_cmplx_main_lane1->fsm[5].set = 0xfd990690
&srds_cmplx_main_lane1->fsm[5].scnd_set = 0xfd990694
&srds_cmplx_main_lane1->fsm[5].scnd = 0xfd990698
&srds_cmplx_main_lane1->fsm[6].set = 0xfd9906a0
&srds_cmplx_main_lane1->fsm[6].scnd_set = 0xfd9906a4
&srds_cmplx_main_lane1->fsm[6].scnd = 0xfd9906a8
&srds_cmplx_main_lane1->fsm[7].set = 0xfd9906b0
&srds_cmplx_main_lane1->fsm[7].scnd_set = 0xfd9906b4
&srds_cmplx_main_lane1->fsm[7].scnd = 0xfd9906b8
&srds_cmplx_main_lane1->fsm[8].set = 0xfd9906c0
&srds_cmplx_main_lane1->fsm[8].scnd_set = 0xfd9906c4
&srds_cmplx_main_lane1->fsm[8].scnd = 0xfd9906c8
&srds_cmplx_main_lane1->fsm[9].set = 0xfd9906d0
&srds_cmplx_main_lane1->fsm[9].scnd_set = 0xfd9906d4
&srds_cmplx_main_lane1->fsm[9].scnd = 0xfd9906d8
&srds_cmplx_main_lane1->fsm[10].set = 0xfd9906e0
&srds_cmplx_main_lane1->fsm[10].scnd_set = 0xfd9906e4
&srds_cmplx_main_lane1->fsm[10].scnd = 0xfd9906e8
&srds_cmplx_main_lane1->fsm[11].set = 0xfd9906f0
&srds_cmplx_main_lane1->fsm[11].scnd_set = 0xfd9906f4
&srds_cmplx_main_lane1->fsm[11].scnd = 0xfd9906f8
&srds_cmplx_main_lane1->fsm[12].set = 0xfd990700
&srds_cmplx_main_lane1->fsm[12].scnd_set = 0xfd990704
&srds_cmplx_main_lane1->fsm[12].scnd = 0xfd990708
&srds_cmplx_main_lane1->fsm[13].set = 0xfd990710
&srds_cmplx_main_lane1->fsm[13].scnd_set = 0xfd990714
&srds_cmplx_main_lane1->fsm[13].scnd = 0xfd990718
&srds_cmplx_main_lane1->fsm[14].set = 0xfd990720
&srds_cmplx_main_lane1->fsm[14].scnd_set = 0xfd990724
&srds_cmplx_main_lane1->fsm[14].scnd = 0xfd990728
&srds_cmplx_main_lane1->fsm[15].set = 0xfd990730
&srds_cmplx_main_lane1->fsm[15].scnd_set = 0xfd990734
&srds_cmplx_main_lane1->fsm[15].scnd = 0xfd990738
&srds_cmplx_main_lane1->pcie.cfg = 0xfd990740
&srds_cmplx_main_lane1->core.stat = 0xfd990760
&srds_cmplx_main_lane1->eth.postdiv = 0xfd990770
&srds_cmplx_main_lane1->eth.pdiv_msb = 0xfd990774
&srds_cmplx_main_lane1->eth.pdiv_lsb = 0xfd990778
&srds_cmplx_main_lane1->comma.det = 0xfd990780
&srds_cmplx_main_lane1->sata.conf = 0xfd990790
&srds_cmplx_main_lane1->spico.mem = 0xfd9907a0
&srds_cmplx_main_lane2->int_ctrl_mem[0] = 0xfd990800
&srds_cmplx_main_lane2->int_ctrl_mem[1] = 0xfd990804
&srds_cmplx_main_lane2->int_ctrl_mem[2] = 0xfd990808
&srds_cmplx_main_lane2->int_ctrl_mem[3] = 0xfd99080c
&srds_cmplx_main_lane2->int_ctrl_mem[4] = 0xfd990810
&srds_cmplx_main_lane2->int_ctrl_mem[5] = 0xfd990814
&srds_cmplx_main_lane2->int_ctrl_mem[6] = 0xfd990818
&srds_cmplx_main_lane2->int_ctrl_mem[7] = 0xfd99081c
&srds_cmplx_main_lane2->int_ctrl_mem[8] = 0xfd990820
&srds_cmplx_main_lane2->int_ctrl_mem[9] = 0xfd990824
&srds_cmplx_main_lane2->int_ctrl_mem[10] = 0xfd990828
&srds_cmplx_main_lane2->int_ctrl_mem[11] = 0xfd99082c
&srds_cmplx_main_lane2->int_ctrl_mem[12] = 0xfd990830
&srds_cmplx_main_lane2->int_ctrl_mem[13] = 0xfd990834
&srds_cmplx_main_lane2->int_ctrl_mem[14] = 0xfd990838
&srds_cmplx_main_lane2->int_ctrl_mem[15] = 0xfd99083c
&srds_cmplx_main_lane2->int_ctrl_mem[16] = 0xfd990840
&srds_cmplx_main_lane2->int_ctrl_mem[17] = 0xfd990844
&srds_cmplx_main_lane2->int_ctrl_mem[18] = 0xfd990848
&srds_cmplx_main_lane2->int_ctrl_mem[19] = 0xfd99084c
&srds_cmplx_main_lane2->int_ctrl_mem[20] = 0xfd990850
&srds_cmplx_main_lane2->int_ctrl_mem[21] = 0xfd990854
&srds_cmplx_main_lane2->int_ctrl_mem[22] = 0xfd990858
&srds_cmplx_main_lane2->int_ctrl_mem[23] = 0xfd99085c
&srds_cmplx_main_lane2->int_ctrl_mem[24] = 0xfd990860
&srds_cmplx_main_lane2->int_ctrl_mem[25] = 0xfd990864
&srds_cmplx_main_lane2->int_ctrl_mem[26] = 0xfd990868
&srds_cmplx_main_lane2->int_ctrl_mem[27] = 0xfd99086c
&srds_cmplx_main_lane2->int_ctrl_mem[28] = 0xfd990870
&srds_cmplx_main_lane2->int_ctrl_mem[29] = 0xfd990874
&srds_cmplx_main_lane2->int_ctrl_mem[30] = 0xfd990878
&srds_cmplx_main_lane2->int_ctrl_mem[31] = 0xfd99087c
&srds_cmplx_main_lane2->int_ctrl_mem[32] = 0xfd990880
&srds_cmplx_main_lane2->int_ctrl_mem[33] = 0xfd990884
&srds_cmplx_main_lane2->int_ctrl_mem[34] = 0xfd990888
&srds_cmplx_main_lane2->int_ctrl_mem[35] = 0xfd99088c
&srds_cmplx_main_lane2->int_ctrl_mem[36] = 0xfd990890
&srds_cmplx_main_lane2->int_ctrl_mem[37] = 0xfd990894
&srds_cmplx_main_lane2->int_ctrl_mem[38] = 0xfd990898
&srds_cmplx_main_lane2->int_ctrl_mem[39] = 0xfd99089c
&srds_cmplx_main_lane2->int_ctrl_mem[40] = 0xfd9908a0
&srds_cmplx_main_lane2->int_ctrl_mem[41] = 0xfd9908a4
&srds_cmplx_main_lane2->int_ctrl_mem[42] = 0xfd9908a8
&srds_cmplx_main_lane2->int_ctrl_mem[43] = 0xfd9908ac
&srds_cmplx_main_lane2->int_ctrl_mem[44] = 0xfd9908b0
&srds_cmplx_main_lane2->int_ctrl_mem[45] = 0xfd9908b4
&srds_cmplx_main_lane2->int_ctrl_mem[46] = 0xfd9908b8
&srds_cmplx_main_lane2->int_ctrl_mem[47] = 0xfd9908bc
&srds_cmplx_main_lane2->int_ctrl_mem[48] = 0xfd9908c0
&srds_cmplx_main_lane2->int_ctrl_mem[49] = 0xfd9908c4
&srds_cmplx_main_lane2->int_ctrl_mem[50] = 0xfd9908c8
&srds_cmplx_main_lane2->int_ctrl_mem[51] = 0xfd9908cc
&srds_cmplx_main_lane2->int_ctrl_mem[52] = 0xfd9908d0
&srds_cmplx_main_lane2->int_ctrl_mem[53] = 0xfd9908d4
&srds_cmplx_main_lane2->int_ctrl_mem[54] = 0xfd9908d8
&srds_cmplx_main_lane2->int_ctrl_mem[55] = 0xfd9908dc
&srds_cmplx_main_lane2->int_ctrl_mem[56] = 0xfd9908e0
&srds_cmplx_main_lane2->int_ctrl_mem[57] = 0xfd9908e4
&srds_cmplx_main_lane2->int_ctrl_mem[58] = 0xfd9908e8
&srds_cmplx_main_lane2->int_ctrl_mem[59] = 0xfd9908ec
&srds_cmplx_main_lane2->int_ctrl_mem[60] = 0xfd9908f0
&srds_cmplx_main_lane2->int_ctrl_mem[61] = 0xfd9908f4
&srds_cmplx_main_lane2->int_ctrl_mem[62] = 0xfd9908f8
&srds_cmplx_main_lane2->int_ctrl_mem[63] = 0xfd9908fc
&srds_cmplx_main_lane2->gen.version = 0xfd990900
&srds_cmplx_main_lane2->gen.cntl = 0xfd990910
&srds_cmplx_main_lane2->gen.i_core_interrupt = 0xfd990920
&srds_cmplx_main_lane2->gen.i_core_interrupt_res = 0xfd990924
&srds_cmplx_main_lane2->gen.status = 0xfd990928
&srds_cmplx_main_lane2->gen.core_to_cntl = 0xfd990930
&srds_cmplx_main_lane2->gen.tx_override = 0xfd990934
&srds_cmplx_main_lane2->gen.dbg_rdy_lat_low = 0xfd990938
&srds_cmplx_main_lane2->ctl[0].sw_scratch = 0xfd990a10
&srds_cmplx_main_lane2->ctl[1].sw_scratch = 0xfd990a30
&srds_cmplx_main_lane2->fsm[0].set = 0xfd990a40
&srds_cmplx_main_lane2->fsm[0].scnd_set = 0xfd990a44
&srds_cmplx_main_lane2->fsm[0].scnd = 0xfd990a48
&srds_cmplx_main_lane2->fsm[1].set = 0xfd990a50
&srds_cmplx_main_lane2->fsm[1].scnd_set = 0xfd990a54
&srds_cmplx_main_lane2->fsm[1].scnd = 0xfd990a58
&srds_cmplx_main_lane2->fsm[2].set = 0xfd990a60
&srds_cmplx_main_lane2->fsm[2].scnd_set = 0xfd990a64
&srds_cmplx_main_lane2->fsm[2].scnd = 0xfd990a68
&srds_cmplx_main_lane2->fsm[3].set = 0xfd990a70
&srds_cmplx_main_lane2->fsm[3].scnd_set = 0xfd990a74
&srds_cmplx_main_lane2->fsm[3].scnd = 0xfd990a78
&srds_cmplx_main_lane2->fsm[4].set = 0xfd990a80
&srds_cmplx_main_lane2->fsm[4].scnd_set = 0xfd990a84
&srds_cmplx_main_lane2->fsm[4].scnd = 0xfd990a88
&srds_cmplx_main_lane2->fsm[5].set = 0xfd990a90
&srds_cmplx_main_lane2->fsm[5].scnd_set = 0xfd990a94
&srds_cmplx_main_lane2->fsm[5].scnd = 0xfd990a98
&srds_cmplx_main_lane2->fsm[6].set = 0xfd990aa0
&srds_cmplx_main_lane2->fsm[6].scnd_set = 0xfd990aa4
&srds_cmplx_main_lane2->fsm[6].scnd = 0xfd990aa8
&srds_cmplx_main_lane2->fsm[7].set = 0xfd990ab0
&srds_cmplx_main_lane2->fsm[7].scnd_set = 0xfd990ab4
&srds_cmplx_main_lane2->fsm[7].scnd = 0xfd990ab8
&srds_cmplx_main_lane2->fsm[8].set = 0xfd990ac0
&srds_cmplx_main_lane2->fsm[8].scnd_set = 0xfd990ac4
&srds_cmplx_main_lane2->fsm[8].scnd = 0xfd990ac8
&srds_cmplx_main_lane2->fsm[9].set = 0xfd990ad0
&srds_cmplx_main_lane2->fsm[9].scnd_set = 0xfd990ad4
&srds_cmplx_main_lane2->fsm[9].scnd = 0xfd990ad8
&srds_cmplx_main_lane2->fsm[10].set = 0xfd990ae0
&srds_cmplx_main_lane2->fsm[10].scnd_set = 0xfd990ae4
&srds_cmplx_main_lane2->fsm[10].scnd = 0xfd990ae8
&srds_cmplx_main_lane2->fsm[11].set = 0xfd990af0
&srds_cmplx_main_lane2->fsm[11].scnd_set = 0xfd990af4
&srds_cmplx_main_lane2->fsm[11].scnd = 0xfd990af8
&srds_cmplx_main_lane2->fsm[12].set = 0xfd990b00
&srds_cmplx_main_lane2->fsm[12].scnd_set = 0xfd990b04
&srds_cmplx_main_lane2->fsm[12].scnd = 0xfd990b08
&srds_cmplx_main_lane2->fsm[13].set = 0xfd990b10
&srds_cmplx_main_lane2->fsm[13].scnd_set = 0xfd990b14
&srds_cmplx_main_lane2->fsm[13].scnd = 0xfd990b18
&srds_cmplx_main_lane2->fsm[14].set = 0xfd990b20
&srds_cmplx_main_lane2->fsm[14].scnd_set = 0xfd990b24
&srds_cmplx_main_lane2->fsm[14].scnd = 0xfd990b28
&srds_cmplx_main_lane2->fsm[15].set = 0xfd990b30
&srds_cmplx_main_lane2->fsm[15].scnd_set = 0xfd990b34
&srds_cmplx_main_lane2->fsm[15].scnd = 0xfd990b38
&srds_cmplx_main_lane2->pcie.cfg = 0xfd990b40
&srds_cmplx_main_lane2->core.stat = 0xfd990b60
&srds_cmplx_main_lane2->eth.postdiv = 0xfd990b70
&srds_cmplx_main_lane2->eth.pdiv_msb = 0xfd990b74
&srds_cmplx_main_lane2->eth.pdiv_lsb = 0xfd990b78
&srds_cmplx_main_lane2->comma.det = 0xfd990b80
&srds_cmplx_main_lane2->sata.conf = 0xfd990b90
&srds_cmplx_main_lane2->spico.mem = 0xfd990ba0
&srds_cmplx_main_lane3->int_ctrl_mem[0] = 0xfd990c00
&srds_cmplx_main_lane3->int_ctrl_mem[1] = 0xfd990c04
&srds_cmplx_main_lane3->int_ctrl_mem[2] = 0xfd990c08
&srds_cmplx_main_lane3->int_ctrl_mem[3] = 0xfd990c0c
&srds_cmplx_main_lane3->int_ctrl_mem[4] = 0xfd990c10
&srds_cmplx_main_lane3->int_ctrl_mem[5] = 0xfd990c14
&srds_cmplx_main_lane3->int_ctrl_mem[6] = 0xfd990c18
&srds_cmplx_main_lane3->int_ctrl_mem[7] = 0xfd990c1c
&srds_cmplx_main_lane3->int_ctrl_mem[8] = 0xfd990c20
&srds_cmplx_main_lane3->int_ctrl_mem[9] = 0xfd990c24
&srds_cmplx_main_lane3->int_ctrl_mem[10] = 0xfd990c28
&srds_cmplx_main_lane3->int_ctrl_mem[11] = 0xfd990c2c
&srds_cmplx_main_lane3->int_ctrl_mem[12] = 0xfd990c30
&srds_cmplx_main_lane3->int_ctrl_mem[13] = 0xfd990c34
&srds_cmplx_main_lane3->int_ctrl_mem[14] = 0xfd990c38
&srds_cmplx_main_lane3->int_ctrl_mem[15] = 0xfd990c3c
&srds_cmplx_main_lane3->int_ctrl_mem[16] = 0xfd990c40
&srds_cmplx_main_lane3->int_ctrl_mem[17] = 0xfd990c44
&srds_cmplx_main_lane3->int_ctrl_mem[18] = 0xfd990c48
&srds_cmplx_main_lane3->int_ctrl_mem[19] = 0xfd990c4c
&srds_cmplx_main_lane3->int_ctrl_mem[20] = 0xfd990c50
&srds_cmplx_main_lane3->int_ctrl_mem[21] = 0xfd990c54
&srds_cmplx_main_lane3->int_ctrl_mem[22] = 0xfd990c58
&srds_cmplx_main_lane3->int_ctrl_mem[23] = 0xfd990c5c
&srds_cmplx_main_lane3->int_ctrl_mem[24] = 0xfd990c60
&srds_cmplx_main_lane3->int_ctrl_mem[25] = 0xfd990c64
&srds_cmplx_main_lane3->int_ctrl_mem[26] = 0xfd990c68
&srds_cmplx_main_lane3->int_ctrl_mem[27] = 0xfd990c6c
&srds_cmplx_main_lane3->int_ctrl_mem[28] = 0xfd990c70
&srds_cmplx_main_lane3->int_ctrl_mem[29] = 0xfd990c74
&srds_cmplx_main_lane3->int_ctrl_mem[30] = 0xfd990c78
&srds_cmplx_main_lane3->int_ctrl_mem[31] = 0xfd990c7c
&srds_cmplx_main_lane3->int_ctrl_mem[32] = 0xfd990c80
&srds_cmplx_main_lane3->int_ctrl_mem[33] = 0xfd990c84
&srds_cmplx_main_lane3->int_ctrl_mem[34] = 0xfd990c88
&srds_cmplx_main_lane3->int_ctrl_mem[35] = 0xfd990c8c
&srds_cmplx_main_lane3->int_ctrl_mem[36] = 0xfd990c90
&srds_cmplx_main_lane3->int_ctrl_mem[37] = 0xfd990c94
&srds_cmplx_main_lane3->int_ctrl_mem[38] = 0xfd990c98
&srds_cmplx_main_lane3->int_ctrl_mem[39] = 0xfd990c9c
&srds_cmplx_main_lane3->int_ctrl_mem[40] = 0xfd990ca0
&srds_cmplx_main_lane3->int_ctrl_mem[41] = 0xfd990ca4
&srds_cmplx_main_lane3->int_ctrl_mem[42] = 0xfd990ca8
&srds_cmplx_main_lane3->int_ctrl_mem[43] = 0xfd990cac
&srds_cmplx_main_lane3->int_ctrl_mem[44] = 0xfd990cb0
&srds_cmplx_main_lane3->int_ctrl_mem[45] = 0xfd990cb4
&srds_cmplx_main_lane3->int_ctrl_mem[46] = 0xfd990cb8
&srds_cmplx_main_lane3->int_ctrl_mem[47] = 0xfd990cbc
&srds_cmplx_main_lane3->int_ctrl_mem[48] = 0xfd990cc0
&srds_cmplx_main_lane3->int_ctrl_mem[49] = 0xfd990cc4
&srds_cmplx_main_lane3->int_ctrl_mem[50] = 0xfd990cc8
&srds_cmplx_main_lane3->int_ctrl_mem[51] = 0xfd990ccc
&srds_cmplx_main_lane3->int_ctrl_mem[52] = 0xfd990cd0
&srds_cmplx_main_lane3->int_ctrl_mem[53] = 0xfd990cd4
&srds_cmplx_main_lane3->int_ctrl_mem[54] = 0xfd990cd8
&srds_cmplx_main_lane3->int_ctrl_mem[55] = 0xfd990cdc
&srds_cmplx_main_lane3->int_ctrl_mem[56] = 0xfd990ce0
&srds_cmplx_main_lane3->int_ctrl_mem[57] = 0xfd990ce4
&srds_cmplx_main_lane3->int_ctrl_mem[58] = 0xfd990ce8
&srds_cmplx_main_lane3->int_ctrl_mem[59] = 0xfd990cec
&srds_cmplx_main_lane3->int_ctrl_mem[60] = 0xfd990cf0
&srds_cmplx_main_lane3->int_ctrl_mem[61] = 0xfd990cf4
&srds_cmplx_main_lane3->int_ctrl_mem[62] = 0xfd990cf8
&srds_cmplx_main_lane3->int_ctrl_mem[63] = 0xfd990cfc
&srds_cmplx_main_lane3->gen.version = 0xfd990d00
&srds_cmplx_main_lane3->gen.cntl = 0xfd990d10
&srds_cmplx_main_lane3->gen.i_core_interrupt = 0xfd990d20
&srds_cmplx_main_lane3->gen.i_core_interrupt_res = 0xfd990d24
&srds_cmplx_main_lane3->gen.status = 0xfd990d28
&srds_cmplx_main_lane3->gen.core_to_cntl = 0xfd990d30
&srds_cmplx_main_lane3->gen.tx_override = 0xfd990d34
&srds_cmplx_main_lane3->gen.dbg_rdy_lat_low = 0xfd990d38
&srds_cmplx_main_lane3->ctl[0].sw_scratch = 0xfd990e10
&srds_cmplx_main_lane3->ctl[1].sw_scratch = 0xfd990e30
&srds_cmplx_main_lane3->fsm[0].set = 0xfd990e40
&srds_cmplx_main_lane3->fsm[0].scnd_set = 0xfd990e44
&srds_cmplx_main_lane3->fsm[0].scnd = 0xfd990e48
&srds_cmplx_main_lane3->fsm[1].set = 0xfd990e50
&srds_cmplx_main_lane3->fsm[1].scnd_set = 0xfd990e54
&srds_cmplx_main_lane3->fsm[1].scnd = 0xfd990e58
&srds_cmplx_main_lane3->fsm[2].set = 0xfd990e60
&srds_cmplx_main_lane3->fsm[2].scnd_set = 0xfd990e64
&srds_cmplx_main_lane3->fsm[2].scnd = 0xfd990e68
&srds_cmplx_main_lane3->fsm[3].set = 0xfd990e70
&srds_cmplx_main_lane3->fsm[3].scnd_set = 0xfd990e74
&srds_cmplx_main_lane3->fsm[3].scnd = 0xfd990e78
&srds_cmplx_main_lane3->fsm[4].set = 0xfd990e80
&srds_cmplx_main_lane3->fsm[4].scnd_set = 0xfd990e84
&srds_cmplx_main_lane3->fsm[4].scnd = 0xfd990e88
&srds_cmplx_main_lane3->fsm[5].set = 0xfd990e90
&srds_cmplx_main_lane3->fsm[5].scnd_set = 0xfd990e94
&srds_cmplx_main_lane3->fsm[5].scnd = 0xfd990e98
&srds_cmplx_main_lane3->fsm[6].set = 0xfd990ea0
&srds_cmplx_main_lane3->fsm[6].scnd_set = 0xfd990ea4
&srds_cmplx_main_lane3->fsm[6].scnd = 0xfd990ea8
&srds_cmplx_main_lane3->fsm[7].set = 0xfd990eb0
&srds_cmplx_main_lane3->fsm[7].scnd_set = 0xfd990eb4
&srds_cmplx_main_lane3->fsm[7].scnd = 0xfd990eb8
&srds_cmplx_main_lane3->fsm[8].set = 0xfd990ec0
&srds_cmplx_main_lane3->fsm[8].scnd_set = 0xfd990ec4
&srds_cmplx_main_lane3->fsm[8].scnd = 0xfd990ec8
&srds_cmplx_main_lane3->fsm[9].set = 0xfd990ed0
&srds_cmplx_main_lane3->fsm[9].scnd_set = 0xfd990ed4
&srds_cmplx_main_lane3->fsm[9].scnd = 0xfd990ed8
&srds_cmplx_main_lane3->fsm[10].set = 0xfd990ee0
&srds_cmplx_main_lane3->fsm[10].scnd_set = 0xfd990ee4
&srds_cmplx_main_lane3->fsm[10].scnd = 0xfd990ee8
&srds_cmplx_main_lane3->fsm[11].set = 0xfd990ef0
&srds_cmplx_main_lane3->fsm[11].scnd_set = 0xfd990ef4
&srds_cmplx_main_lane3->fsm[11].scnd = 0xfd990ef8
&srds_cmplx_main_lane3->fsm[12].set = 0xfd990f00
&srds_cmplx_main_lane3->fsm[12].scnd_set = 0xfd990f04
&srds_cmplx_main_lane3->fsm[12].scnd = 0xfd990f08
&srds_cmplx_main_lane3->fsm[13].set = 0xfd990f10
&srds_cmplx_main_lane3->fsm[13].scnd_set = 0xfd990f14
&srds_cmplx_main_lane3->fsm[13].scnd = 0xfd990f18
&srds_cmplx_main_lane3->fsm[14].set = 0xfd990f20
&srds_cmplx_main_lane3->fsm[14].scnd_set = 0xfd990f24
&srds_cmplx_main_lane3->fsm[14].scnd = 0xfd990f28
&srds_cmplx_main_lane3->fsm[15].set = 0xfd990f30
&srds_cmplx_main_lane3->fsm[15].scnd_set = 0xfd990f34
&srds_cmplx_main_lane3->fsm[15].scnd = 0xfd990f38
&srds_cmplx_main_lane3->pcie.cfg = 0xfd990f40
&srds_cmplx_main_lane3->core.stat = 0xfd990f60
&srds_cmplx_main_lane3->eth.postdiv = 0xfd990f70
&srds_cmplx_main_lane3->eth.pdiv_msb = 0xfd990f74
&srds_cmplx_main_lane3->eth.pdiv_lsb = 0xfd990f78
&srds_cmplx_main_lane3->comma.det = 0xfd990f80
&srds_cmplx_main_lane3->sata.conf = 0xfd990f90
&srds_cmplx_main_lane3->spico.mem = 0xfd990fa0
&srds_cmplx_main_lane4->int_ctrl_mem[0] = 0xfd991000
&srds_cmplx_main_lane4->int_ctrl_mem[1] = 0xfd991004
&srds_cmplx_main_lane4->int_ctrl_mem[2] = 0xfd991008
&srds_cmplx_main_lane4->int_ctrl_mem[3] = 0xfd99100c
&srds_cmplx_main_lane4->int_ctrl_mem[4] = 0xfd991010
&srds_cmplx_main_lane4->int_ctrl_mem[5] = 0xfd991014
&srds_cmplx_main_lane4->int_ctrl_mem[6] = 0xfd991018
&srds_cmplx_main_lane4->int_ctrl_mem[7] = 0xfd99101c
&srds_cmplx_main_lane4->int_ctrl_mem[8] = 0xfd991020
&srds_cmplx_main_lane4->int_ctrl_mem[9] = 0xfd991024
&srds_cmplx_main_lane4->int_ctrl_mem[10] = 0xfd991028
&srds_cmplx_main_lane4->int_ctrl_mem[11] = 0xfd99102c
&srds_cmplx_main_lane4->int_ctrl_mem[12] = 0xfd991030
&srds_cmplx_main_lane4->int_ctrl_mem[13] = 0xfd991034
&srds_cmplx_main_lane4->int_ctrl_mem[14] = 0xfd991038
&srds_cmplx_main_lane4->int_ctrl_mem[15] = 0xfd99103c
&srds_cmplx_main_lane4->int_ctrl_mem[16] = 0xfd991040
&srds_cmplx_main_lane4->int_ctrl_mem[17] = 0xfd991044
&srds_cmplx_main_lane4->int_ctrl_mem[18] = 0xfd991048
&srds_cmplx_main_lane4->int_ctrl_mem[19] = 0xfd99104c
&srds_cmplx_main_lane4->int_ctrl_mem[20] = 0xfd991050
&srds_cmplx_main_lane4->int_ctrl_mem[21] = 0xfd991054
&srds_cmplx_main_lane4->int_ctrl_mem[22] = 0xfd991058
&srds_cmplx_main_lane4->int_ctrl_mem[23] = 0xfd99105c
&srds_cmplx_main_lane4->int_ctrl_mem[24] = 0xfd991060
&srds_cmplx_main_lane4->int_ctrl_mem[25] = 0xfd991064
&srds_cmplx_main_lane4->int_ctrl_mem[26] = 0xfd991068
&srds_cmplx_main_lane4->int_ctrl_mem[27] = 0xfd99106c
&srds_cmplx_main_lane4->int_ctrl_mem[28] = 0xfd991070
&srds_cmplx_main_lane4->int_ctrl_mem[29] = 0xfd991074
&srds_cmplx_main_lane4->int_ctrl_mem[30] = 0xfd991078
&srds_cmplx_main_lane4->int_ctrl_mem[31] = 0xfd99107c
&srds_cmplx_main_lane4->int_ctrl_mem[32] = 0xfd991080
&srds_cmplx_main_lane4->int_ctrl_mem[33] = 0xfd991084
&srds_cmplx_main_lane4->int_ctrl_mem[34] = 0xfd991088
&srds_cmplx_main_lane4->int_ctrl_mem[35] = 0xfd99108c
&srds_cmplx_main_lane4->int_ctrl_mem[36] = 0xfd991090
&srds_cmplx_main_lane4->int_ctrl_mem[37] = 0xfd991094
&srds_cmplx_main_lane4->int_ctrl_mem[38] = 0xfd991098
&srds_cmplx_main_lane4->int_ctrl_mem[39] = 0xfd99109c
&srds_cmplx_main_lane4->int_ctrl_mem[40] = 0xfd9910a0
&srds_cmplx_main_lane4->int_ctrl_mem[41] = 0xfd9910a4
&srds_cmplx_main_lane4->int_ctrl_mem[42] = 0xfd9910a8
&srds_cmplx_main_lane4->int_ctrl_mem[43] = 0xfd9910ac
&srds_cmplx_main_lane4->int_ctrl_mem[44] = 0xfd9910b0
&srds_cmplx_main_lane4->int_ctrl_mem[45] = 0xfd9910b4
&srds_cmplx_main_lane4->int_ctrl_mem[46] = 0xfd9910b8
&srds_cmplx_main_lane4->int_ctrl_mem[47] = 0xfd9910bc
&srds_cmplx_main_lane4->int_ctrl_mem[48] = 0xfd9910c0
&srds_cmplx_main_lane4->int_ctrl_mem[49] = 0xfd9910c4
&srds_cmplx_main_lane4->int_ctrl_mem[50] = 0xfd9910c8
&srds_cmplx_main_lane4->int_ctrl_mem[51] = 0xfd9910cc
&srds_cmplx_main_lane4->int_ctrl_mem[52] = 0xfd9910d0
&srds_cmplx_main_lane4->int_ctrl_mem[53] = 0xfd9910d4
&srds_cmplx_main_lane4->int_ctrl_mem[54] = 0xfd9910d8
&srds_cmplx_main_lane4->int_ctrl_mem[55] = 0xfd9910dc
&srds_cmplx_main_lane4->int_ctrl_mem[56] = 0xfd9910e0
&srds_cmplx_main_lane4->int_ctrl_mem[57] = 0xfd9910e4
&srds_cmplx_main_lane4->int_ctrl_mem[58] = 0xfd9910e8
&srds_cmplx_main_lane4->int_ctrl_mem[59] = 0xfd9910ec
&srds_cmplx_main_lane4->int_ctrl_mem[60] = 0xfd9910f0
&srds_cmplx_main_lane4->int_ctrl_mem[61] = 0xfd9910f4
&srds_cmplx_main_lane4->int_ctrl_mem[62] = 0xfd9910f8
&srds_cmplx_main_lane4->int_ctrl_mem[63] = 0xfd9910fc
&srds_cmplx_main_lane4->gen.version = 0xfd991100
&srds_cmplx_main_lane4->gen.cntl = 0xfd991110
&srds_cmplx_main_lane4->gen.i_core_interrupt = 0xfd991120
&srds_cmplx_main_lane4->gen.i_core_interrupt_res = 0xfd991124
&srds_cmplx_main_lane4->gen.status = 0xfd991128
&srds_cmplx_main_lane4->gen.core_to_cntl = 0xfd991130
&srds_cmplx_main_lane4->gen.tx_override = 0xfd991134
&srds_cmplx_main_lane4->gen.dbg_rdy_lat_low = 0xfd991138
&srds_cmplx_main_lane4->ctl[0].sw_scratch = 0xfd991210
&srds_cmplx_main_lane4->ctl[1].sw_scratch = 0xfd991230
&srds_cmplx_main_lane4->fsm[0].set = 0xfd991240
&srds_cmplx_main_lane4->fsm[0].scnd_set = 0xfd991244
&srds_cmplx_main_lane4->fsm[0].scnd = 0xfd991248
&srds_cmplx_main_lane4->fsm[1].set = 0xfd991250
&srds_cmplx_main_lane4->fsm[1].scnd_set = 0xfd991254
&srds_cmplx_main_lane4->fsm[1].scnd = 0xfd991258
&srds_cmplx_main_lane4->fsm[2].set = 0xfd991260
&srds_cmplx_main_lane4->fsm[2].scnd_set = 0xfd991264
&srds_cmplx_main_lane4->fsm[2].scnd = 0xfd991268
&srds_cmplx_main_lane4->fsm[3].set = 0xfd991270
&srds_cmplx_main_lane4->fsm[3].scnd_set = 0xfd991274
&srds_cmplx_main_lane4->fsm[3].scnd = 0xfd991278
&srds_cmplx_main_lane4->fsm[4].set = 0xfd991280
&srds_cmplx_main_lane4->fsm[4].scnd_set = 0xfd991284
&srds_cmplx_main_lane4->fsm[4].scnd = 0xfd991288
&srds_cmplx_main_lane4->fsm[5].set = 0xfd991290
&srds_cmplx_main_lane4->fsm[5].scnd_set = 0xfd991294
&srds_cmplx_main_lane4->fsm[5].scnd = 0xfd991298
&srds_cmplx_main_lane4->fsm[6].set = 0xfd9912a0
&srds_cmplx_main_lane4->fsm[6].scnd_set = 0xfd9912a4
&srds_cmplx_main_lane4->fsm[6].scnd = 0xfd9912a8
&srds_cmplx_main_lane4->fsm[7].set = 0xfd9912b0
&srds_cmplx_main_lane4->fsm[7].scnd_set = 0xfd9912b4
&srds_cmplx_main_lane4->fsm[7].scnd = 0xfd9912b8
&srds_cmplx_main_lane4->fsm[8].set = 0xfd9912c0
&srds_cmplx_main_lane4->fsm[8].scnd_set = 0xfd9912c4
&srds_cmplx_main_lane4->fsm[8].scnd = 0xfd9912c8
&srds_cmplx_main_lane4->fsm[9].set = 0xfd9912d0
&srds_cmplx_main_lane4->fsm[9].scnd_set = 0xfd9912d4
&srds_cmplx_main_lane4->fsm[9].scnd = 0xfd9912d8
&srds_cmplx_main_lane4->fsm[10].set = 0xfd9912e0
&srds_cmplx_main_lane4->fsm[10].scnd_set = 0xfd9912e4
&srds_cmplx_main_lane4->fsm[10].scnd = 0xfd9912e8
&srds_cmplx_main_lane4->fsm[11].set = 0xfd9912f0
&srds_cmplx_main_lane4->fsm[11].scnd_set = 0xfd9912f4
&srds_cmplx_main_lane4->fsm[11].scnd = 0xfd9912f8
&srds_cmplx_main_lane4->fsm[12].set = 0xfd991300
&srds_cmplx_main_lane4->fsm[12].scnd_set = 0xfd991304
&srds_cmplx_main_lane4->fsm[12].scnd = 0xfd991308
&srds_cmplx_main_lane4->fsm[13].set = 0xfd991310
&srds_cmplx_main_lane4->fsm[13].scnd_set = 0xfd991314
&srds_cmplx_main_lane4->fsm[13].scnd = 0xfd991318
&srds_cmplx_main_lane4->fsm[14].set = 0xfd991320
&srds_cmplx_main_lane4->fsm[14].scnd_set = 0xfd991324
&srds_cmplx_main_lane4->fsm[14].scnd = 0xfd991328
&srds_cmplx_main_lane4->fsm[15].set = 0xfd991330
&srds_cmplx_main_lane4->fsm[15].scnd_set = 0xfd991334
&srds_cmplx_main_lane4->fsm[15].scnd = 0xfd991338
&srds_cmplx_main_lane4->pcie.cfg = 0xfd991340
&srds_cmplx_main_lane4->core.stat = 0xfd991360
&srds_cmplx_main_lane4->eth.postdiv = 0xfd991370
&srds_cmplx_main_lane4->eth.pdiv_msb = 0xfd991374
&srds_cmplx_main_lane4->eth.pdiv_lsb = 0xfd991378
&srds_cmplx_main_lane4->comma.det = 0xfd991380
&srds_cmplx_main_lane4->sata.conf = 0xfd991390
&srds_cmplx_main_lane4->spico.mem = 0xfd9913a0
&srds_cmplx_main_lane5->int_ctrl_mem[0] = 0xfd991400
&srds_cmplx_main_lane5->int_ctrl_mem[1] = 0xfd991404
&srds_cmplx_main_lane5->int_ctrl_mem[2] = 0xfd991408
&srds_cmplx_main_lane5->int_ctrl_mem[3] = 0xfd99140c
&srds_cmplx_main_lane5->int_ctrl_mem[4] = 0xfd991410
&srds_cmplx_main_lane5->int_ctrl_mem[5] = 0xfd991414
&srds_cmplx_main_lane5->int_ctrl_mem[6] = 0xfd991418
&srds_cmplx_main_lane5->int_ctrl_mem[7] = 0xfd99141c
&srds_cmplx_main_lane5->int_ctrl_mem[8] = 0xfd991420
&srds_cmplx_main_lane5->int_ctrl_mem[9] = 0xfd991424
&srds_cmplx_main_lane5->int_ctrl_mem[10] = 0xfd991428
&srds_cmplx_main_lane5->int_ctrl_mem[11] = 0xfd99142c
&srds_cmplx_main_lane5->int_ctrl_mem[12] = 0xfd991430
&srds_cmplx_main_lane5->int_ctrl_mem[13] = 0xfd991434
&srds_cmplx_main_lane5->int_ctrl_mem[14] = 0xfd991438
&srds_cmplx_main_lane5->int_ctrl_mem[15] = 0xfd99143c
&srds_cmplx_main_lane5->int_ctrl_mem[16] = 0xfd991440
&srds_cmplx_main_lane5->int_ctrl_mem[17] = 0xfd991444
&srds_cmplx_main_lane5->int_ctrl_mem[18] = 0xfd991448
&srds_cmplx_main_lane5->int_ctrl_mem[19] = 0xfd99144c
&srds_cmplx_main_lane5->int_ctrl_mem[20] = 0xfd991450
&srds_cmplx_main_lane5->int_ctrl_mem[21] = 0xfd991454
&srds_cmplx_main_lane5->int_ctrl_mem[22] = 0xfd991458
&srds_cmplx_main_lane5->int_ctrl_mem[23] = 0xfd99145c
&srds_cmplx_main_lane5->int_ctrl_mem[24] = 0xfd991460
&srds_cmplx_main_lane5->int_ctrl_mem[25] = 0xfd991464
&srds_cmplx_main_lane5->int_ctrl_mem[26] = 0xfd991468
&srds_cmplx_main_lane5->int_ctrl_mem[27] = 0xfd99146c
&srds_cmplx_main_lane5->int_ctrl_mem[28] = 0xfd991470
&srds_cmplx_main_lane5->int_ctrl_mem[29] = 0xfd991474
&srds_cmplx_main_lane5->int_ctrl_mem[30] = 0xfd991478
&srds_cmplx_main_lane5->int_ctrl_mem[31] = 0xfd99147c
&srds_cmplx_main_lane5->int_ctrl_mem[32] = 0xfd991480
&srds_cmplx_main_lane5->int_ctrl_mem[33] = 0xfd991484
&srds_cmplx_main_lane5->int_ctrl_mem[34] = 0xfd991488
&srds_cmplx_main_lane5->int_ctrl_mem[35] = 0xfd99148c
&srds_cmplx_main_lane5->int_ctrl_mem[36] = 0xfd991490
&srds_cmplx_main_lane5->int_ctrl_mem[37] = 0xfd991494
&srds_cmplx_main_lane5->int_ctrl_mem[38] = 0xfd991498
&srds_cmplx_main_lane5->int_ctrl_mem[39] = 0xfd99149c
&srds_cmplx_main_lane5->int_ctrl_mem[40] = 0xfd9914a0
&srds_cmplx_main_lane5->int_ctrl_mem[41] = 0xfd9914a4
&srds_cmplx_main_lane5->int_ctrl_mem[42] = 0xfd9914a8
&srds_cmplx_main_lane5->int_ctrl_mem[43] = 0xfd9914ac
&srds_cmplx_main_lane5->int_ctrl_mem[44] = 0xfd9914b0
&srds_cmplx_main_lane5->int_ctrl_mem[45] = 0xfd9914b4
&srds_cmplx_main_lane5->int_ctrl_mem[46] = 0xfd9914b8
&srds_cmplx_main_lane5->int_ctrl_mem[47] = 0xfd9914bc
&srds_cmplx_main_lane5->int_ctrl_mem[48] = 0xfd9914c0
&srds_cmplx_main_lane5->int_ctrl_mem[49] = 0xfd9914c4
&srds_cmplx_main_lane5->int_ctrl_mem[50] = 0xfd9914c8
&srds_cmplx_main_lane5->int_ctrl_mem[51] = 0xfd9914cc
&srds_cmplx_main_lane5->int_ctrl_mem[52] = 0xfd9914d0
&srds_cmplx_main_lane5->int_ctrl_mem[53] = 0xfd9914d4
&srds_cmplx_main_lane5->int_ctrl_mem[54] = 0xfd9914d8
&srds_cmplx_main_lane5->int_ctrl_mem[55] = 0xfd9914dc
&srds_cmplx_main_lane5->int_ctrl_mem[56] = 0xfd9914e0
&srds_cmplx_main_lane5->int_ctrl_mem[57] = 0xfd9914e4
&srds_cmplx_main_lane5->int_ctrl_mem[58] = 0xfd9914e8
&srds_cmplx_main_lane5->int_ctrl_mem[59] = 0xfd9914ec
&srds_cmplx_main_lane5->int_ctrl_mem[60] = 0xfd9914f0
&srds_cmplx_main_lane5->int_ctrl_mem[61] = 0xfd9914f4
&srds_cmplx_main_lane5->int_ctrl_mem[62] = 0xfd9914f8
&srds_cmplx_main_lane5->int_ctrl_mem[63] = 0xfd9914fc
&srds_cmplx_main_lane5->gen.version = 0xfd991500
&srds_cmplx_main_lane5->gen.cntl = 0xfd991510
&srds_cmplx_main_lane5->gen.i_core_interrupt = 0xfd991520
&srds_cmplx_main_lane5->gen.i_core_interrupt_res = 0xfd991524
&srds_cmplx_main_lane5->gen.status = 0xfd991528
&srds_cmplx_main_lane5->gen.core_to_cntl = 0xfd991530
&srds_cmplx_main_lane5->gen.tx_override = 0xfd991534
&srds_cmplx_main_lane5->gen.dbg_rdy_lat_low = 0xfd991538
&srds_cmplx_main_lane5->ctl[0].sw_scratch = 0xfd991610
&srds_cmplx_main_lane5->ctl[1].sw_scratch = 0xfd991630
&srds_cmplx_main_lane5->fsm[0].set = 0xfd991640
&srds_cmplx_main_lane5->fsm[0].scnd_set = 0xfd991644
&srds_cmplx_main_lane5->fsm[0].scnd = 0xfd991648
&srds_cmplx_main_lane5->fsm[1].set = 0xfd991650
&srds_cmplx_main_lane5->fsm[1].scnd_set = 0xfd991654
&srds_cmplx_main_lane5->fsm[1].scnd = 0xfd991658
&srds_cmplx_main_lane5->fsm[2].set = 0xfd991660
&srds_cmplx_main_lane5->fsm[2].scnd_set = 0xfd991664
&srds_cmplx_main_lane5->fsm[2].scnd = 0xfd991668
&srds_cmplx_main_lane5->fsm[3].set = 0xfd991670
&srds_cmplx_main_lane5->fsm[3].scnd_set = 0xfd991674
&srds_cmplx_main_lane5->fsm[3].scnd = 0xfd991678
&srds_cmplx_main_lane5->fsm[4].set = 0xfd991680
&srds_cmplx_main_lane5->fsm[4].scnd_set = 0xfd991684
&srds_cmplx_main_lane5->fsm[4].scnd = 0xfd991688
&srds_cmplx_main_lane5->fsm[5].set = 0xfd991690
&srds_cmplx_main_lane5->fsm[5].scnd_set = 0xfd991694
&srds_cmplx_main_lane5->fsm[5].scnd = 0xfd991698
&srds_cmplx_main_lane5->fsm[6].set = 0xfd9916a0
&srds_cmplx_main_lane5->fsm[6].scnd_set = 0xfd9916a4
&srds_cmplx_main_lane5->fsm[6].scnd = 0xfd9916a8
&srds_cmplx_main_lane5->fsm[7].set = 0xfd9916b0
&srds_cmplx_main_lane5->fsm[7].scnd_set = 0xfd9916b4
&srds_cmplx_main_lane5->fsm[7].scnd = 0xfd9916b8
&srds_cmplx_main_lane5->fsm[8].set = 0xfd9916c0
&srds_cmplx_main_lane5->fsm[8].scnd_set = 0xfd9916c4
&srds_cmplx_main_lane5->fsm[8].scnd = 0xfd9916c8
&srds_cmplx_main_lane5->fsm[9].set = 0xfd9916d0
&srds_cmplx_main_lane5->fsm[9].scnd_set = 0xfd9916d4
&srds_cmplx_main_lane5->fsm[9].scnd = 0xfd9916d8
&srds_cmplx_main_lane5->fsm[10].set = 0xfd9916e0
&srds_cmplx_main_lane5->fsm[10].scnd_set = 0xfd9916e4
&srds_cmplx_main_lane5->fsm[10].scnd = 0xfd9916e8
&srds_cmplx_main_lane5->fsm[11].set = 0xfd9916f0
&srds_cmplx_main_lane5->fsm[11].scnd_set = 0xfd9916f4
&srds_cmplx_main_lane5->fsm[11].scnd = 0xfd9916f8
&srds_cmplx_main_lane5->fsm[12].set = 0xfd991700
&srds_cmplx_main_lane5->fsm[12].scnd_set = 0xfd991704
&srds_cmplx_main_lane5->fsm[12].scnd = 0xfd991708
&srds_cmplx_main_lane5->fsm[13].set = 0xfd991710
&srds_cmplx_main_lane5->fsm[13].scnd_set = 0xfd991714
&srds_cmplx_main_lane5->fsm[13].scnd = 0xfd991718
&srds_cmplx_main_lane5->fsm[14].set = 0xfd991720
&srds_cmplx_main_lane5->fsm[14].scnd_set = 0xfd991724
&srds_cmplx_main_lane5->fsm[14].scnd = 0xfd991728
&srds_cmplx_main_lane5->fsm[15].set = 0xfd991730
&srds_cmplx_main_lane5->fsm[15].scnd_set = 0xfd991734
&srds_cmplx_main_lane5->fsm[15].scnd = 0xfd991738
&srds_cmplx_main_lane5->pcie.cfg = 0xfd991740
&srds_cmplx_main_lane5->core.stat = 0xfd991760
&srds_cmplx_main_lane5->eth.postdiv = 0xfd991770
&srds_cmplx_main_lane5->eth.pdiv_msb = 0xfd991774
&srds_cmplx_main_lane5->eth.pdiv_lsb = 0xfd991778
&srds_cmplx_main_lane5->comma.det = 0xfd991780
&srds_cmplx_main_lane5->sata.conf = 0xfd991790
&srds_cmplx_main_lane5->spico.mem = 0xfd9917a0
&srds_cmplx_main_lane6->int_ctrl_mem[0] = 0xfd991800
&srds_cmplx_main_lane6->int_ctrl_mem[1] = 0xfd991804
&srds_cmplx_main_lane6->int_ctrl_mem[2] = 0xfd991808
&srds_cmplx_main_lane6->int_ctrl_mem[3] = 0xfd99180c
&srds_cmplx_main_lane6->int_ctrl_mem[4] = 0xfd991810
&srds_cmplx_main_lane6->int_ctrl_mem[5] = 0xfd991814
&srds_cmplx_main_lane6->int_ctrl_mem[6] = 0xfd991818
&srds_cmplx_main_lane6->int_ctrl_mem[7] = 0xfd99181c
&srds_cmplx_main_lane6->int_ctrl_mem[8] = 0xfd991820
&srds_cmplx_main_lane6->int_ctrl_mem[9] = 0xfd991824
&srds_cmplx_main_lane6->int_ctrl_mem[10] = 0xfd991828
&srds_cmplx_main_lane6->int_ctrl_mem[11] = 0xfd99182c
&srds_cmplx_main_lane6->int_ctrl_mem[12] = 0xfd991830
&srds_cmplx_main_lane6->int_ctrl_mem[13] = 0xfd991834
&srds_cmplx_main_lane6->int_ctrl_mem[14] = 0xfd991838
&srds_cmplx_main_lane6->int_ctrl_mem[15] = 0xfd99183c
&srds_cmplx_main_lane6->int_ctrl_mem[16] = 0xfd991840
&srds_cmplx_main_lane6->int_ctrl_mem[17] = 0xfd991844
&srds_cmplx_main_lane6->int_ctrl_mem[18] = 0xfd991848
&srds_cmplx_main_lane6->int_ctrl_mem[19] = 0xfd99184c
&srds_cmplx_main_lane6->int_ctrl_mem[20] = 0xfd991850
&srds_cmplx_main_lane6->int_ctrl_mem[21] = 0xfd991854
&srds_cmplx_main_lane6->int_ctrl_mem[22] = 0xfd991858
&srds_cmplx_main_lane6->int_ctrl_mem[23] = 0xfd99185c
&srds_cmplx_main_lane6->int_ctrl_mem[24] = 0xfd991860
&srds_cmplx_main_lane6->int_ctrl_mem[25] = 0xfd991864
&srds_cmplx_main_lane6->int_ctrl_mem[26] = 0xfd991868
&srds_cmplx_main_lane6->int_ctrl_mem[27] = 0xfd99186c
&srds_cmplx_main_lane6->int_ctrl_mem[28] = 0xfd991870
&srds_cmplx_main_lane6->int_ctrl_mem[29] = 0xfd991874
&srds_cmplx_main_lane6->int_ctrl_mem[30] = 0xfd991878
&srds_cmplx_main_lane6->int_ctrl_mem[31] = 0xfd99187c
&srds_cmplx_main_lane6->int_ctrl_mem[32] = 0xfd991880
&srds_cmplx_main_lane6->int_ctrl_mem[33] = 0xfd991884
&srds_cmplx_main_lane6->int_ctrl_mem[34] = 0xfd991888
&srds_cmplx_main_lane6->int_ctrl_mem[35] = 0xfd99188c
&srds_cmplx_main_lane6->int_ctrl_mem[36] = 0xfd991890
&srds_cmplx_main_lane6->int_ctrl_mem[37] = 0xfd991894
&srds_cmplx_main_lane6->int_ctrl_mem[38] = 0xfd991898
&srds_cmplx_main_lane6->int_ctrl_mem[39] = 0xfd99189c
&srds_cmplx_main_lane6->int_ctrl_mem[40] = 0xfd9918a0
&srds_cmplx_main_lane6->int_ctrl_mem[41] = 0xfd9918a4
&srds_cmplx_main_lane6->int_ctrl_mem[42] = 0xfd9918a8
&srds_cmplx_main_lane6->int_ctrl_mem[43] = 0xfd9918ac
&srds_cmplx_main_lane6->int_ctrl_mem[44] = 0xfd9918b0
&srds_cmplx_main_lane6->int_ctrl_mem[45] = 0xfd9918b4
&srds_cmplx_main_lane6->int_ctrl_mem[46] = 0xfd9918b8
&srds_cmplx_main_lane6->int_ctrl_mem[47] = 0xfd9918bc
&srds_cmplx_main_lane6->int_ctrl_mem[48] = 0xfd9918c0
&srds_cmplx_main_lane6->int_ctrl_mem[49] = 0xfd9918c4
&srds_cmplx_main_lane6->int_ctrl_mem[50] = 0xfd9918c8
&srds_cmplx_main_lane6->int_ctrl_mem[51] = 0xfd9918cc
&srds_cmplx_main_lane6->int_ctrl_mem[52] = 0xfd9918d0
&srds_cmplx_main_lane6->int_ctrl_mem[53] = 0xfd9918d4
&srds_cmplx_main_lane6->int_ctrl_mem[54] = 0xfd9918d8
&srds_cmplx_main_lane6->int_ctrl_mem[55] = 0xfd9918dc
&srds_cmplx_main_lane6->int_ctrl_mem[56] = 0xfd9918e0
&srds_cmplx_main_lane6->int_ctrl_mem[57] = 0xfd9918e4
&srds_cmplx_main_lane6->int_ctrl_mem[58] = 0xfd9918e8
&srds_cmplx_main_lane6->int_ctrl_mem[59] = 0xfd9918ec
&srds_cmplx_main_lane6->int_ctrl_mem[60] = 0xfd9918f0
&srds_cmplx_main_lane6->int_ctrl_mem[61] = 0xfd9918f4
&srds_cmplx_main_lane6->int_ctrl_mem[62] = 0xfd9918f8
&srds_cmplx_main_lane6->int_ctrl_mem[63] = 0xfd9918fc
&srds_cmplx_main_lane6->gen.version = 0xfd991900
&srds_cmplx_main_lane6->gen.cntl = 0xfd991910
&srds_cmplx_main_lane6->gen.i_core_interrupt = 0xfd991920
&srds_cmplx_main_lane6->gen.i_core_interrupt_res = 0xfd991924
&srds_cmplx_main_lane6->gen.status = 0xfd991928
&srds_cmplx_main_lane6->gen.core_to_cntl = 0xfd991930
&srds_cmplx_main_lane6->gen.tx_override = 0xfd991934
&srds_cmplx_main_lane6->gen.dbg_rdy_lat_low = 0xfd991938
&srds_cmplx_main_lane6->ctl[0].sw_scratch = 0xfd991a10
&srds_cmplx_main_lane6->ctl[1].sw_scratch = 0xfd991a30
&srds_cmplx_main_lane6->fsm[0].set = 0xfd991a40
&srds_cmplx_main_lane6->fsm[0].scnd_set = 0xfd991a44
&srds_cmplx_main_lane6->fsm[0].scnd = 0xfd991a48
&srds_cmplx_main_lane6->fsm[1].set = 0xfd991a50
&srds_cmplx_main_lane6->fsm[1].scnd_set = 0xfd991a54
&srds_cmplx_main_lane6->fsm[1].scnd = 0xfd991a58
&srds_cmplx_main_lane6->fsm[2].set = 0xfd991a60
&srds_cmplx_main_lane6->fsm[2].scnd_set = 0xfd991a64
&srds_cmplx_main_lane6->fsm[2].scnd = 0xfd991a68
&srds_cmplx_main_lane6->fsm[3].set = 0xfd991a70
&srds_cmplx_main_lane6->fsm[3].scnd_set = 0xfd991a74
&srds_cmplx_main_lane6->fsm[3].scnd = 0xfd991a78
&srds_cmplx_main_lane6->fsm[4].set = 0xfd991a80
&srds_cmplx_main_lane6->fsm[4].scnd_set = 0xfd991a84
&srds_cmplx_main_lane6->fsm[4].scnd = 0xfd991a88
&srds_cmplx_main_lane6->fsm[5].set = 0xfd991a90
&srds_cmplx_main_lane6->fsm[5].scnd_set = 0xfd991a94
&srds_cmplx_main_lane6->fsm[5].scnd = 0xfd991a98
&srds_cmplx_main_lane6->fsm[6].set = 0xfd991aa0
&srds_cmplx_main_lane6->fsm[6].scnd_set = 0xfd991aa4
&srds_cmplx_main_lane6->fsm[6].scnd = 0xfd991aa8
&srds_cmplx_main_lane6->fsm[7].set = 0xfd991ab0
&srds_cmplx_main_lane6->fsm[7].scnd_set = 0xfd991ab4
&srds_cmplx_main_lane6->fsm[7].scnd = 0xfd991ab8
&srds_cmplx_main_lane6->fsm[8].set = 0xfd991ac0
&srds_cmplx_main_lane6->fsm[8].scnd_set = 0xfd991ac4
&srds_cmplx_main_lane6->fsm[8].scnd = 0xfd991ac8
&srds_cmplx_main_lane6->fsm[9].set = 0xfd991ad0
&srds_cmplx_main_lane6->fsm[9].scnd_set = 0xfd991ad4
&srds_cmplx_main_lane6->fsm[9].scnd = 0xfd991ad8
&srds_cmplx_main_lane6->fsm[10].set = 0xfd991ae0
&srds_cmplx_main_lane6->fsm[10].scnd_set = 0xfd991ae4
&srds_cmplx_main_lane6->fsm[10].scnd = 0xfd991ae8
&srds_cmplx_main_lane6->fsm[11].set = 0xfd991af0
&srds_cmplx_main_lane6->fsm[11].scnd_set = 0xfd991af4
&srds_cmplx_main_lane6->fsm[11].scnd = 0xfd991af8
&srds_cmplx_main_lane6->fsm[12].set = 0xfd991b00
&srds_cmplx_main_lane6->fsm[12].scnd_set = 0xfd991b04
&srds_cmplx_main_lane6->fsm[12].scnd = 0xfd991b08
&srds_cmplx_main_lane6->fsm[13].set = 0xfd991b10
&srds_cmplx_main_lane6->fsm[13].scnd_set = 0xfd991b14
&srds_cmplx_main_lane6->fsm[13].scnd = 0xfd991b18
&srds_cmplx_main_lane6->fsm[14].set = 0xfd991b20
&srds_cmplx_main_lane6->fsm[14].scnd_set = 0xfd991b24
&srds_cmplx_main_lane6->fsm[14].scnd = 0xfd991b28
&srds_cmplx_main_lane6->fsm[15].set = 0xfd991b30
&srds_cmplx_main_lane6->fsm[15].scnd_set = 0xfd991b34
&srds_cmplx_main_lane6->fsm[15].scnd = 0xfd991b38
&srds_cmplx_main_lane6->pcie.cfg = 0xfd991b40
&srds_cmplx_main_lane6->core.stat = 0xfd991b60
&srds_cmplx_main_lane6->eth.postdiv = 0xfd991b70
&srds_cmplx_main_lane6->eth.pdiv_msb = 0xfd991b74
&srds_cmplx_main_lane6->eth.pdiv_lsb = 0xfd991b78
&srds_cmplx_main_lane6->comma.det = 0xfd991b80
&srds_cmplx_main_lane6->sata.conf = 0xfd991b90
&srds_cmplx_main_lane6->spico.mem = 0xfd991ba0
&srds_cmplx_main_lane7->int_ctrl_mem[0] = 0xfd991c00
&srds_cmplx_main_lane7->int_ctrl_mem[1] = 0xfd991c04
&srds_cmplx_main_lane7->int_ctrl_mem[2] = 0xfd991c08
&srds_cmplx_main_lane7->int_ctrl_mem[3] = 0xfd991c0c
&srds_cmplx_main_lane7->int_ctrl_mem[4] = 0xfd991c10
&srds_cmplx_main_lane7->int_ctrl_mem[5] = 0xfd991c14
&srds_cmplx_main_lane7->int_ctrl_mem[6] = 0xfd991c18
&srds_cmplx_main_lane7->int_ctrl_mem[7] = 0xfd991c1c
&srds_cmplx_main_lane7->int_ctrl_mem[8] = 0xfd991c20
&srds_cmplx_main_lane7->int_ctrl_mem[9] = 0xfd991c24
&srds_cmplx_main_lane7->int_ctrl_mem[10] = 0xfd991c28
&srds_cmplx_main_lane7->int_ctrl_mem[11] = 0xfd991c2c
&srds_cmplx_main_lane7->int_ctrl_mem[12] = 0xfd991c30
&srds_cmplx_main_lane7->int_ctrl_mem[13] = 0xfd991c34
&srds_cmplx_main_lane7->int_ctrl_mem[14] = 0xfd991c38
&srds_cmplx_main_lane7->int_ctrl_mem[15] = 0xfd991c3c
&srds_cmplx_main_lane7->int_ctrl_mem[16] = 0xfd991c40
&srds_cmplx_main_lane7->int_ctrl_mem[17] = 0xfd991c44
&srds_cmplx_main_lane7->int_ctrl_mem[18] = 0xfd991c48
&srds_cmplx_main_lane7->int_ctrl_mem[19] = 0xfd991c4c
&srds_cmplx_main_lane7->int_ctrl_mem[20] = 0xfd991c50
&srds_cmplx_main_lane7->int_ctrl_mem[21] = 0xfd991c54
&srds_cmplx_main_lane7->int_ctrl_mem[22] = 0xfd991c58
&srds_cmplx_main_lane7->int_ctrl_mem[23] = 0xfd991c5c
&srds_cmplx_main_lane7->int_ctrl_mem[24] = 0xfd991c60
&srds_cmplx_main_lane7->int_ctrl_mem[25] = 0xfd991c64
&srds_cmplx_main_lane7->int_ctrl_mem[26] = 0xfd991c68
&srds_cmplx_main_lane7->int_ctrl_mem[27] = 0xfd991c6c
&srds_cmplx_main_lane7->int_ctrl_mem[28] = 0xfd991c70
&srds_cmplx_main_lane7->int_ctrl_mem[29] = 0xfd991c74
&srds_cmplx_main_lane7->int_ctrl_mem[30] = 0xfd991c78
&srds_cmplx_main_lane7->int_ctrl_mem[31] = 0xfd991c7c
&srds_cmplx_main_lane7->int_ctrl_mem[32] = 0xfd991c80
&srds_cmplx_main_lane7->int_ctrl_mem[33] = 0xfd991c84
&srds_cmplx_main_lane7->int_ctrl_mem[34] = 0xfd991c88
&srds_cmplx_main_lane7->int_ctrl_mem[35] = 0xfd991c8c
&srds_cmplx_main_lane7->int_ctrl_mem[36] = 0xfd991c90
&srds_cmplx_main_lane7->int_ctrl_mem[37] = 0xfd991c94
&srds_cmplx_main_lane7->int_ctrl_mem[38] = 0xfd991c98
&srds_cmplx_main_lane7->int_ctrl_mem[39] = 0xfd991c9c
&srds_cmplx_main_lane7->int_ctrl_mem[40] = 0xfd991ca0
&srds_cmplx_main_lane7->int_ctrl_mem[41] = 0xfd991ca4
&srds_cmplx_main_lane7->int_ctrl_mem[42] = 0xfd991ca8
&srds_cmplx_main_lane7->int_ctrl_mem[43] = 0xfd991cac
&srds_cmplx_main_lane7->int_ctrl_mem[44] = 0xfd991cb0
&srds_cmplx_main_lane7->int_ctrl_mem[45] = 0xfd991cb4
&srds_cmplx_main_lane7->int_ctrl_mem[46] = 0xfd991cb8
&srds_cmplx_main_lane7->int_ctrl_mem[47] = 0xfd991cbc
&srds_cmplx_main_lane7->int_ctrl_mem[48] = 0xfd991cc0
&srds_cmplx_main_lane7->int_ctrl_mem[49] = 0xfd991cc4
&srds_cmplx_main_lane7->int_ctrl_mem[50] = 0xfd991cc8
&srds_cmplx_main_lane7->int_ctrl_mem[51] = 0xfd991ccc
&srds_cmplx_main_lane7->int_ctrl_mem[52] = 0xfd991cd0
&srds_cmplx_main_lane7->int_ctrl_mem[53] = 0xfd991cd4
&srds_cmplx_main_lane7->int_ctrl_mem[54] = 0xfd991cd8
&srds_cmplx_main_lane7->int_ctrl_mem[55] = 0xfd991cdc
&srds_cmplx_main_lane7->int_ctrl_mem[56] = 0xfd991ce0
&srds_cmplx_main_lane7->int_ctrl_mem[57] = 0xfd991ce4
&srds_cmplx_main_lane7->int_ctrl_mem[58] = 0xfd991ce8
&srds_cmplx_main_lane7->int_ctrl_mem[59] = 0xfd991cec
&srds_cmplx_main_lane7->int_ctrl_mem[60] = 0xfd991cf0
&srds_cmplx_main_lane7->int_ctrl_mem[61] = 0xfd991cf4
&srds_cmplx_main_lane7->int_ctrl_mem[62] = 0xfd991cf8
&srds_cmplx_main_lane7->int_ctrl_mem[63] = 0xfd991cfc
&srds_cmplx_main_lane7->gen.version = 0xfd991d00
&srds_cmplx_main_lane7->gen.cntl = 0xfd991d10
&srds_cmplx_main_lane7->gen.i_core_interrupt = 0xfd991d20
&srds_cmplx_main_lane7->gen.i_core_interrupt_res = 0xfd991d24
&srds_cmplx_main_lane7->gen.status = 0xfd991d28
&srds_cmplx_main_lane7->gen.core_to_cntl = 0xfd991d30
&srds_cmplx_main_lane7->gen.tx_override = 0xfd991d34
&srds_cmplx_main_lane7->gen.dbg_rdy_lat_low = 0xfd991d38
&srds_cmplx_main_lane7->ctl[0].sw_scratch = 0xfd991e10
&srds_cmplx_main_lane7->ctl[1].sw_scratch = 0xfd991e30
&srds_cmplx_main_lane7->fsm[0].set = 0xfd991e40
&srds_cmplx_main_lane7->fsm[0].scnd_set = 0xfd991e44
&srds_cmplx_main_lane7->fsm[0].scnd = 0xfd991e48
&srds_cmplx_main_lane7->fsm[1].set = 0xfd991e50
&srds_cmplx_main_lane7->fsm[1].scnd_set = 0xfd991e54
&srds_cmplx_main_lane7->fsm[1].scnd = 0xfd991e58
&srds_cmplx_main_lane7->fsm[2].set = 0xfd991e60
&srds_cmplx_main_lane7->fsm[2].scnd_set = 0xfd991e64
&srds_cmplx_main_lane7->fsm[2].scnd = 0xfd991e68
&srds_cmplx_main_lane7->fsm[3].set = 0xfd991e70
&srds_cmplx_main_lane7->fsm[3].scnd_set = 0xfd991e74
&srds_cmplx_main_lane7->fsm[3].scnd = 0xfd991e78
&srds_cmplx_main_lane7->fsm[4].set = 0xfd991e80
&srds_cmplx_main_lane7->fsm[4].scnd_set = 0xfd991e84
&srds_cmplx_main_lane7->fsm[4].scnd = 0xfd991e88
&srds_cmplx_main_lane7->fsm[5].set = 0xfd991e90
&srds_cmplx_main_lane7->fsm[5].scnd_set = 0xfd991e94
&srds_cmplx_main_lane7->fsm[5].scnd = 0xfd991e98
&srds_cmplx_main_lane7->fsm[6].set = 0xfd991ea0
&srds_cmplx_main_lane7->fsm[6].scnd_set = 0xfd991ea4
&srds_cmplx_main_lane7->fsm[6].scnd = 0xfd991ea8
&srds_cmplx_main_lane7->fsm[7].set = 0xfd991eb0
&srds_cmplx_main_lane7->fsm[7].scnd_set = 0xfd991eb4
&srds_cmplx_main_lane7->fsm[7].scnd = 0xfd991eb8
&srds_cmplx_main_lane7->fsm[8].set = 0xfd991ec0
&srds_cmplx_main_lane7->fsm[8].scnd_set = 0xfd991ec4
&srds_cmplx_main_lane7->fsm[8].scnd = 0xfd991ec8
&srds_cmplx_main_lane7->fsm[9].set = 0xfd991ed0
&srds_cmplx_main_lane7->fsm[9].scnd_set = 0xfd991ed4
&srds_cmplx_main_lane7->fsm[9].scnd = 0xfd991ed8
&srds_cmplx_main_lane7->fsm[10].set = 0xfd991ee0
&srds_cmplx_main_lane7->fsm[10].scnd_set = 0xfd991ee4
&srds_cmplx_main_lane7->fsm[10].scnd = 0xfd991ee8
&srds_cmplx_main_lane7->fsm[11].set = 0xfd991ef0
&srds_cmplx_main_lane7->fsm[11].scnd_set = 0xfd991ef4
&srds_cmplx_main_lane7->fsm[11].scnd = 0xfd991ef8
&srds_cmplx_main_lane7->fsm[12].set = 0xfd991f00
&srds_cmplx_main_lane7->fsm[12].scnd_set = 0xfd991f04
&srds_cmplx_main_lane7->fsm[12].scnd = 0xfd991f08
&srds_cmplx_main_lane7->fsm[13].set = 0xfd991f10
&srds_cmplx_main_lane7->fsm[13].scnd_set = 0xfd991f14
&srds_cmplx_main_lane7->fsm[13].scnd = 0xfd991f18
&srds_cmplx_main_lane7->fsm[14].set = 0xfd991f20
&srds_cmplx_main_lane7->fsm[14].scnd_set = 0xfd991f24
&srds_cmplx_main_lane7->fsm[14].scnd = 0xfd991f28
&srds_cmplx_main_lane7->fsm[15].set = 0xfd991f30
&srds_cmplx_main_lane7->fsm[15].scnd_set = 0xfd991f34
&srds_cmplx_main_lane7->fsm[15].scnd = 0xfd991f38
&srds_cmplx_main_lane7->pcie.cfg = 0xfd991f40
&srds_cmplx_main_lane7->core.stat = 0xfd991f60
&srds_cmplx_main_lane7->eth.postdiv = 0xfd991f70
&srds_cmplx_main_lane7->eth.pdiv_msb = 0xfd991f74
&srds_cmplx_main_lane7->eth.pdiv_lsb = 0xfd991f78
&srds_cmplx_main_lane7->comma.det = 0xfd991f80
&srds_cmplx_main_lane7->sata.conf = 0xfd991f90
&srds_cmplx_main_lane7->spico.mem = 0xfd991fa0
&srds_cmplx_main_lane8->int_ctrl_mem[0] = 0xfd992000
&srds_cmplx_main_lane8->int_ctrl_mem[1] = 0xfd992004
&srds_cmplx_main_lane8->int_ctrl_mem[2] = 0xfd992008
&srds_cmplx_main_lane8->int_ctrl_mem[3] = 0xfd99200c
&srds_cmplx_main_lane8->int_ctrl_mem[4] = 0xfd992010
&srds_cmplx_main_lane8->int_ctrl_mem[5] = 0xfd992014
&srds_cmplx_main_lane8->int_ctrl_mem[6] = 0xfd992018
&srds_cmplx_main_lane8->int_ctrl_mem[7] = 0xfd99201c
&srds_cmplx_main_lane8->int_ctrl_mem[8] = 0xfd992020
&srds_cmplx_main_lane8->int_ctrl_mem[9] = 0xfd992024
&srds_cmplx_main_lane8->int_ctrl_mem[10] = 0xfd992028
&srds_cmplx_main_lane8->int_ctrl_mem[11] = 0xfd99202c
&srds_cmplx_main_lane8->int_ctrl_mem[12] = 0xfd992030
&srds_cmplx_main_lane8->int_ctrl_mem[13] = 0xfd992034
&srds_cmplx_main_lane8->int_ctrl_mem[14] = 0xfd992038
&srds_cmplx_main_lane8->int_ctrl_mem[15] = 0xfd99203c
&srds_cmplx_main_lane8->int_ctrl_mem[16] = 0xfd992040
&srds_cmplx_main_lane8->int_ctrl_mem[17] = 0xfd992044
&srds_cmplx_main_lane8->int_ctrl_mem[18] = 0xfd992048
&srds_cmplx_main_lane8->int_ctrl_mem[19] = 0xfd99204c
&srds_cmplx_main_lane8->int_ctrl_mem[20] = 0xfd992050
&srds_cmplx_main_lane8->int_ctrl_mem[21] = 0xfd992054
&srds_cmplx_main_lane8->int_ctrl_mem[22] = 0xfd992058
&srds_cmplx_main_lane8->int_ctrl_mem[23] = 0xfd99205c
&srds_cmplx_main_lane8->int_ctrl_mem[24] = 0xfd992060
&srds_cmplx_main_lane8->int_ctrl_mem[25] = 0xfd992064
&srds_cmplx_main_lane8->int_ctrl_mem[26] = 0xfd992068
&srds_cmplx_main_lane8->int_ctrl_mem[27] = 0xfd99206c
&srds_cmplx_main_lane8->int_ctrl_mem[28] = 0xfd992070
&srds_cmplx_main_lane8->int_ctrl_mem[29] = 0xfd992074
&srds_cmplx_main_lane8->int_ctrl_mem[30] = 0xfd992078
&srds_cmplx_main_lane8->int_ctrl_mem[31] = 0xfd99207c
&srds_cmplx_main_lane8->int_ctrl_mem[32] = 0xfd992080
&srds_cmplx_main_lane8->int_ctrl_mem[33] = 0xfd992084
&srds_cmplx_main_lane8->int_ctrl_mem[34] = 0xfd992088
&srds_cmplx_main_lane8->int_ctrl_mem[35] = 0xfd99208c
&srds_cmplx_main_lane8->int_ctrl_mem[36] = 0xfd992090
&srds_cmplx_main_lane8->int_ctrl_mem[37] = 0xfd992094
&srds_cmplx_main_lane8->int_ctrl_mem[38] = 0xfd992098
&srds_cmplx_main_lane8->int_ctrl_mem[39] = 0xfd99209c
&srds_cmplx_main_lane8->int_ctrl_mem[40] = 0xfd9920a0
&srds_cmplx_main_lane8->int_ctrl_mem[41] = 0xfd9920a4
&srds_cmplx_main_lane8->int_ctrl_mem[42] = 0xfd9920a8
&srds_cmplx_main_lane8->int_ctrl_mem[43] = 0xfd9920ac
&srds_cmplx_main_lane8->int_ctrl_mem[44] = 0xfd9920b0
&srds_cmplx_main_lane8->int_ctrl_mem[45] = 0xfd9920b4
&srds_cmplx_main_lane8->int_ctrl_mem[46] = 0xfd9920b8
&srds_cmplx_main_lane8->int_ctrl_mem[47] = 0xfd9920bc
&srds_cmplx_main_lane8->int_ctrl_mem[48] = 0xfd9920c0
&srds_cmplx_main_lane8->int_ctrl_mem[49] = 0xfd9920c4
&srds_cmplx_main_lane8->int_ctrl_mem[50] = 0xfd9920c8
&srds_cmplx_main_lane8->int_ctrl_mem[51] = 0xfd9920cc
&srds_cmplx_main_lane8->int_ctrl_mem[52] = 0xfd9920d0
&srds_cmplx_main_lane8->int_ctrl_mem[53] = 0xfd9920d4
&srds_cmplx_main_lane8->int_ctrl_mem[54] = 0xfd9920d8
&srds_cmplx_main_lane8->int_ctrl_mem[55] = 0xfd9920dc
&srds_cmplx_main_lane8->int_ctrl_mem[56] = 0xfd9920e0
&srds_cmplx_main_lane8->int_ctrl_mem[57] = 0xfd9920e4
&srds_cmplx_main_lane8->int_ctrl_mem[58] = 0xfd9920e8
&srds_cmplx_main_lane8->int_ctrl_mem[59] = 0xfd9920ec
&srds_cmplx_main_lane8->int_ctrl_mem[60] = 0xfd9920f0
&srds_cmplx_main_lane8->int_ctrl_mem[61] = 0xfd9920f4
&srds_cmplx_main_lane8->int_ctrl_mem[62] = 0xfd9920f8
&srds_cmplx_main_lane8->int_ctrl_mem[63] = 0xfd9920fc
&srds_cmplx_main_lane8->gen.version = 0xfd992100
&srds_cmplx_main_lane8->gen.cntl = 0xfd992110
&srds_cmplx_main_lane8->gen.i_core_interrupt = 0xfd992120
&srds_cmplx_main_lane8->gen.i_core_interrupt_res = 0xfd992124
&srds_cmplx_main_lane8->gen.status = 0xfd992128
&srds_cmplx_main_lane8->gen.core_to_cntl = 0xfd992130
&srds_cmplx_main_lane8->gen.tx_override = 0xfd992134
&srds_cmplx_main_lane8->gen.dbg_rdy_lat_low = 0xfd992138
&srds_cmplx_main_lane8->ctl[0].sw_scratch = 0xfd992210
&srds_cmplx_main_lane8->ctl[1].sw_scratch = 0xfd992230
&srds_cmplx_main_lane8->fsm[0].set = 0xfd992240
&srds_cmplx_main_lane8->fsm[0].scnd_set = 0xfd992244
&srds_cmplx_main_lane8->fsm[0].scnd = 0xfd992248
&srds_cmplx_main_lane8->fsm[1].set = 0xfd992250
&srds_cmplx_main_lane8->fsm[1].scnd_set = 0xfd992254
&srds_cmplx_main_lane8->fsm[1].scnd = 0xfd992258
&srds_cmplx_main_lane8->fsm[2].set = 0xfd992260
&srds_cmplx_main_lane8->fsm[2].scnd_set = 0xfd992264
&srds_cmplx_main_lane8->fsm[2].scnd = 0xfd992268
&srds_cmplx_main_lane8->fsm[3].set = 0xfd992270
&srds_cmplx_main_lane8->fsm[3].scnd_set = 0xfd992274
&srds_cmplx_main_lane8->fsm[3].scnd = 0xfd992278
&srds_cmplx_main_lane8->fsm[4].set = 0xfd992280
&srds_cmplx_main_lane8->fsm[4].scnd_set = 0xfd992284
&srds_cmplx_main_lane8->fsm[4].scnd = 0xfd992288
&srds_cmplx_main_lane8->fsm[5].set = 0xfd992290
&srds_cmplx_main_lane8->fsm[5].scnd_set = 0xfd992294
&srds_cmplx_main_lane8->fsm[5].scnd = 0xfd992298
&srds_cmplx_main_lane8->fsm[6].set = 0xfd9922a0
&srds_cmplx_main_lane8->fsm[6].scnd_set = 0xfd9922a4
&srds_cmplx_main_lane8->fsm[6].scnd = 0xfd9922a8
&srds_cmplx_main_lane8->fsm[7].set = 0xfd9922b0
&srds_cmplx_main_lane8->fsm[7].scnd_set = 0xfd9922b4
&srds_cmplx_main_lane8->fsm[7].scnd = 0xfd9922b8
&srds_cmplx_main_lane8->fsm[8].set = 0xfd9922c0
&srds_cmplx_main_lane8->fsm[8].scnd_set = 0xfd9922c4
&srds_cmplx_main_lane8->fsm[8].scnd = 0xfd9922c8
&srds_cmplx_main_lane8->fsm[9].set = 0xfd9922d0
&srds_cmplx_main_lane8->fsm[9].scnd_set = 0xfd9922d4
&srds_cmplx_main_lane8->fsm[9].scnd = 0xfd9922d8
&srds_cmplx_main_lane8->fsm[10].set = 0xfd9922e0
&srds_cmplx_main_lane8->fsm[10].scnd_set = 0xfd9922e4
&srds_cmplx_main_lane8->fsm[10].scnd = 0xfd9922e8
&srds_cmplx_main_lane8->fsm[11].set = 0xfd9922f0
&srds_cmplx_main_lane8->fsm[11].scnd_set = 0xfd9922f4
&srds_cmplx_main_lane8->fsm[11].scnd = 0xfd9922f8
&srds_cmplx_main_lane8->fsm[12].set = 0xfd992300
&srds_cmplx_main_lane8->fsm[12].scnd_set = 0xfd992304
&srds_cmplx_main_lane8->fsm[12].scnd = 0xfd992308
&srds_cmplx_main_lane8->fsm[13].set = 0xfd992310
&srds_cmplx_main_lane8->fsm[13].scnd_set = 0xfd992314
&srds_cmplx_main_lane8->fsm[13].scnd = 0xfd992318
&srds_cmplx_main_lane8->fsm[14].set = 0xfd992320
&srds_cmplx_main_lane8->fsm[14].scnd_set = 0xfd992324
&srds_cmplx_main_lane8->fsm[14].scnd = 0xfd992328
&srds_cmplx_main_lane8->fsm[15].set = 0xfd992330
&srds_cmplx_main_lane8->fsm[15].scnd_set = 0xfd992334
&srds_cmplx_main_lane8->fsm[15].scnd = 0xfd992338
&srds_cmplx_main_lane8->pcie.cfg = 0xfd992340
&srds_cmplx_main_lane8->core.stat = 0xfd992360
&srds_cmplx_main_lane8->eth.postdiv = 0xfd992370
&srds_cmplx_main_lane8->eth.pdiv_msb = 0xfd992374
&srds_cmplx_main_lane8->eth.pdiv_lsb = 0xfd992378
&srds_cmplx_main_lane8->comma.det = 0xfd992380
&srds_cmplx_main_lane8->sata.conf = 0xfd992390
&srds_cmplx_main_lane8->spico.mem = 0xfd9923a0
&srds_cmplx_main_lane9->int_ctrl_mem[0] = 0xfd992400
&srds_cmplx_main_lane9->int_ctrl_mem[1] = 0xfd992404
&srds_cmplx_main_lane9->int_ctrl_mem[2] = 0xfd992408
&srds_cmplx_main_lane9->int_ctrl_mem[3] = 0xfd99240c
&srds_cmplx_main_lane9->int_ctrl_mem[4] = 0xfd992410
&srds_cmplx_main_lane9->int_ctrl_mem[5] = 0xfd992414
&srds_cmplx_main_lane9->int_ctrl_mem[6] = 0xfd992418
&srds_cmplx_main_lane9->int_ctrl_mem[7] = 0xfd99241c
&srds_cmplx_main_lane9->int_ctrl_mem[8] = 0xfd992420
&srds_cmplx_main_lane9->int_ctrl_mem[9] = 0xfd992424
&srds_cmplx_main_lane9->int_ctrl_mem[10] = 0xfd992428
&srds_cmplx_main_lane9->int_ctrl_mem[11] = 0xfd99242c
&srds_cmplx_main_lane9->int_ctrl_mem[12] = 0xfd992430
&srds_cmplx_main_lane9->int_ctrl_mem[13] = 0xfd992434
&srds_cmplx_main_lane9->int_ctrl_mem[14] = 0xfd992438
&srds_cmplx_main_lane9->int_ctrl_mem[15] = 0xfd99243c
&srds_cmplx_main_lane9->int_ctrl_mem[16] = 0xfd992440
&srds_cmplx_main_lane9->int_ctrl_mem[17] = 0xfd992444
&srds_cmplx_main_lane9->int_ctrl_mem[18] = 0xfd992448
&srds_cmplx_main_lane9->int_ctrl_mem[19] = 0xfd99244c
&srds_cmplx_main_lane9->int_ctrl_mem[20] = 0xfd992450
&srds_cmplx_main_lane9->int_ctrl_mem[21] = 0xfd992454
&srds_cmplx_main_lane9->int_ctrl_mem[22] = 0xfd992458
&srds_cmplx_main_lane9->int_ctrl_mem[23] = 0xfd99245c
&srds_cmplx_main_lane9->int_ctrl_mem[24] = 0xfd992460
&srds_cmplx_main_lane9->int_ctrl_mem[25] = 0xfd992464
&srds_cmplx_main_lane9->int_ctrl_mem[26] = 0xfd992468
&srds_cmplx_main_lane9->int_ctrl_mem[27] = 0xfd99246c
&srds_cmplx_main_lane9->int_ctrl_mem[28] = 0xfd992470
&srds_cmplx_main_lane9->int_ctrl_mem[29] = 0xfd992474
&srds_cmplx_main_lane9->int_ctrl_mem[30] = 0xfd992478
&srds_cmplx_main_lane9->int_ctrl_mem[31] = 0xfd99247c
&srds_cmplx_main_lane9->int_ctrl_mem[32] = 0xfd992480
&srds_cmplx_main_lane9->int_ctrl_mem[33] = 0xfd992484
&srds_cmplx_main_lane9->int_ctrl_mem[34] = 0xfd992488
&srds_cmplx_main_lane9->int_ctrl_mem[35] = 0xfd99248c
&srds_cmplx_main_lane9->int_ctrl_mem[36] = 0xfd992490
&srds_cmplx_main_lane9->int_ctrl_mem[37] = 0xfd992494
&srds_cmplx_main_lane9->int_ctrl_mem[38] = 0xfd992498
&srds_cmplx_main_lane9->int_ctrl_mem[39] = 0xfd99249c
&srds_cmplx_main_lane9->int_ctrl_mem[40] = 0xfd9924a0
&srds_cmplx_main_lane9->int_ctrl_mem[41] = 0xfd9924a4
&srds_cmplx_main_lane9->int_ctrl_mem[42] = 0xfd9924a8
&srds_cmplx_main_lane9->int_ctrl_mem[43] = 0xfd9924ac
&srds_cmplx_main_lane9->int_ctrl_mem[44] = 0xfd9924b0
&srds_cmplx_main_lane9->int_ctrl_mem[45] = 0xfd9924b4
&srds_cmplx_main_lane9->int_ctrl_mem[46] = 0xfd9924b8
&srds_cmplx_main_lane9->int_ctrl_mem[47] = 0xfd9924bc
&srds_cmplx_main_lane9->int_ctrl_mem[48] = 0xfd9924c0
&srds_cmplx_main_lane9->int_ctrl_mem[49] = 0xfd9924c4
&srds_cmplx_main_lane9->int_ctrl_mem[50] = 0xfd9924c8
&srds_cmplx_main_lane9->int_ctrl_mem[51] = 0xfd9924cc
&srds_cmplx_main_lane9->int_ctrl_mem[52] = 0xfd9924d0
&srds_cmplx_main_lane9->int_ctrl_mem[53] = 0xfd9924d4
&srds_cmplx_main_lane9->int_ctrl_mem[54] = 0xfd9924d8
&srds_cmplx_main_lane9->int_ctrl_mem[55] = 0xfd9924dc
&srds_cmplx_main_lane9->int_ctrl_mem[56] = 0xfd9924e0
&srds_cmplx_main_lane9->int_ctrl_mem[57] = 0xfd9924e4
&srds_cmplx_main_lane9->int_ctrl_mem[58] = 0xfd9924e8
&srds_cmplx_main_lane9->int_ctrl_mem[59] = 0xfd9924ec
&srds_cmplx_main_lane9->int_ctrl_mem[60] = 0xfd9924f0
&srds_cmplx_main_lane9->int_ctrl_mem[61] = 0xfd9924f4
&srds_cmplx_main_lane9->int_ctrl_mem[62] = 0xfd9924f8
&srds_cmplx_main_lane9->int_ctrl_mem[63] = 0xfd9924fc
&srds_cmplx_main_lane9->gen.version = 0xfd992500
&srds_cmplx_main_lane9->gen.cntl = 0xfd992510
&srds_cmplx_main_lane9->gen.i_core_interrupt = 0xfd992520
&srds_cmplx_main_lane9->gen.i_core_interrupt_res = 0xfd992524
&srds_cmplx_main_lane9->gen.status = 0xfd992528
&srds_cmplx_main_lane9->gen.core_to_cntl = 0xfd992530
&srds_cmplx_main_lane9->gen.tx_override = 0xfd992534
&srds_cmplx_main_lane9->gen.dbg_rdy_lat_low = 0xfd992538
&srds_cmplx_main_lane9->ctl[0].sw_scratch = 0xfd992610
&srds_cmplx_main_lane9->ctl[1].sw_scratch = 0xfd992630
&srds_cmplx_main_lane9->fsm[0].set = 0xfd992640
&srds_cmplx_main_lane9->fsm[0].scnd_set = 0xfd992644
&srds_cmplx_main_lane9->fsm[0].scnd = 0xfd992648
&srds_cmplx_main_lane9->fsm[1].set = 0xfd992650
&srds_cmplx_main_lane9->fsm[1].scnd_set = 0xfd992654
&srds_cmplx_main_lane9->fsm[1].scnd = 0xfd992658
&srds_cmplx_main_lane9->fsm[2].set = 0xfd992660
&srds_cmplx_main_lane9->fsm[2].scnd_set = 0xfd992664
&srds_cmplx_main_lane9->fsm[2].scnd = 0xfd992668
&srds_cmplx_main_lane9->fsm[3].set = 0xfd992670
&srds_cmplx_main_lane9->fsm[3].scnd_set = 0xfd992674
&srds_cmplx_main_lane9->fsm[3].scnd = 0xfd992678
&srds_cmplx_main_lane9->fsm[4].set = 0xfd992680
&srds_cmplx_main_lane9->fsm[4].scnd_set = 0xfd992684
&srds_cmplx_main_lane9->fsm[4].scnd = 0xfd992688
&srds_cmplx_main_lane9->fsm[5].set = 0xfd992690
&srds_cmplx_main_lane9->fsm[5].scnd_set = 0xfd992694
&srds_cmplx_main_lane9->fsm[5].scnd = 0xfd992698
&srds_cmplx_main_lane9->fsm[6].set = 0xfd9926a0
&srds_cmplx_main_lane9->fsm[6].scnd_set = 0xfd9926a4
&srds_cmplx_main_lane9->fsm[6].scnd = 0xfd9926a8
&srds_cmplx_main_lane9->fsm[7].set = 0xfd9926b0
&srds_cmplx_main_lane9->fsm[7].scnd_set = 0xfd9926b4
&srds_cmplx_main_lane9->fsm[7].scnd = 0xfd9926b8
&srds_cmplx_main_lane9->fsm[8].set = 0xfd9926c0
&srds_cmplx_main_lane9->fsm[8].scnd_set = 0xfd9926c4
&srds_cmplx_main_lane9->fsm[8].scnd = 0xfd9926c8
&srds_cmplx_main_lane9->fsm[9].set = 0xfd9926d0
&srds_cmplx_main_lane9->fsm[9].scnd_set = 0xfd9926d4
&srds_cmplx_main_lane9->fsm[9].scnd = 0xfd9926d8
&srds_cmplx_main_lane9->fsm[10].set = 0xfd9926e0
&srds_cmplx_main_lane9->fsm[10].scnd_set = 0xfd9926e4
&srds_cmplx_main_lane9->fsm[10].scnd = 0xfd9926e8
&srds_cmplx_main_lane9->fsm[11].set = 0xfd9926f0
&srds_cmplx_main_lane9->fsm[11].scnd_set = 0xfd9926f4
&srds_cmplx_main_lane9->fsm[11].scnd = 0xfd9926f8
&srds_cmplx_main_lane9->fsm[12].set = 0xfd992700
&srds_cmplx_main_lane9->fsm[12].scnd_set = 0xfd992704
&srds_cmplx_main_lane9->fsm[12].scnd = 0xfd992708
&srds_cmplx_main_lane9->fsm[13].set = 0xfd992710
&srds_cmplx_main_lane9->fsm[13].scnd_set = 0xfd992714
&srds_cmplx_main_lane9->fsm[13].scnd = 0xfd992718
&srds_cmplx_main_lane9->fsm[14].set = 0xfd992720
&srds_cmplx_main_lane9->fsm[14].scnd_set = 0xfd992724
&srds_cmplx_main_lane9->fsm[14].scnd = 0xfd992728
&srds_cmplx_main_lane9->fsm[15].set = 0xfd992730
&srds_cmplx_main_lane9->fsm[15].scnd_set = 0xfd992734
&srds_cmplx_main_lane9->fsm[15].scnd = 0xfd992738
&srds_cmplx_main_lane9->pcie.cfg = 0xfd992740
&srds_cmplx_main_lane9->core.stat = 0xfd992760
&srds_cmplx_main_lane9->eth.postdiv = 0xfd992770
&srds_cmplx_main_lane9->eth.pdiv_msb = 0xfd992774
&srds_cmplx_main_lane9->eth.pdiv_lsb = 0xfd992778
&srds_cmplx_main_lane9->comma.det = 0xfd992780
&srds_cmplx_main_lane9->sata.conf = 0xfd992790
&srds_cmplx_main_lane9->spico.mem = 0xfd9927a0
&srds_cmplx_main_lane10->int_ctrl_mem[0] = 0xfd992800
&srds_cmplx_main_lane10->int_ctrl_mem[1] = 0xfd992804
&srds_cmplx_main_lane10->int_ctrl_mem[2] = 0xfd992808
&srds_cmplx_main_lane10->int_ctrl_mem[3] = 0xfd99280c
&srds_cmplx_main_lane10->int_ctrl_mem[4] = 0xfd992810
&srds_cmplx_main_lane10->int_ctrl_mem[5] = 0xfd992814
&srds_cmplx_main_lane10->int_ctrl_mem[6] = 0xfd992818
&srds_cmplx_main_lane10->int_ctrl_mem[7] = 0xfd99281c
&srds_cmplx_main_lane10->int_ctrl_mem[8] = 0xfd992820
&srds_cmplx_main_lane10->int_ctrl_mem[9] = 0xfd992824
&srds_cmplx_main_lane10->int_ctrl_mem[10] = 0xfd992828
&srds_cmplx_main_lane10->int_ctrl_mem[11] = 0xfd99282c
&srds_cmplx_main_lane10->int_ctrl_mem[12] = 0xfd992830
&srds_cmplx_main_lane10->int_ctrl_mem[13] = 0xfd992834
&srds_cmplx_main_lane10->int_ctrl_mem[14] = 0xfd992838
&srds_cmplx_main_lane10->int_ctrl_mem[15] = 0xfd99283c
&srds_cmplx_main_lane10->int_ctrl_mem[16] = 0xfd992840
&srds_cmplx_main_lane10->int_ctrl_mem[17] = 0xfd992844
&srds_cmplx_main_lane10->int_ctrl_mem[18] = 0xfd992848
&srds_cmplx_main_lane10->int_ctrl_mem[19] = 0xfd99284c
&srds_cmplx_main_lane10->int_ctrl_mem[20] = 0xfd992850
&srds_cmplx_main_lane10->int_ctrl_mem[21] = 0xfd992854
&srds_cmplx_main_lane10->int_ctrl_mem[22] = 0xfd992858
&srds_cmplx_main_lane10->int_ctrl_mem[23] = 0xfd99285c
&srds_cmplx_main_lane10->int_ctrl_mem[24] = 0xfd992860
&srds_cmplx_main_lane10->int_ctrl_mem[25] = 0xfd992864
&srds_cmplx_main_lane10->int_ctrl_mem[26] = 0xfd992868
&srds_cmplx_main_lane10->int_ctrl_mem[27] = 0xfd99286c
&srds_cmplx_main_lane10->int_ctrl_mem[28] = 0xfd992870
&srds_cmplx_main_lane10->int_ctrl_mem[29] = 0xfd992874
&srds_cmplx_main_lane10->int_ctrl_mem[30] = 0xfd992878
&srds_cmplx_main_lane10->int_ctrl_mem[31] = 0xfd99287c
&srds_cmplx_main_lane10->int_ctrl_mem[32] = 0xfd992880
&srds_cmplx_main_lane10->int_ctrl_mem[33] = 0xfd992884
&srds_cmplx_main_lane10->int_ctrl_mem[34] = 0xfd992888
&srds_cmplx_main_lane10->int_ctrl_mem[35] = 0xfd99288c
&srds_cmplx_main_lane10->int_ctrl_mem[36] = 0xfd992890
&srds_cmplx_main_lane10->int_ctrl_mem[37] = 0xfd992894
&srds_cmplx_main_lane10->int_ctrl_mem[38] = 0xfd992898
&srds_cmplx_main_lane10->int_ctrl_mem[39] = 0xfd99289c
&srds_cmplx_main_lane10->int_ctrl_mem[40] = 0xfd9928a0
&srds_cmplx_main_lane10->int_ctrl_mem[41] = 0xfd9928a4
&srds_cmplx_main_lane10->int_ctrl_mem[42] = 0xfd9928a8
&srds_cmplx_main_lane10->int_ctrl_mem[43] = 0xfd9928ac
&srds_cmplx_main_lane10->int_ctrl_mem[44] = 0xfd9928b0
&srds_cmplx_main_lane10->int_ctrl_mem[45] = 0xfd9928b4
&srds_cmplx_main_lane10->int_ctrl_mem[46] = 0xfd9928b8
&srds_cmplx_main_lane10->int_ctrl_mem[47] = 0xfd9928bc
&srds_cmplx_main_lane10->int_ctrl_mem[48] = 0xfd9928c0
&srds_cmplx_main_lane10->int_ctrl_mem[49] = 0xfd9928c4
&srds_cmplx_main_lane10->int_ctrl_mem[50] = 0xfd9928c8
&srds_cmplx_main_lane10->int_ctrl_mem[51] = 0xfd9928cc
&srds_cmplx_main_lane10->int_ctrl_mem[52] = 0xfd9928d0
&srds_cmplx_main_lane10->int_ctrl_mem[53] = 0xfd9928d4
&srds_cmplx_main_lane10->int_ctrl_mem[54] = 0xfd9928d8
&srds_cmplx_main_lane10->int_ctrl_mem[55] = 0xfd9928dc
&srds_cmplx_main_lane10->int_ctrl_mem[56] = 0xfd9928e0
&srds_cmplx_main_lane10->int_ctrl_mem[57] = 0xfd9928e4
&srds_cmplx_main_lane10->int_ctrl_mem[58] = 0xfd9928e8
&srds_cmplx_main_lane10->int_ctrl_mem[59] = 0xfd9928ec
&srds_cmplx_main_lane10->int_ctrl_mem[60] = 0xfd9928f0
&srds_cmplx_main_lane10->int_ctrl_mem[61] = 0xfd9928f4
&srds_cmplx_main_lane10->int_ctrl_mem[62] = 0xfd9928f8
&srds_cmplx_main_lane10->int_ctrl_mem[63] = 0xfd9928fc
&srds_cmplx_main_lane10->gen.version = 0xfd992900
&srds_cmplx_main_lane10->gen.cntl = 0xfd992910
&srds_cmplx_main_lane10->gen.i_core_interrupt = 0xfd992920
&srds_cmplx_main_lane10->gen.i_core_interrupt_res = 0xfd992924
&srds_cmplx_main_lane10->gen.status = 0xfd992928
&srds_cmplx_main_lane10->gen.core_to_cntl = 0xfd992930
&srds_cmplx_main_lane10->gen.tx_override = 0xfd992934
&srds_cmplx_main_lane10->gen.dbg_rdy_lat_low = 0xfd992938
&srds_cmplx_main_lane10->ctl[0].sw_scratch = 0xfd992a10
&srds_cmplx_main_lane10->ctl[1].sw_scratch = 0xfd992a30
&srds_cmplx_main_lane10->fsm[0].set = 0xfd992a40
&srds_cmplx_main_lane10->fsm[0].scnd_set = 0xfd992a44
&srds_cmplx_main_lane10->fsm[0].scnd = 0xfd992a48
&srds_cmplx_main_lane10->fsm[1].set = 0xfd992a50
&srds_cmplx_main_lane10->fsm[1].scnd_set = 0xfd992a54
&srds_cmplx_main_lane10->fsm[1].scnd = 0xfd992a58
&srds_cmplx_main_lane10->fsm[2].set = 0xfd992a60
&srds_cmplx_main_lane10->fsm[2].scnd_set = 0xfd992a64
&srds_cmplx_main_lane10->fsm[2].scnd = 0xfd992a68
&srds_cmplx_main_lane10->fsm[3].set = 0xfd992a70
&srds_cmplx_main_lane10->fsm[3].scnd_set = 0xfd992a74
&srds_cmplx_main_lane10->fsm[3].scnd = 0xfd992a78
&srds_cmplx_main_lane10->fsm[4].set = 0xfd992a80
&srds_cmplx_main_lane10->fsm[4].scnd_set = 0xfd992a84
&srds_cmplx_main_lane10->fsm[4].scnd = 0xfd992a88
&srds_cmplx_main_lane10->fsm[5].set = 0xfd992a90
&srds_cmplx_main_lane10->fsm[5].scnd_set = 0xfd992a94
&srds_cmplx_main_lane10->fsm[5].scnd = 0xfd992a98
&srds_cmplx_main_lane10->fsm[6].set = 0xfd992aa0
&srds_cmplx_main_lane10->fsm[6].scnd_set = 0xfd992aa4
&srds_cmplx_main_lane10->fsm[6].scnd = 0xfd992aa8
&srds_cmplx_main_lane10->fsm[7].set = 0xfd992ab0
&srds_cmplx_main_lane10->fsm[7].scnd_set = 0xfd992ab4
&srds_cmplx_main_lane10->fsm[7].scnd = 0xfd992ab8
&srds_cmplx_main_lane10->fsm[8].set = 0xfd992ac0
&srds_cmplx_main_lane10->fsm[8].scnd_set = 0xfd992ac4
&srds_cmplx_main_lane10->fsm[8].scnd = 0xfd992ac8
&srds_cmplx_main_lane10->fsm[9].set = 0xfd992ad0
&srds_cmplx_main_lane10->fsm[9].scnd_set = 0xfd992ad4
&srds_cmplx_main_lane10->fsm[9].scnd = 0xfd992ad8
&srds_cmplx_main_lane10->fsm[10].set = 0xfd992ae0
&srds_cmplx_main_lane10->fsm[10].scnd_set = 0xfd992ae4
&srds_cmplx_main_lane10->fsm[10].scnd = 0xfd992ae8
&srds_cmplx_main_lane10->fsm[11].set = 0xfd992af0
&srds_cmplx_main_lane10->fsm[11].scnd_set = 0xfd992af4
&srds_cmplx_main_lane10->fsm[11].scnd = 0xfd992af8
&srds_cmplx_main_lane10->fsm[12].set = 0xfd992b00
&srds_cmplx_main_lane10->fsm[12].scnd_set = 0xfd992b04
&srds_cmplx_main_lane10->fsm[12].scnd = 0xfd992b08
&srds_cmplx_main_lane10->fsm[13].set = 0xfd992b10
&srds_cmplx_main_lane10->fsm[13].scnd_set = 0xfd992b14
&srds_cmplx_main_lane10->fsm[13].scnd = 0xfd992b18
&srds_cmplx_main_lane10->fsm[14].set = 0xfd992b20
&srds_cmplx_main_lane10->fsm[14].scnd_set = 0xfd992b24
&srds_cmplx_main_lane10->fsm[14].scnd = 0xfd992b28
&srds_cmplx_main_lane10->fsm[15].set = 0xfd992b30
&srds_cmplx_main_lane10->fsm[15].scnd_set = 0xfd992b34
&srds_cmplx_main_lane10->fsm[15].scnd = 0xfd992b38
&srds_cmplx_main_lane10->pcie.cfg = 0xfd992b40
&srds_cmplx_main_lane10->core.stat = 0xfd992b60
&srds_cmplx_main_lane10->eth.postdiv = 0xfd992b70
&srds_cmplx_main_lane10->eth.pdiv_msb = 0xfd992b74
&srds_cmplx_main_lane10->eth.pdiv_lsb = 0xfd992b78
&srds_cmplx_main_lane10->comma.det = 0xfd992b80
&srds_cmplx_main_lane10->sata.conf = 0xfd992b90
&srds_cmplx_main_lane10->spico.mem = 0xfd992ba0
&srds_cmplx_main_lane11->int_ctrl_mem[0] = 0xfd992c00
&srds_cmplx_main_lane11->int_ctrl_mem[1] = 0xfd992c04
&srds_cmplx_main_lane11->int_ctrl_mem[2] = 0xfd992c08
&srds_cmplx_main_lane11->int_ctrl_mem[3] = 0xfd992c0c
&srds_cmplx_main_lane11->int_ctrl_mem[4] = 0xfd992c10
&srds_cmplx_main_lane11->int_ctrl_mem[5] = 0xfd992c14
&srds_cmplx_main_lane11->int_ctrl_mem[6] = 0xfd992c18
&srds_cmplx_main_lane11->int_ctrl_mem[7] = 0xfd992c1c
&srds_cmplx_main_lane11->int_ctrl_mem[8] = 0xfd992c20
&srds_cmplx_main_lane11->int_ctrl_mem[9] = 0xfd992c24
&srds_cmplx_main_lane11->int_ctrl_mem[10] = 0xfd992c28
&srds_cmplx_main_lane11->int_ctrl_mem[11] = 0xfd992c2c
&srds_cmplx_main_lane11->int_ctrl_mem[12] = 0xfd992c30
&srds_cmplx_main_lane11->int_ctrl_mem[13] = 0xfd992c34
&srds_cmplx_main_lane11->int_ctrl_mem[14] = 0xfd992c38
&srds_cmplx_main_lane11->int_ctrl_mem[15] = 0xfd992c3c
&srds_cmplx_main_lane11->int_ctrl_mem[16] = 0xfd992c40
&srds_cmplx_main_lane11->int_ctrl_mem[17] = 0xfd992c44
&srds_cmplx_main_lane11->int_ctrl_mem[18] = 0xfd992c48
&srds_cmplx_main_lane11->int_ctrl_mem[19] = 0xfd992c4c
&srds_cmplx_main_lane11->int_ctrl_mem[20] = 0xfd992c50
&srds_cmplx_main_lane11->int_ctrl_mem[21] = 0xfd992c54
&srds_cmplx_main_lane11->int_ctrl_mem[22] = 0xfd992c58
&srds_cmplx_main_lane11->int_ctrl_mem[23] = 0xfd992c5c
&srds_cmplx_main_lane11->int_ctrl_mem[24] = 0xfd992c60
&srds_cmplx_main_lane11->int_ctrl_mem[25] = 0xfd992c64
&srds_cmplx_main_lane11->int_ctrl_mem[26] = 0xfd992c68
&srds_cmplx_main_lane11->int_ctrl_mem[27] = 0xfd992c6c
&srds_cmplx_main_lane11->int_ctrl_mem[28] = 0xfd992c70
&srds_cmplx_main_lane11->int_ctrl_mem[29] = 0xfd992c74
&srds_cmplx_main_lane11->int_ctrl_mem[30] = 0xfd992c78
&srds_cmplx_main_lane11->int_ctrl_mem[31] = 0xfd992c7c
&srds_cmplx_main_lane11->int_ctrl_mem[32] = 0xfd992c80
&srds_cmplx_main_lane11->int_ctrl_mem[33] = 0xfd992c84
&srds_cmplx_main_lane11->int_ctrl_mem[34] = 0xfd992c88
&srds_cmplx_main_lane11->int_ctrl_mem[35] = 0xfd992c8c
&srds_cmplx_main_lane11->int_ctrl_mem[36] = 0xfd992c90
&srds_cmplx_main_lane11->int_ctrl_mem[37] = 0xfd992c94
&srds_cmplx_main_lane11->int_ctrl_mem[38] = 0xfd992c98
&srds_cmplx_main_lane11->int_ctrl_mem[39] = 0xfd992c9c
&srds_cmplx_main_lane11->int_ctrl_mem[40] = 0xfd992ca0
&srds_cmplx_main_lane11->int_ctrl_mem[41] = 0xfd992ca4
&srds_cmplx_main_lane11->int_ctrl_mem[42] = 0xfd992ca8
&srds_cmplx_main_lane11->int_ctrl_mem[43] = 0xfd992cac
&srds_cmplx_main_lane11->int_ctrl_mem[44] = 0xfd992cb0
&srds_cmplx_main_lane11->int_ctrl_mem[45] = 0xfd992cb4
&srds_cmplx_main_lane11->int_ctrl_mem[46] = 0xfd992cb8
&srds_cmplx_main_lane11->int_ctrl_mem[47] = 0xfd992cbc
&srds_cmplx_main_lane11->int_ctrl_mem[48] = 0xfd992cc0
&srds_cmplx_main_lane11->int_ctrl_mem[49] = 0xfd992cc4
&srds_cmplx_main_lane11->int_ctrl_mem[50] = 0xfd992cc8
&srds_cmplx_main_lane11->int_ctrl_mem[51] = 0xfd992ccc
&srds_cmplx_main_lane11->int_ctrl_mem[52] = 0xfd992cd0
&srds_cmplx_main_lane11->int_ctrl_mem[53] = 0xfd992cd4
&srds_cmplx_main_lane11->int_ctrl_mem[54] = 0xfd992cd8
&srds_cmplx_main_lane11->int_ctrl_mem[55] = 0xfd992cdc
&srds_cmplx_main_lane11->int_ctrl_mem[56] = 0xfd992ce0
&srds_cmplx_main_lane11->int_ctrl_mem[57] = 0xfd992ce4
&srds_cmplx_main_lane11->int_ctrl_mem[58] = 0xfd992ce8
&srds_cmplx_main_lane11->int_ctrl_mem[59] = 0xfd992cec
&srds_cmplx_main_lane11->int_ctrl_mem[60] = 0xfd992cf0
&srds_cmplx_main_lane11->int_ctrl_mem[61] = 0xfd992cf4
&srds_cmplx_main_lane11->int_ctrl_mem[62] = 0xfd992cf8
&srds_cmplx_main_lane11->int_ctrl_mem[63] = 0xfd992cfc
&srds_cmplx_main_lane11->gen.version = 0xfd992d00
&srds_cmplx_main_lane11->gen.cntl = 0xfd992d10
&srds_cmplx_main_lane11->gen.i_core_interrupt = 0xfd992d20
&srds_cmplx_main_lane11->gen.i_core_interrupt_res = 0xfd992d24
&srds_cmplx_main_lane11->gen.status = 0xfd992d28
&srds_cmplx_main_lane11->gen.core_to_cntl = 0xfd992d30
&srds_cmplx_main_lane11->gen.tx_override = 0xfd992d34
&srds_cmplx_main_lane11->gen.dbg_rdy_lat_low = 0xfd992d38
&srds_cmplx_main_lane11->ctl[0].sw_scratch = 0xfd992e10
&srds_cmplx_main_lane11->ctl[1].sw_scratch = 0xfd992e30
&srds_cmplx_main_lane11->fsm[0].set = 0xfd992e40
&srds_cmplx_main_lane11->fsm[0].scnd_set = 0xfd992e44
&srds_cmplx_main_lane11->fsm[0].scnd = 0xfd992e48
&srds_cmplx_main_lane11->fsm[1].set = 0xfd992e50
&srds_cmplx_main_lane11->fsm[1].scnd_set = 0xfd992e54
&srds_cmplx_main_lane11->fsm[1].scnd = 0xfd992e58
&srds_cmplx_main_lane11->fsm[2].set = 0xfd992e60
&srds_cmplx_main_lane11->fsm[2].scnd_set = 0xfd992e64
&srds_cmplx_main_lane11->fsm[2].scnd = 0xfd992e68
&srds_cmplx_main_lane11->fsm[3].set = 0xfd992e70
&srds_cmplx_main_lane11->fsm[3].scnd_set = 0xfd992e74
&srds_cmplx_main_lane11->fsm[3].scnd = 0xfd992e78
&srds_cmplx_main_lane11->fsm[4].set = 0xfd992e80
&srds_cmplx_main_lane11->fsm[4].scnd_set = 0xfd992e84
&srds_cmplx_main_lane11->fsm[4].scnd = 0xfd992e88
&srds_cmplx_main_lane11->fsm[5].set = 0xfd992e90
&srds_cmplx_main_lane11->fsm[5].scnd_set = 0xfd992e94
&srds_cmplx_main_lane11->fsm[5].scnd = 0xfd992e98
&srds_cmplx_main_lane11->fsm[6].set = 0xfd992ea0
&srds_cmplx_main_lane11->fsm[6].scnd_set = 0xfd992ea4
&srds_cmplx_main_lane11->fsm[6].scnd = 0xfd992ea8
&srds_cmplx_main_lane11->fsm[7].set = 0xfd992eb0
&srds_cmplx_main_lane11->fsm[7].scnd_set = 0xfd992eb4
&srds_cmplx_main_lane11->fsm[7].scnd = 0xfd992eb8
&srds_cmplx_main_lane11->fsm[8].set = 0xfd992ec0
&srds_cmplx_main_lane11->fsm[8].scnd_set = 0xfd992ec4
&srds_cmplx_main_lane11->fsm[8].scnd = 0xfd992ec8
&srds_cmplx_main_lane11->fsm[9].set = 0xfd992ed0
&srds_cmplx_main_lane11->fsm[9].scnd_set = 0xfd992ed4
&srds_cmplx_main_lane11->fsm[9].scnd = 0xfd992ed8
&srds_cmplx_main_lane11->fsm[10].set = 0xfd992ee0
&srds_cmplx_main_lane11->fsm[10].scnd_set = 0xfd992ee4
&srds_cmplx_main_lane11->fsm[10].scnd = 0xfd992ee8
&srds_cmplx_main_lane11->fsm[11].set = 0xfd992ef0
&srds_cmplx_main_lane11->fsm[11].scnd_set = 0xfd992ef4
&srds_cmplx_main_lane11->fsm[11].scnd = 0xfd992ef8
&srds_cmplx_main_lane11->fsm[12].set = 0xfd992f00
&srds_cmplx_main_lane11->fsm[12].scnd_set = 0xfd992f04
&srds_cmplx_main_lane11->fsm[12].scnd = 0xfd992f08
&srds_cmplx_main_lane11->fsm[13].set = 0xfd992f10
&srds_cmplx_main_lane11->fsm[13].scnd_set = 0xfd992f14
&srds_cmplx_main_lane11->fsm[13].scnd = 0xfd992f18
&srds_cmplx_main_lane11->fsm[14].set = 0xfd992f20
&srds_cmplx_main_lane11->fsm[14].scnd_set = 0xfd992f24
&srds_cmplx_main_lane11->fsm[14].scnd = 0xfd992f28
&srds_cmplx_main_lane11->fsm[15].set = 0xfd992f30
&srds_cmplx_main_lane11->fsm[15].scnd_set = 0xfd992f34
&srds_cmplx_main_lane11->fsm[15].scnd = 0xfd992f38
&srds_cmplx_main_lane11->pcie.cfg = 0xfd992f40
&srds_cmplx_main_lane11->core.stat = 0xfd992f60
&srds_cmplx_main_lane11->eth.postdiv = 0xfd992f70
&srds_cmplx_main_lane11->eth.pdiv_msb = 0xfd992f74
&srds_cmplx_main_lane11->eth.pdiv_lsb = 0xfd992f78
&srds_cmplx_main_lane11->comma.det = 0xfd992f80
&srds_cmplx_main_lane11->sata.conf = 0xfd992f90
&srds_cmplx_main_lane11->spico.mem = 0xfd992fa0
&srds_cmplx_main_lane12->int_ctrl_mem[0] = 0xfd993000
&srds_cmplx_main_lane12->int_ctrl_mem[1] = 0xfd993004
&srds_cmplx_main_lane12->int_ctrl_mem[2] = 0xfd993008
&srds_cmplx_main_lane12->int_ctrl_mem[3] = 0xfd99300c
&srds_cmplx_main_lane12->int_ctrl_mem[4] = 0xfd993010
&srds_cmplx_main_lane12->int_ctrl_mem[5] = 0xfd993014
&srds_cmplx_main_lane12->int_ctrl_mem[6] = 0xfd993018
&srds_cmplx_main_lane12->int_ctrl_mem[7] = 0xfd99301c
&srds_cmplx_main_lane12->int_ctrl_mem[8] = 0xfd993020
&srds_cmplx_main_lane12->int_ctrl_mem[9] = 0xfd993024
&srds_cmplx_main_lane12->int_ctrl_mem[10] = 0xfd993028
&srds_cmplx_main_lane12->int_ctrl_mem[11] = 0xfd99302c
&srds_cmplx_main_lane12->int_ctrl_mem[12] = 0xfd993030
&srds_cmplx_main_lane12->int_ctrl_mem[13] = 0xfd993034
&srds_cmplx_main_lane12->int_ctrl_mem[14] = 0xfd993038
&srds_cmplx_main_lane12->int_ctrl_mem[15] = 0xfd99303c
&srds_cmplx_main_lane12->int_ctrl_mem[16] = 0xfd993040
&srds_cmplx_main_lane12->int_ctrl_mem[17] = 0xfd993044
&srds_cmplx_main_lane12->int_ctrl_mem[18] = 0xfd993048
&srds_cmplx_main_lane12->int_ctrl_mem[19] = 0xfd99304c
&srds_cmplx_main_lane12->int_ctrl_mem[20] = 0xfd993050
&srds_cmplx_main_lane12->int_ctrl_mem[21] = 0xfd993054
&srds_cmplx_main_lane12->int_ctrl_mem[22] = 0xfd993058
&srds_cmplx_main_lane12->int_ctrl_mem[23] = 0xfd99305c
&srds_cmplx_main_lane12->int_ctrl_mem[24] = 0xfd993060
&srds_cmplx_main_lane12->int_ctrl_mem[25] = 0xfd993064
&srds_cmplx_main_lane12->int_ctrl_mem[26] = 0xfd993068
&srds_cmplx_main_lane12->int_ctrl_mem[27] = 0xfd99306c
&srds_cmplx_main_lane12->int_ctrl_mem[28] = 0xfd993070
&srds_cmplx_main_lane12->int_ctrl_mem[29] = 0xfd993074
&srds_cmplx_main_lane12->int_ctrl_mem[30] = 0xfd993078
&srds_cmplx_main_lane12->int_ctrl_mem[31] = 0xfd99307c
&srds_cmplx_main_lane12->int_ctrl_mem[32] = 0xfd993080
&srds_cmplx_main_lane12->int_ctrl_mem[33] = 0xfd993084
&srds_cmplx_main_lane12->int_ctrl_mem[34] = 0xfd993088
&srds_cmplx_main_lane12->int_ctrl_mem[35] = 0xfd99308c
&srds_cmplx_main_lane12->int_ctrl_mem[36] = 0xfd993090
&srds_cmplx_main_lane12->int_ctrl_mem[37] = 0xfd993094
&srds_cmplx_main_lane12->int_ctrl_mem[38] = 0xfd993098
&srds_cmplx_main_lane12->int_ctrl_mem[39] = 0xfd99309c
&srds_cmplx_main_lane12->int_ctrl_mem[40] = 0xfd9930a0
&srds_cmplx_main_lane12->int_ctrl_mem[41] = 0xfd9930a4
&srds_cmplx_main_lane12->int_ctrl_mem[42] = 0xfd9930a8
&srds_cmplx_main_lane12->int_ctrl_mem[43] = 0xfd9930ac
&srds_cmplx_main_lane12->int_ctrl_mem[44] = 0xfd9930b0
&srds_cmplx_main_lane12->int_ctrl_mem[45] = 0xfd9930b4
&srds_cmplx_main_lane12->int_ctrl_mem[46] = 0xfd9930b8
&srds_cmplx_main_lane12->int_ctrl_mem[47] = 0xfd9930bc
&srds_cmplx_main_lane12->int_ctrl_mem[48] = 0xfd9930c0
&srds_cmplx_main_lane12->int_ctrl_mem[49] = 0xfd9930c4
&srds_cmplx_main_lane12->int_ctrl_mem[50] = 0xfd9930c8
&srds_cmplx_main_lane12->int_ctrl_mem[51] = 0xfd9930cc
&srds_cmplx_main_lane12->int_ctrl_mem[52] = 0xfd9930d0
&srds_cmplx_main_lane12->int_ctrl_mem[53] = 0xfd9930d4
&srds_cmplx_main_lane12->int_ctrl_mem[54] = 0xfd9930d8
&srds_cmplx_main_lane12->int_ctrl_mem[55] = 0xfd9930dc
&srds_cmplx_main_lane12->int_ctrl_mem[56] = 0xfd9930e0
&srds_cmplx_main_lane12->int_ctrl_mem[57] = 0xfd9930e4
&srds_cmplx_main_lane12->int_ctrl_mem[58] = 0xfd9930e8
&srds_cmplx_main_lane12->int_ctrl_mem[59] = 0xfd9930ec
&srds_cmplx_main_lane12->int_ctrl_mem[60] = 0xfd9930f0
&srds_cmplx_main_lane12->int_ctrl_mem[61] = 0xfd9930f4
&srds_cmplx_main_lane12->int_ctrl_mem[62] = 0xfd9930f8
&srds_cmplx_main_lane12->int_ctrl_mem[63] = 0xfd9930fc
&srds_cmplx_main_lane12->gen.version = 0xfd993100
&srds_cmplx_main_lane12->gen.cntl = 0xfd993110
&srds_cmplx_main_lane12->gen.i_core_interrupt = 0xfd993120
&srds_cmplx_main_lane12->gen.i_core_interrupt_res = 0xfd993124
&srds_cmplx_main_lane12->gen.status = 0xfd993128
&srds_cmplx_main_lane12->gen.core_to_cntl = 0xfd993130
&srds_cmplx_main_lane12->gen.tx_override = 0xfd993134
&srds_cmplx_main_lane12->gen.dbg_rdy_lat_low = 0xfd993138
&srds_cmplx_main_lane12->ctl[0].sw_scratch = 0xfd993210
&srds_cmplx_main_lane12->ctl[1].sw_scratch = 0xfd993230
&srds_cmplx_main_lane12->fsm[0].set = 0xfd993240
&srds_cmplx_main_lane12->fsm[0].scnd_set = 0xfd993244
&srds_cmplx_main_lane12->fsm[0].scnd = 0xfd993248
&srds_cmplx_main_lane12->fsm[1].set = 0xfd993250
&srds_cmplx_main_lane12->fsm[1].scnd_set = 0xfd993254
&srds_cmplx_main_lane12->fsm[1].scnd = 0xfd993258
&srds_cmplx_main_lane12->fsm[2].set = 0xfd993260
&srds_cmplx_main_lane12->fsm[2].scnd_set = 0xfd993264
&srds_cmplx_main_lane12->fsm[2].scnd = 0xfd993268
&srds_cmplx_main_lane12->fsm[3].set = 0xfd993270
&srds_cmplx_main_lane12->fsm[3].scnd_set = 0xfd993274
&srds_cmplx_main_lane12->fsm[3].scnd = 0xfd993278
&srds_cmplx_main_lane12->fsm[4].set = 0xfd993280
&srds_cmplx_main_lane12->fsm[4].scnd_set = 0xfd993284
&srds_cmplx_main_lane12->fsm[4].scnd = 0xfd993288
&srds_cmplx_main_lane12->fsm[5].set = 0xfd993290
&srds_cmplx_main_lane12->fsm[5].scnd_set = 0xfd993294
&srds_cmplx_main_lane12->fsm[5].scnd = 0xfd993298
&srds_cmplx_main_lane12->fsm[6].set = 0xfd9932a0
&srds_cmplx_main_lane12->fsm[6].scnd_set = 0xfd9932a4
&srds_cmplx_main_lane12->fsm[6].scnd = 0xfd9932a8
&srds_cmplx_main_lane12->fsm[7].set = 0xfd9932b0
&srds_cmplx_main_lane12->fsm[7].scnd_set = 0xfd9932b4
&srds_cmplx_main_lane12->fsm[7].scnd = 0xfd9932b8
&srds_cmplx_main_lane12->fsm[8].set = 0xfd9932c0
&srds_cmplx_main_lane12->fsm[8].scnd_set = 0xfd9932c4
&srds_cmplx_main_lane12->fsm[8].scnd = 0xfd9932c8
&srds_cmplx_main_lane12->fsm[9].set = 0xfd9932d0
&srds_cmplx_main_lane12->fsm[9].scnd_set = 0xfd9932d4
&srds_cmplx_main_lane12->fsm[9].scnd = 0xfd9932d8
&srds_cmplx_main_lane12->fsm[10].set = 0xfd9932e0
&srds_cmplx_main_lane12->fsm[10].scnd_set = 0xfd9932e4
&srds_cmplx_main_lane12->fsm[10].scnd = 0xfd9932e8
&srds_cmplx_main_lane12->fsm[11].set = 0xfd9932f0
&srds_cmplx_main_lane12->fsm[11].scnd_set = 0xfd9932f4
&srds_cmplx_main_lane12->fsm[11].scnd = 0xfd9932f8
&srds_cmplx_main_lane12->fsm[12].set = 0xfd993300
&srds_cmplx_main_lane12->fsm[12].scnd_set = 0xfd993304
&srds_cmplx_main_lane12->fsm[12].scnd = 0xfd993308
&srds_cmplx_main_lane12->fsm[13].set = 0xfd993310
&srds_cmplx_main_lane12->fsm[13].scnd_set = 0xfd993314
&srds_cmplx_main_lane12->fsm[13].scnd = 0xfd993318
&srds_cmplx_main_lane12->fsm[14].set = 0xfd993320
&srds_cmplx_main_lane12->fsm[14].scnd_set = 0xfd993324
&srds_cmplx_main_lane12->fsm[14].scnd = 0xfd993328
&srds_cmplx_main_lane12->fsm[15].set = 0xfd993330
&srds_cmplx_main_lane12->fsm[15].scnd_set = 0xfd993334
&srds_cmplx_main_lane12->fsm[15].scnd = 0xfd993338
&srds_cmplx_main_lane12->pcie.cfg = 0xfd993340
&srds_cmplx_main_lane12->core.stat = 0xfd993360
&srds_cmplx_main_lane12->eth.postdiv = 0xfd993370
&srds_cmplx_main_lane12->eth.pdiv_msb = 0xfd993374
&srds_cmplx_main_lane12->eth.pdiv_lsb = 0xfd993378
&srds_cmplx_main_lane12->comma.det = 0xfd993380
&srds_cmplx_main_lane12->sata.conf = 0xfd993390
&srds_cmplx_main_lane12->spico.mem = 0xfd9933a0
&srds_cmplx_main_lane13->int_ctrl_mem[0] = 0xfd993400
&srds_cmplx_main_lane13->int_ctrl_mem[1] = 0xfd993404
&srds_cmplx_main_lane13->int_ctrl_mem[2] = 0xfd993408
&srds_cmplx_main_lane13->int_ctrl_mem[3] = 0xfd99340c
&srds_cmplx_main_lane13->int_ctrl_mem[4] = 0xfd993410
&srds_cmplx_main_lane13->int_ctrl_mem[5] = 0xfd993414
&srds_cmplx_main_lane13->int_ctrl_mem[6] = 0xfd993418
&srds_cmplx_main_lane13->int_ctrl_mem[7] = 0xfd99341c
&srds_cmplx_main_lane13->int_ctrl_mem[8] = 0xfd993420
&srds_cmplx_main_lane13->int_ctrl_mem[9] = 0xfd993424
&srds_cmplx_main_lane13->int_ctrl_mem[10] = 0xfd993428
&srds_cmplx_main_lane13->int_ctrl_mem[11] = 0xfd99342c
&srds_cmplx_main_lane13->int_ctrl_mem[12] = 0xfd993430
&srds_cmplx_main_lane13->int_ctrl_mem[13] = 0xfd993434
&srds_cmplx_main_lane13->int_ctrl_mem[14] = 0xfd993438
&srds_cmplx_main_lane13->int_ctrl_mem[15] = 0xfd99343c
&srds_cmplx_main_lane13->int_ctrl_mem[16] = 0xfd993440
&srds_cmplx_main_lane13->int_ctrl_mem[17] = 0xfd993444
&srds_cmplx_main_lane13->int_ctrl_mem[18] = 0xfd993448
&srds_cmplx_main_lane13->int_ctrl_mem[19] = 0xfd99344c
&srds_cmplx_main_lane13->int_ctrl_mem[20] = 0xfd993450
&srds_cmplx_main_lane13->int_ctrl_mem[21] = 0xfd993454
&srds_cmplx_main_lane13->int_ctrl_mem[22] = 0xfd993458
&srds_cmplx_main_lane13->int_ctrl_mem[23] = 0xfd99345c
&srds_cmplx_main_lane13->int_ctrl_mem[24] = 0xfd993460
&srds_cmplx_main_lane13->int_ctrl_mem[25] = 0xfd993464
&srds_cmplx_main_lane13->int_ctrl_mem[26] = 0xfd993468
&srds_cmplx_main_lane13->int_ctrl_mem[27] = 0xfd99346c
&srds_cmplx_main_lane13->int_ctrl_mem[28] = 0xfd993470
&srds_cmplx_main_lane13->int_ctrl_mem[29] = 0xfd993474
&srds_cmplx_main_lane13->int_ctrl_mem[30] = 0xfd993478
&srds_cmplx_main_lane13->int_ctrl_mem[31] = 0xfd99347c
&srds_cmplx_main_lane13->int_ctrl_mem[32] = 0xfd993480
&srds_cmplx_main_lane13->int_ctrl_mem[33] = 0xfd993484
&srds_cmplx_main_lane13->int_ctrl_mem[34] = 0xfd993488
&srds_cmplx_main_lane13->int_ctrl_mem[35] = 0xfd99348c
&srds_cmplx_main_lane13->int_ctrl_mem[36] = 0xfd993490
&srds_cmplx_main_lane13->int_ctrl_mem[37] = 0xfd993494
&srds_cmplx_main_lane13->int_ctrl_mem[38] = 0xfd993498
&srds_cmplx_main_lane13->int_ctrl_mem[39] = 0xfd99349c
&srds_cmplx_main_lane13->int_ctrl_mem[40] = 0xfd9934a0
&srds_cmplx_main_lane13->int_ctrl_mem[41] = 0xfd9934a4
&srds_cmplx_main_lane13->int_ctrl_mem[42] = 0xfd9934a8
&srds_cmplx_main_lane13->int_ctrl_mem[43] = 0xfd9934ac
&srds_cmplx_main_lane13->int_ctrl_mem[44] = 0xfd9934b0
&srds_cmplx_main_lane13->int_ctrl_mem[45] = 0xfd9934b4
&srds_cmplx_main_lane13->int_ctrl_mem[46] = 0xfd9934b8
&srds_cmplx_main_lane13->int_ctrl_mem[47] = 0xfd9934bc
&srds_cmplx_main_lane13->int_ctrl_mem[48] = 0xfd9934c0
&srds_cmplx_main_lane13->int_ctrl_mem[49] = 0xfd9934c4
&srds_cmplx_main_lane13->int_ctrl_mem[50] = 0xfd9934c8
&srds_cmplx_main_lane13->int_ctrl_mem[51] = 0xfd9934cc
&srds_cmplx_main_lane13->int_ctrl_mem[52] = 0xfd9934d0
&srds_cmplx_main_lane13->int_ctrl_mem[53] = 0xfd9934d4
&srds_cmplx_main_lane13->int_ctrl_mem[54] = 0xfd9934d8
&srds_cmplx_main_lane13->int_ctrl_mem[55] = 0xfd9934dc
&srds_cmplx_main_lane13->int_ctrl_mem[56] = 0xfd9934e0
&srds_cmplx_main_lane13->int_ctrl_mem[57] = 0xfd9934e4
&srds_cmplx_main_lane13->int_ctrl_mem[58] = 0xfd9934e8
&srds_cmplx_main_lane13->int_ctrl_mem[59] = 0xfd9934ec
&srds_cmplx_main_lane13->int_ctrl_mem[60] = 0xfd9934f0
&srds_cmplx_main_lane13->int_ctrl_mem[61] = 0xfd9934f4
&srds_cmplx_main_lane13->int_ctrl_mem[62] = 0xfd9934f8
&srds_cmplx_main_lane13->int_ctrl_mem[63] = 0xfd9934fc
&srds_cmplx_main_lane13->gen.version = 0xfd993500
&srds_cmplx_main_lane13->gen.cntl = 0xfd993510
&srds_cmplx_main_lane13->gen.i_core_interrupt = 0xfd993520
&srds_cmplx_main_lane13->gen.i_core_interrupt_res = 0xfd993524
&srds_cmplx_main_lane13->gen.status = 0xfd993528
&srds_cmplx_main_lane13->gen.core_to_cntl = 0xfd993530
&srds_cmplx_main_lane13->gen.tx_override = 0xfd993534
&srds_cmplx_main_lane13->gen.dbg_rdy_lat_low = 0xfd993538
&srds_cmplx_main_lane13->ctl[0].sw_scratch = 0xfd993610
&srds_cmplx_main_lane13->ctl[1].sw_scratch = 0xfd993630
&srds_cmplx_main_lane13->fsm[0].set = 0xfd993640
&srds_cmplx_main_lane13->fsm[0].scnd_set = 0xfd993644
&srds_cmplx_main_lane13->fsm[0].scnd = 0xfd993648
&srds_cmplx_main_lane13->fsm[1].set = 0xfd993650
&srds_cmplx_main_lane13->fsm[1].scnd_set = 0xfd993654
&srds_cmplx_main_lane13->fsm[1].scnd = 0xfd993658
&srds_cmplx_main_lane13->fsm[2].set = 0xfd993660
&srds_cmplx_main_lane13->fsm[2].scnd_set = 0xfd993664
&srds_cmplx_main_lane13->fsm[2].scnd = 0xfd993668
&srds_cmplx_main_lane13->fsm[3].set = 0xfd993670
&srds_cmplx_main_lane13->fsm[3].scnd_set = 0xfd993674
&srds_cmplx_main_lane13->fsm[3].scnd = 0xfd993678
&srds_cmplx_main_lane13->fsm[4].set = 0xfd993680
&srds_cmplx_main_lane13->fsm[4].scnd_set = 0xfd993684
&srds_cmplx_main_lane13->fsm[4].scnd = 0xfd993688
&srds_cmplx_main_lane13->fsm[5].set = 0xfd993690
&srds_cmplx_main_lane13->fsm[5].scnd_set = 0xfd993694
&srds_cmplx_main_lane13->fsm[5].scnd = 0xfd993698
&srds_cmplx_main_lane13->fsm[6].set = 0xfd9936a0
&srds_cmplx_main_lane13->fsm[6].scnd_set = 0xfd9936a4
&srds_cmplx_main_lane13->fsm[6].scnd = 0xfd9936a8
&srds_cmplx_main_lane13->fsm[7].set = 0xfd9936b0
&srds_cmplx_main_lane13->fsm[7].scnd_set = 0xfd9936b4
&srds_cmplx_main_lane13->fsm[7].scnd = 0xfd9936b8
&srds_cmplx_main_lane13->fsm[8].set = 0xfd9936c0
&srds_cmplx_main_lane13->fsm[8].scnd_set = 0xfd9936c4
&srds_cmplx_main_lane13->fsm[8].scnd = 0xfd9936c8
&srds_cmplx_main_lane13->fsm[9].set = 0xfd9936d0
&srds_cmplx_main_lane13->fsm[9].scnd_set = 0xfd9936d4
&srds_cmplx_main_lane13->fsm[9].scnd = 0xfd9936d8
&srds_cmplx_main_lane13->fsm[10].set = 0xfd9936e0
&srds_cmplx_main_lane13->fsm[10].scnd_set = 0xfd9936e4
&srds_cmplx_main_lane13->fsm[10].scnd = 0xfd9936e8
&srds_cmplx_main_lane13->fsm[11].set = 0xfd9936f0
&srds_cmplx_main_lane13->fsm[11].scnd_set = 0xfd9936f4
&srds_cmplx_main_lane13->fsm[11].scnd = 0xfd9936f8
&srds_cmplx_main_lane13->fsm[12].set = 0xfd993700
&srds_cmplx_main_lane13->fsm[12].scnd_set = 0xfd993704
&srds_cmplx_main_lane13->fsm[12].scnd = 0xfd993708
&srds_cmplx_main_lane13->fsm[13].set = 0xfd993710
&srds_cmplx_main_lane13->fsm[13].scnd_set = 0xfd993714
&srds_cmplx_main_lane13->fsm[13].scnd = 0xfd993718
&srds_cmplx_main_lane13->fsm[14].set = 0xfd993720
&srds_cmplx_main_lane13->fsm[14].scnd_set = 0xfd993724
&srds_cmplx_main_lane13->fsm[14].scnd = 0xfd993728
&srds_cmplx_main_lane13->fsm[15].set = 0xfd993730
&srds_cmplx_main_lane13->fsm[15].scnd_set = 0xfd993734
&srds_cmplx_main_lane13->fsm[15].scnd = 0xfd993738
&srds_cmplx_main_lane13->pcie.cfg = 0xfd993740
&srds_cmplx_main_lane13->core.stat = 0xfd993760
&srds_cmplx_main_lane13->eth.postdiv = 0xfd993770
&srds_cmplx_main_lane13->eth.pdiv_msb = 0xfd993774
&srds_cmplx_main_lane13->eth.pdiv_lsb = 0xfd993778
&srds_cmplx_main_lane13->comma.det = 0xfd993780
&srds_cmplx_main_lane13->sata.conf = 0xfd993790
&srds_cmplx_main_lane13->spico.mem = 0xfd9937a0
&srds_cmplx_main_lane14->int_ctrl_mem[0] = 0xfd993800
&srds_cmplx_main_lane14->int_ctrl_mem[1] = 0xfd993804
&srds_cmplx_main_lane14->int_ctrl_mem[2] = 0xfd993808
&srds_cmplx_main_lane14->int_ctrl_mem[3] = 0xfd99380c
&srds_cmplx_main_lane14->int_ctrl_mem[4] = 0xfd993810
&srds_cmplx_main_lane14->int_ctrl_mem[5] = 0xfd993814
&srds_cmplx_main_lane14->int_ctrl_mem[6] = 0xfd993818
&srds_cmplx_main_lane14->int_ctrl_mem[7] = 0xfd99381c
&srds_cmplx_main_lane14->int_ctrl_mem[8] = 0xfd993820
&srds_cmplx_main_lane14->int_ctrl_mem[9] = 0xfd993824
&srds_cmplx_main_lane14->int_ctrl_mem[10] = 0xfd993828
&srds_cmplx_main_lane14->int_ctrl_mem[11] = 0xfd99382c
&srds_cmplx_main_lane14->int_ctrl_mem[12] = 0xfd993830
&srds_cmplx_main_lane14->int_ctrl_mem[13] = 0xfd993834
&srds_cmplx_main_lane14->int_ctrl_mem[14] = 0xfd993838
&srds_cmplx_main_lane14->int_ctrl_mem[15] = 0xfd99383c
&srds_cmplx_main_lane14->int_ctrl_mem[16] = 0xfd993840
&srds_cmplx_main_lane14->int_ctrl_mem[17] = 0xfd993844
&srds_cmplx_main_lane14->int_ctrl_mem[18] = 0xfd993848
&srds_cmplx_main_lane14->int_ctrl_mem[19] = 0xfd99384c
&srds_cmplx_main_lane14->int_ctrl_mem[20] = 0xfd993850
&srds_cmplx_main_lane14->int_ctrl_mem[21] = 0xfd993854
&srds_cmplx_main_lane14->int_ctrl_mem[22] = 0xfd993858
&srds_cmplx_main_lane14->int_ctrl_mem[23] = 0xfd99385c
&srds_cmplx_main_lane14->int_ctrl_mem[24] = 0xfd993860
&srds_cmplx_main_lane14->int_ctrl_mem[25] = 0xfd993864
&srds_cmplx_main_lane14->int_ctrl_mem[26] = 0xfd993868
&srds_cmplx_main_lane14->int_ctrl_mem[27] = 0xfd99386c
&srds_cmplx_main_lane14->int_ctrl_mem[28] = 0xfd993870
&srds_cmplx_main_lane14->int_ctrl_mem[29] = 0xfd993874
&srds_cmplx_main_lane14->int_ctrl_mem[30] = 0xfd993878
&srds_cmplx_main_lane14->int_ctrl_mem[31] = 0xfd99387c
&srds_cmplx_main_lane14->int_ctrl_mem[32] = 0xfd993880
&srds_cmplx_main_lane14->int_ctrl_mem[33] = 0xfd993884
&srds_cmplx_main_lane14->int_ctrl_mem[34] = 0xfd993888
&srds_cmplx_main_lane14->int_ctrl_mem[35] = 0xfd99388c
&srds_cmplx_main_lane14->int_ctrl_mem[36] = 0xfd993890
&srds_cmplx_main_lane14->int_ctrl_mem[37] = 0xfd993894
&srds_cmplx_main_lane14->int_ctrl_mem[38] = 0xfd993898
&srds_cmplx_main_lane14->int_ctrl_mem[39] = 0xfd99389c
&srds_cmplx_main_lane14->int_ctrl_mem[40] = 0xfd9938a0
&srds_cmplx_main_lane14->int_ctrl_mem[41] = 0xfd9938a4
&srds_cmplx_main_lane14->int_ctrl_mem[42] = 0xfd9938a8
&srds_cmplx_main_lane14->int_ctrl_mem[43] = 0xfd9938ac
&srds_cmplx_main_lane14->int_ctrl_mem[44] = 0xfd9938b0
&srds_cmplx_main_lane14->int_ctrl_mem[45] = 0xfd9938b4
&srds_cmplx_main_lane14->int_ctrl_mem[46] = 0xfd9938b8
&srds_cmplx_main_lane14->int_ctrl_mem[47] = 0xfd9938bc
&srds_cmplx_main_lane14->int_ctrl_mem[48] = 0xfd9938c0
&srds_cmplx_main_lane14->int_ctrl_mem[49] = 0xfd9938c4
&srds_cmplx_main_lane14->int_ctrl_mem[50] = 0xfd9938c8
&srds_cmplx_main_lane14->int_ctrl_mem[51] = 0xfd9938cc
&srds_cmplx_main_lane14->int_ctrl_mem[52] = 0xfd9938d0
&srds_cmplx_main_lane14->int_ctrl_mem[53] = 0xfd9938d4
&srds_cmplx_main_lane14->int_ctrl_mem[54] = 0xfd9938d8
&srds_cmplx_main_lane14->int_ctrl_mem[55] = 0xfd9938dc
&srds_cmplx_main_lane14->int_ctrl_mem[56] = 0xfd9938e0
&srds_cmplx_main_lane14->int_ctrl_mem[57] = 0xfd9938e4
&srds_cmplx_main_lane14->int_ctrl_mem[58] = 0xfd9938e8
&srds_cmplx_main_lane14->int_ctrl_mem[59] = 0xfd9938ec
&srds_cmplx_main_lane14->int_ctrl_mem[60] = 0xfd9938f0
&srds_cmplx_main_lane14->int_ctrl_mem[61] = 0xfd9938f4
&srds_cmplx_main_lane14->int_ctrl_mem[62] = 0xfd9938f8
&srds_cmplx_main_lane14->int_ctrl_mem[63] = 0xfd9938fc
&srds_cmplx_main_lane14->gen.version = 0xfd993900
&srds_cmplx_main_lane14->gen.cntl = 0xfd993910
&srds_cmplx_main_lane14->gen.i_core_interrupt = 0xfd993920
&srds_cmplx_main_lane14->gen.i_core_interrupt_res = 0xfd993924
&srds_cmplx_main_lane14->gen.status = 0xfd993928
&srds_cmplx_main_lane14->gen.core_to_cntl = 0xfd993930
&srds_cmplx_main_lane14->gen.tx_override = 0xfd993934
&srds_cmplx_main_lane14->gen.dbg_rdy_lat_low = 0xfd993938
&srds_cmplx_main_lane14->ctl[0].sw_scratch = 0xfd993a10
&srds_cmplx_main_lane14->ctl[1].sw_scratch = 0xfd993a30
&srds_cmplx_main_lane14->fsm[0].set = 0xfd993a40
&srds_cmplx_main_lane14->fsm[0].scnd_set = 0xfd993a44
&srds_cmplx_main_lane14->fsm[0].scnd = 0xfd993a48
&srds_cmplx_main_lane14->fsm[1].set = 0xfd993a50
&srds_cmplx_main_lane14->fsm[1].scnd_set = 0xfd993a54
&srds_cmplx_main_lane14->fsm[1].scnd = 0xfd993a58
&srds_cmplx_main_lane14->fsm[2].set = 0xfd993a60
&srds_cmplx_main_lane14->fsm[2].scnd_set = 0xfd993a64
&srds_cmplx_main_lane14->fsm[2].scnd = 0xfd993a68
&srds_cmplx_main_lane14->fsm[3].set = 0xfd993a70
&srds_cmplx_main_lane14->fsm[3].scnd_set = 0xfd993a74
&srds_cmplx_main_lane14->fsm[3].scnd = 0xfd993a78
&srds_cmplx_main_lane14->fsm[4].set = 0xfd993a80
&srds_cmplx_main_lane14->fsm[4].scnd_set = 0xfd993a84
&srds_cmplx_main_lane14->fsm[4].scnd = 0xfd993a88
&srds_cmplx_main_lane14->fsm[5].set = 0xfd993a90
&srds_cmplx_main_lane14->fsm[5].scnd_set = 0xfd993a94
&srds_cmplx_main_lane14->fsm[5].scnd = 0xfd993a98
&srds_cmplx_main_lane14->fsm[6].set = 0xfd993aa0
&srds_cmplx_main_lane14->fsm[6].scnd_set = 0xfd993aa4
&srds_cmplx_main_lane14->fsm[6].scnd = 0xfd993aa8
&srds_cmplx_main_lane14->fsm[7].set = 0xfd993ab0
&srds_cmplx_main_lane14->fsm[7].scnd_set = 0xfd993ab4
&srds_cmplx_main_lane14->fsm[7].scnd = 0xfd993ab8
&srds_cmplx_main_lane14->fsm[8].set = 0xfd993ac0
&srds_cmplx_main_lane14->fsm[8].scnd_set = 0xfd993ac4
&srds_cmplx_main_lane14->fsm[8].scnd = 0xfd993ac8
&srds_cmplx_main_lane14->fsm[9].set = 0xfd993ad0
&srds_cmplx_main_lane14->fsm[9].scnd_set = 0xfd993ad4
&srds_cmplx_main_lane14->fsm[9].scnd = 0xfd993ad8
&srds_cmplx_main_lane14->fsm[10].set = 0xfd993ae0
&srds_cmplx_main_lane14->fsm[10].scnd_set = 0xfd993ae4
&srds_cmplx_main_lane14->fsm[10].scnd = 0xfd993ae8
&srds_cmplx_main_lane14->fsm[11].set = 0xfd993af0
&srds_cmplx_main_lane14->fsm[11].scnd_set = 0xfd993af4
&srds_cmplx_main_lane14->fsm[11].scnd = 0xfd993af8
&srds_cmplx_main_lane14->fsm[12].set = 0xfd993b00
&srds_cmplx_main_lane14->fsm[12].scnd_set = 0xfd993b04
&srds_cmplx_main_lane14->fsm[12].scnd = 0xfd993b08
&srds_cmplx_main_lane14->fsm[13].set = 0xfd993b10
&srds_cmplx_main_lane14->fsm[13].scnd_set = 0xfd993b14
&srds_cmplx_main_lane14->fsm[13].scnd = 0xfd993b18
&srds_cmplx_main_lane14->fsm[14].set = 0xfd993b20
&srds_cmplx_main_lane14->fsm[14].scnd_set = 0xfd993b24
&srds_cmplx_main_lane14->fsm[14].scnd = 0xfd993b28
&srds_cmplx_main_lane14->fsm[15].set = 0xfd993b30
&srds_cmplx_main_lane14->fsm[15].scnd_set = 0xfd993b34
&srds_cmplx_main_lane14->fsm[15].scnd = 0xfd993b38
&srds_cmplx_main_lane14->pcie.cfg = 0xfd993b40
&srds_cmplx_main_lane14->core.stat = 0xfd993b60
&srds_cmplx_main_lane14->eth.postdiv = 0xfd993b70
&srds_cmplx_main_lane14->eth.pdiv_msb = 0xfd993b74
&srds_cmplx_main_lane14->eth.pdiv_lsb = 0xfd993b78
&srds_cmplx_main_lane14->comma.det = 0xfd993b80
&srds_cmplx_main_lane14->sata.conf = 0xfd993b90
&srds_cmplx_main_lane14->spico.mem = 0xfd993ba0
&srds_cmplx_main_lane15->int_ctrl_mem[0] = 0xfd993c00
&srds_cmplx_main_lane15->int_ctrl_mem[1] = 0xfd993c04
&srds_cmplx_main_lane15->int_ctrl_mem[2] = 0xfd993c08
&srds_cmplx_main_lane15->int_ctrl_mem[3] = 0xfd993c0c
&srds_cmplx_main_lane15->int_ctrl_mem[4] = 0xfd993c10
&srds_cmplx_main_lane15->int_ctrl_mem[5] = 0xfd993c14
&srds_cmplx_main_lane15->int_ctrl_mem[6] = 0xfd993c18
&srds_cmplx_main_lane15->int_ctrl_mem[7] = 0xfd993c1c
&srds_cmplx_main_lane15->int_ctrl_mem[8] = 0xfd993c20
&srds_cmplx_main_lane15->int_ctrl_mem[9] = 0xfd993c24
&srds_cmplx_main_lane15->int_ctrl_mem[10] = 0xfd993c28
&srds_cmplx_main_lane15->int_ctrl_mem[11] = 0xfd993c2c
&srds_cmplx_main_lane15->int_ctrl_mem[12] = 0xfd993c30
&srds_cmplx_main_lane15->int_ctrl_mem[13] = 0xfd993c34
&srds_cmplx_main_lane15->int_ctrl_mem[14] = 0xfd993c38
&srds_cmplx_main_lane15->int_ctrl_mem[15] = 0xfd993c3c
&srds_cmplx_main_lane15->int_ctrl_mem[16] = 0xfd993c40
&srds_cmplx_main_lane15->int_ctrl_mem[17] = 0xfd993c44
&srds_cmplx_main_lane15->int_ctrl_mem[18] = 0xfd993c48
&srds_cmplx_main_lane15->int_ctrl_mem[19] = 0xfd993c4c
&srds_cmplx_main_lane15->int_ctrl_mem[20] = 0xfd993c50
&srds_cmplx_main_lane15->int_ctrl_mem[21] = 0xfd993c54
&srds_cmplx_main_lane15->int_ctrl_mem[22] = 0xfd993c58
&srds_cmplx_main_lane15->int_ctrl_mem[23] = 0xfd993c5c
&srds_cmplx_main_lane15->int_ctrl_mem[24] = 0xfd993c60
&srds_cmplx_main_lane15->int_ctrl_mem[25] = 0xfd993c64
&srds_cmplx_main_lane15->int_ctrl_mem[26] = 0xfd993c68
&srds_cmplx_main_lane15->int_ctrl_mem[27] = 0xfd993c6c
&srds_cmplx_main_lane15->int_ctrl_mem[28] = 0xfd993c70
&srds_cmplx_main_lane15->int_ctrl_mem[29] = 0xfd993c74
&srds_cmplx_main_lane15->int_ctrl_mem[30] = 0xfd993c78
&srds_cmplx_main_lane15->int_ctrl_mem[31] = 0xfd993c7c
&srds_cmplx_main_lane15->int_ctrl_mem[32] = 0xfd993c80
&srds_cmplx_main_lane15->int_ctrl_mem[33] = 0xfd993c84
&srds_cmplx_main_lane15->int_ctrl_mem[34] = 0xfd993c88
&srds_cmplx_main_lane15->int_ctrl_mem[35] = 0xfd993c8c
&srds_cmplx_main_lane15->int_ctrl_mem[36] = 0xfd993c90
&srds_cmplx_main_lane15->int_ctrl_mem[37] = 0xfd993c94
&srds_cmplx_main_lane15->int_ctrl_mem[38] = 0xfd993c98
&srds_cmplx_main_lane15->int_ctrl_mem[39] = 0xfd993c9c
&srds_cmplx_main_lane15->int_ctrl_mem[40] = 0xfd993ca0
&srds_cmplx_main_lane15->int_ctrl_mem[41] = 0xfd993ca4
&srds_cmplx_main_lane15->int_ctrl_mem[42] = 0xfd993ca8
&srds_cmplx_main_lane15->int_ctrl_mem[43] = 0xfd993cac
&srds_cmplx_main_lane15->int_ctrl_mem[44] = 0xfd993cb0
&srds_cmplx_main_lane15->int_ctrl_mem[45] = 0xfd993cb4
&srds_cmplx_main_lane15->int_ctrl_mem[46] = 0xfd993cb8
&srds_cmplx_main_lane15->int_ctrl_mem[47] = 0xfd993cbc
&srds_cmplx_main_lane15->int_ctrl_mem[48] = 0xfd993cc0
&srds_cmplx_main_lane15->int_ctrl_mem[49] = 0xfd993cc4
&srds_cmplx_main_lane15->int_ctrl_mem[50] = 0xfd993cc8
&srds_cmplx_main_lane15->int_ctrl_mem[51] = 0xfd993ccc
&srds_cmplx_main_lane15->int_ctrl_mem[52] = 0xfd993cd0
&srds_cmplx_main_lane15->int_ctrl_mem[53] = 0xfd993cd4
&srds_cmplx_main_lane15->int_ctrl_mem[54] = 0xfd993cd8
&srds_cmplx_main_lane15->int_ctrl_mem[55] = 0xfd993cdc
&srds_cmplx_main_lane15->int_ctrl_mem[56] = 0xfd993ce0
&srds_cmplx_main_lane15->int_ctrl_mem[57] = 0xfd993ce4
&srds_cmplx_main_lane15->int_ctrl_mem[58] = 0xfd993ce8
&srds_cmplx_main_lane15->int_ctrl_mem[59] = 0xfd993cec
&srds_cmplx_main_lane15->int_ctrl_mem[60] = 0xfd993cf0
&srds_cmplx_main_lane15->int_ctrl_mem[61] = 0xfd993cf4
&srds_cmplx_main_lane15->int_ctrl_mem[62] = 0xfd993cf8
&srds_cmplx_main_lane15->int_ctrl_mem[63] = 0xfd993cfc
&srds_cmplx_main_lane15->gen.version = 0xfd993d00
&srds_cmplx_main_lane15->gen.cntl = 0xfd993d10
&srds_cmplx_main_lane15->gen.i_core_interrupt = 0xfd993d20
&srds_cmplx_main_lane15->gen.i_core_interrupt_res = 0xfd993d24
&srds_cmplx_main_lane15->gen.status = 0xfd993d28
&srds_cmplx_main_lane15->gen.core_to_cntl = 0xfd993d30
&srds_cmplx_main_lane15->gen.tx_override = 0xfd993d34
&srds_cmplx_main_lane15->gen.dbg_rdy_lat_low = 0xfd993d38
&srds_cmplx_main_lane15->ctl[0].sw_scratch = 0xfd993e10
&srds_cmplx_main_lane15->ctl[1].sw_scratch = 0xfd993e30
&srds_cmplx_main_lane15->fsm[0].set = 0xfd993e40
&srds_cmplx_main_lane15->fsm[0].scnd_set = 0xfd993e44
&srds_cmplx_main_lane15->fsm[0].scnd = 0xfd993e48
&srds_cmplx_main_lane15->fsm[1].set = 0xfd993e50
&srds_cmplx_main_lane15->fsm[1].scnd_set = 0xfd993e54
&srds_cmplx_main_lane15->fsm[1].scnd = 0xfd993e58
&srds_cmplx_main_lane15->fsm[2].set = 0xfd993e60
&srds_cmplx_main_lane15->fsm[2].scnd_set = 0xfd993e64
&srds_cmplx_main_lane15->fsm[2].scnd = 0xfd993e68
&srds_cmplx_main_lane15->fsm[3].set = 0xfd993e70
&srds_cmplx_main_lane15->fsm[3].scnd_set = 0xfd993e74
&srds_cmplx_main_lane15->fsm[3].scnd = 0xfd993e78
&srds_cmplx_main_lane15->fsm[4].set = 0xfd993e80
&srds_cmplx_main_lane15->fsm[4].scnd_set = 0xfd993e84
&srds_cmplx_main_lane15->fsm[4].scnd = 0xfd993e88
&srds_cmplx_main_lane15->fsm[5].set = 0xfd993e90
&srds_cmplx_main_lane15->fsm[5].scnd_set = 0xfd993e94
&srds_cmplx_main_lane15->fsm[5].scnd = 0xfd993e98
&srds_cmplx_main_lane15->fsm[6].set = 0xfd993ea0
&srds_cmplx_main_lane15->fsm[6].scnd_set = 0xfd993ea4
&srds_cmplx_main_lane15->fsm[6].scnd = 0xfd993ea8
&srds_cmplx_main_lane15->fsm[7].set = 0xfd993eb0
&srds_cmplx_main_lane15->fsm[7].scnd_set = 0xfd993eb4
&srds_cmplx_main_lane15->fsm[7].scnd = 0xfd993eb8
&srds_cmplx_main_lane15->fsm[8].set = 0xfd993ec0
&srds_cmplx_main_lane15->fsm[8].scnd_set = 0xfd993ec4
&srds_cmplx_main_lane15->fsm[8].scnd = 0xfd993ec8
&srds_cmplx_main_lane15->fsm[9].set = 0xfd993ed0
&srds_cmplx_main_lane15->fsm[9].scnd_set = 0xfd993ed4
&srds_cmplx_main_lane15->fsm[9].scnd = 0xfd993ed8
&srds_cmplx_main_lane15->fsm[10].set = 0xfd993ee0
&srds_cmplx_main_lane15->fsm[10].scnd_set = 0xfd993ee4
&srds_cmplx_main_lane15->fsm[10].scnd = 0xfd993ee8
&srds_cmplx_main_lane15->fsm[11].set = 0xfd993ef0
&srds_cmplx_main_lane15->fsm[11].scnd_set = 0xfd993ef4
&srds_cmplx_main_lane15->fsm[11].scnd = 0xfd993ef8
&srds_cmplx_main_lane15->fsm[12].set = 0xfd993f00
&srds_cmplx_main_lane15->fsm[12].scnd_set = 0xfd993f04
&srds_cmplx_main_lane15->fsm[12].scnd = 0xfd993f08
&srds_cmplx_main_lane15->fsm[13].set = 0xfd993f10
&srds_cmplx_main_lane15->fsm[13].scnd_set = 0xfd993f14
&srds_cmplx_main_lane15->fsm[13].scnd = 0xfd993f18
&srds_cmplx_main_lane15->fsm[14].set = 0xfd993f20
&srds_cmplx_main_lane15->fsm[14].scnd_set = 0xfd993f24
&srds_cmplx_main_lane15->fsm[14].scnd = 0xfd993f28
&srds_cmplx_main_lane15->fsm[15].set = 0xfd993f30
&srds_cmplx_main_lane15->fsm[15].scnd_set = 0xfd993f34
&srds_cmplx_main_lane15->fsm[15].scnd = 0xfd993f38
&srds_cmplx_main_lane15->pcie.cfg = 0xfd993f40
&srds_cmplx_main_lane15->core.stat = 0xfd993f60
&srds_cmplx_main_lane15->eth.postdiv = 0xfd993f70
&srds_cmplx_main_lane15->eth.pdiv_msb = 0xfd993f74
&srds_cmplx_main_lane15->eth.pdiv_lsb = 0xfd993f78
&srds_cmplx_main_lane15->comma.det = 0xfd993f80
&srds_cmplx_main_lane15->sata.conf = 0xfd993f90
&srds_cmplx_main_lane15->spico.mem = 0xfd993fa0
&srds_cmplx_sec->gen.version = 0xfd9a0100
&srds_cmplx_sec->tnk_gen.mux = 0xfd9a0500
&srds_cmplx_sec->tnk_gen.tx_clk = 0xfd9a0504
&srds_cmplx_sec->tpr_cfg.main_sel = 0xfd9a0520
&srds_cmplx_sec->tpr_cfg.main_mux = 0xfd9a0524
&srds_cmplx_sec->tpr_cfg.multi_sel = 0xfd9a0528
&srds_cmplx_sec->tpr_cfg.reserv_mux = 0xfd9a052c
&srds_cmplx_sec->tpr_cfg.hs_sel = 0xfd9a0530
&srds_cmplx_sec->tpr_cfg.hs_mux = 0xfd9a0534
&srds_cmplx_sec_sbus_master->int_ctrl_mem[0] = 0xfd9a1000
&srds_cmplx_sec_sbus_master->int_ctrl_mem[1] = 0xfd9a1004
&srds_cmplx_sec_sbus_master->int_ctrl_mem[2] = 0xfd9a1008
&srds_cmplx_sec_sbus_master->int_ctrl_mem[3] = 0xfd9a100c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[4] = 0xfd9a1010
&srds_cmplx_sec_sbus_master->int_ctrl_mem[5] = 0xfd9a1014
&srds_cmplx_sec_sbus_master->int_ctrl_mem[6] = 0xfd9a1018
&srds_cmplx_sec_sbus_master->int_ctrl_mem[7] = 0xfd9a101c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[8] = 0xfd9a1020
&srds_cmplx_sec_sbus_master->int_ctrl_mem[9] = 0xfd9a1024
&srds_cmplx_sec_sbus_master->int_ctrl_mem[10] = 0xfd9a1028
&srds_cmplx_sec_sbus_master->int_ctrl_mem[11] = 0xfd9a102c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[12] = 0xfd9a1030
&srds_cmplx_sec_sbus_master->int_ctrl_mem[13] = 0xfd9a1034
&srds_cmplx_sec_sbus_master->int_ctrl_mem[14] = 0xfd9a1038
&srds_cmplx_sec_sbus_master->int_ctrl_mem[15] = 0xfd9a103c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[16] = 0xfd9a1040
&srds_cmplx_sec_sbus_master->int_ctrl_mem[17] = 0xfd9a1044
&srds_cmplx_sec_sbus_master->int_ctrl_mem[18] = 0xfd9a1048
&srds_cmplx_sec_sbus_master->int_ctrl_mem[19] = 0xfd9a104c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[20] = 0xfd9a1050
&srds_cmplx_sec_sbus_master->int_ctrl_mem[21] = 0xfd9a1054
&srds_cmplx_sec_sbus_master->int_ctrl_mem[22] = 0xfd9a1058
&srds_cmplx_sec_sbus_master->int_ctrl_mem[23] = 0xfd9a105c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[24] = 0xfd9a1060
&srds_cmplx_sec_sbus_master->int_ctrl_mem[25] = 0xfd9a1064
&srds_cmplx_sec_sbus_master->int_ctrl_mem[26] = 0xfd9a1068
&srds_cmplx_sec_sbus_master->int_ctrl_mem[27] = 0xfd9a106c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[28] = 0xfd9a1070
&srds_cmplx_sec_sbus_master->int_ctrl_mem[29] = 0xfd9a1074
&srds_cmplx_sec_sbus_master->int_ctrl_mem[30] = 0xfd9a1078
&srds_cmplx_sec_sbus_master->int_ctrl_mem[31] = 0xfd9a107c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[32] = 0xfd9a1080
&srds_cmplx_sec_sbus_master->int_ctrl_mem[33] = 0xfd9a1084
&srds_cmplx_sec_sbus_master->int_ctrl_mem[34] = 0xfd9a1088
&srds_cmplx_sec_sbus_master->int_ctrl_mem[35] = 0xfd9a108c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[36] = 0xfd9a1090
&srds_cmplx_sec_sbus_master->int_ctrl_mem[37] = 0xfd9a1094
&srds_cmplx_sec_sbus_master->int_ctrl_mem[38] = 0xfd9a1098
&srds_cmplx_sec_sbus_master->int_ctrl_mem[39] = 0xfd9a109c
&srds_cmplx_sec_sbus_master->int_ctrl_mem[40] = 0xfd9a10a0
&srds_cmplx_sec_sbus_master->int_ctrl_mem[41] = 0xfd9a10a4
&srds_cmplx_sec_sbus_master->int_ctrl_mem[42] = 0xfd9a10a8
&srds_cmplx_sec_sbus_master->int_ctrl_mem[43] = 0xfd9a10ac
&srds_cmplx_sec_sbus_master->int_ctrl_mem[44] = 0xfd9a10b0
&srds_cmplx_sec_sbus_master->int_ctrl_mem[45] = 0xfd9a10b4
&srds_cmplx_sec_sbus_master->int_ctrl_mem[46] = 0xfd9a10b8
&srds_cmplx_sec_sbus_master->int_ctrl_mem[47] = 0xfd9a10bc
&srds_cmplx_sec_sbus_master->int_ctrl_mem[48] = 0xfd9a10c0
&srds_cmplx_sec_sbus_master->int_ctrl_mem[49] = 0xfd9a10c4
&srds_cmplx_sec_sbus_master->int_ctrl_mem[50] = 0xfd9a10c8
&srds_cmplx_sec_sbus_master->int_ctrl_mem[51] = 0xfd9a10cc
&srds_cmplx_sec_sbus_master->int_ctrl_mem[52] = 0xfd9a10d0
&srds_cmplx_sec_sbus_master->int_ctrl_mem[53] = 0xfd9a10d4
&srds_cmplx_sec_sbus_master->int_ctrl_mem[54] = 0xfd9a10d8
&srds_cmplx_sec_sbus_master->int_ctrl_mem[55] = 0xfd9a10dc
&srds_cmplx_sec_sbus_master->int_ctrl_mem[56] = 0xfd9a10e0
&srds_cmplx_sec_sbus_master->int_ctrl_mem[57] = 0xfd9a10e4
&srds_cmplx_sec_sbus_master->int_ctrl_mem[58] = 0xfd9a10e8
&srds_cmplx_sec_sbus_master->int_ctrl_mem[59] = 0xfd9a10ec
&srds_cmplx_sec_sbus_master->int_ctrl_mem[60] = 0xfd9a10f0
&srds_cmplx_sec_sbus_master->int_ctrl_mem[61] = 0xfd9a10f4
&srds_cmplx_sec_sbus_master->int_ctrl_mem[62] = 0xfd9a10f8
&srds_cmplx_sec_sbus_master->int_ctrl_mem[63] = 0xfd9a10fc
&srds_cmplx_sec_sbus_master->gen.version = 0xfd9a1100
&srds_cmplx_sec_sbus_master->sbus.cfg = 0xfd9a1210
&srds_cmplx_sec_sbus_master->sbus.ctl = 0xfd9a1214
&srds_cmplx_sec_sbus_master->sbus.reg_0xfe_0x81 = 0xfd9a1218
&srds_cmplx_sec_sbus_master->sbus.reg_0xfe_0x80 = 0xfd9a121c
&srds_cmplx_sec_sbus_master->sbus.core_cmd = 0xfd9a1220
&srds_cmplx_sec_sbus_master->sbus.core_add = 0xfd9a1224
&srds_cmplx_sec_sbus_master->sbus.core_data = 0xfd9a1228
&srds_cmplx_sec_sbus_master->sbus.core_rcv = 0xfd9a122c
&srds_cmplx_sec_sbus_master->sbus.rcv = 0xfd9a1230
&srds_cmplx_sec_sbus_master->sbus.spare_int_cmd = 0xfd9a1234
&srds_cmplx_sec_sbus_master->sbus.spare_add = 0xfd9a1238
&srds_cmplx_sec_sbus_master->sbus.spare_data = 0xfd9a123c
&srds_cmplx_sec_sbus_master->sbus.spare_rcv_res = 0xfd9a1240
&srds_cmplx_sec_sbus_master->sbus.spare_rcv = 0xfd9a1244
&srds_cmplx_sec_sbus_master->sbus.core_mem = 0xfd9a1248
&srds_cmplx_sec_sbus_master->sbus.bist_done = 0xfd9a124c
&srds_cmplx_sec_sbus_master->sbus.sticky = 0xfd9a1254
&srds_cmplx_sec_sbus_master->sbus.rcv_sticky = 0xfd9a1258
&srds_cmplx_sec_sbus_master->sbus.rcv_data_sticky = 0xfd9a125c
&srds_cmplx_sec_sbus_master->rom.ctrl = 0xfd9a1310
&srds_cmplx_sec_sbus_master->twi.data = 0xfd9a1390
&srds_cmplx_sec_sbus_master->twi.wr = 0xfd9a1394
&srds_cmplx_sec_sbus_master->twi.low_address = 0xfd9a1398
&srds_cmplx_sec_sbus_master->spico.cntl = 0xfd9a1410
&srds_cmplx_sec_sbus_master->spico.general_purpose = 0xfd9a1414
&srds_cmplx_sec_sbus_master->spico.alert = 0xfd9a1418
&srds_cmplx_sec_sbus_master->spico.mem = 0xfd9a141c
&srds_cmplx_sec_sbus_master->spico.temp = 0xfd9a1420
&srds_cmplx_sec_sbus_master->spico.sleep = 0xfd9a1424
&srds_cmplx_sec_sbus_master->spico.threshold = 0xfd9a1428
&srds_cmplx_sec_sbus_master->spico.general = 0xfd9a142c
&srds_cmplx_sec_sbus_master->sbm_mutex[0].mutex_lane = 0xfd9a1500
&srds_cmplx_sec_sbus_master->sbm_mutex[1].mutex_lane = 0xfd9a1504
&srds_cmplx_sec_sbus_master->sbm_mutex[2].mutex_lane = 0xfd9a1508
&srds_cmplx_sec_sbus_master->sbm_mutex[3].mutex_lane = 0xfd9a150c
&srds_cmplx_sec_sbus_master->sbm_mutex[4].mutex_lane = 0xfd9a1510
&srds_cmplx_sec_sbus_master->sbm_mutex[5].mutex_lane = 0xfd9a1514
&srds_cmplx_sec_sbus_master->sbm_mutex[6].mutex_lane = 0xfd9a1518
&srds_cmplx_sec_sbus_master->sbm_mutex[7].mutex_lane = 0xfd9a151c
&srds_cmplx_sec_sbus_master->sbm_mutex[8].mutex_lane = 0xfd9a1520
&srds_cmplx_sec_sbus_master->sbm_mutex[9].mutex_lane = 0xfd9a1524
&srds_cmplx_sec_sbus_master->sbm_mutex[10].mutex_lane = 0xfd9a1528
&srds_cmplx_sec_sbus_master->sbm_mutex[11].mutex_lane = 0xfd9a152c
&srds_cmplx_sec_sbus_master->sbm_mutex[12].mutex_lane = 0xfd9a1530
&srds_cmplx_sec_sbus_master->sbm_mutex[13].mutex_lane = 0xfd9a1534
&srds_cmplx_sec_sbus_master->sbm_mutex[14].mutex_lane = 0xfd9a1538
&srds_cmplx_sec_sbus_master->sbm_mutex[15].mutex_lane = 0xfd9a153c
&srds_cmplx_sec_sbus_master->sbm_mutex[16].mutex_lane = 0xfd9a1540
&srds_cmplx_sec_sbus_master->sbm_mutex[17].mutex_lane = 0xfd9a1544
&srds_cmplx_sec_sbus_master->sbm_mutex[18].mutex_lane = 0xfd9a1548
&srds_cmplx_sec_sbus_master->sbm_mutex[19].mutex_lane = 0xfd9a154c
&srds_cmplx_sec_sbus_master->sbm_mutex[20].mutex_lane = 0xfd9a1550
&srds_cmplx_sec_sbus_master->sbm_mutex[21].mutex_lane = 0xfd9a1554
&srds_cmplx_sec_sbus_master->sbm_mutex[22].mutex_lane = 0xfd9a1558
&srds_cmplx_sec_sbus_master->sbm_mutex[23].mutex_lane = 0xfd9a155c
&srds_cmplx_sec_sbus_master->sbm_mutex[24].mutex_lane = 0xfd9a1560
&srds_cmplx_sec_sbus_master->sbm_mutex[25].mutex_lane = 0xfd9a1564
&srds_cmplx_sec_sbus_master->sbm_mutex[26].mutex_lane = 0xfd9a1568
&srds_cmplx_sec_sbus_master->sbm_mutex[27].mutex_lane = 0xfd9a156c
&srds_cmplx_sec_sbus_master->sbm_mutex[28].mutex_lane = 0xfd9a1570
&srds_cmplx_sec_sbus_master->sbm_mutex[29].mutex_lane = 0xfd9a1574
&srds_cmplx_sec_sbus_master->sbm_mutex[30].mutex_lane = 0xfd9a1578
&srds_cmplx_sec_sbus_master->sbm_mutex[31].mutex_lane = 0xfd9a157c
&srds_cmplx_sec_sbus_master->sbm_mutex[32].mutex_lane = 0xfd9a1580
&srds_cmplx_sec_sbus_master->sbm_mutex[33].mutex_lane = 0xfd9a1584
&srds_cmplx_sec_sbus_master->sbm_mutex[34].mutex_lane = 0xfd9a1588
&srds_cmplx_sec_sbus_master->sbm_mutex[35].mutex_lane = 0xfd9a158c
&srds_cmplx_sec_sbus_master->sbm_mutex[36].mutex_lane = 0xfd9a1590
&srds_cmplx_sec_sbus_master->sbm_mutex[37].mutex_lane = 0xfd9a1594
&srds_cmplx_sec_sbus_master->sbm_mutex[38].mutex_lane = 0xfd9a1598
&srds_cmplx_sec_sbus_master->sbm_mutex[39].mutex_lane = 0xfd9a159c
&srds_cmplx_sec_sbus_master->sbm_mutex[40].mutex_lane = 0xfd9a15a0
&srds_cmplx_sec_sbus_master->sbm_mutex[41].mutex_lane = 0xfd9a15a4
&srds_cmplx_sec_sbus_master->sbm_mutex[42].mutex_lane = 0xfd9a15a8
&srds_cmplx_sec_sbus_master->sbm_mutex[43].mutex_lane = 0xfd9a15ac
&srds_cmplx_sec_sbus_master->sbm_mutex[44].mutex_lane = 0xfd9a15b0
&srds_cmplx_sec_sbus_master->sbm_mutex[45].mutex_lane = 0xfd9a15b4
&srds_cmplx_sec_sbus_master->sbm_mutex[46].mutex_lane = 0xfd9a15b8
&srds_cmplx_sec_sbus_master->sbm_mutex[47].mutex_lane = 0xfd9a15bc
&srds_cmplx_sec_sbus_master->sbm_mutex[48].mutex_lane = 0xfd9a15c0
&srds_cmplx_sec_sbus_master->sbm_mutex[49].mutex_lane = 0xfd9a15c4
&srds_cmplx_sec_sbus_master->sbm_mutex[50].mutex_lane = 0xfd9a15c8
&srds_cmplx_sec_sbus_master->sbm_mutex[51].mutex_lane = 0xfd9a15cc
&srds_cmplx_sec_sbus_master->sbm_mutex[52].mutex_lane = 0xfd9a15d0
&srds_cmplx_sec_sbus_master->sbm_mutex[53].mutex_lane = 0xfd9a15d4
&srds_cmplx_sec_sbus_master->sbm_mutex[54].mutex_lane = 0xfd9a15d8
&srds_cmplx_sec_sbus_master->sbm_mutex[55].mutex_lane = 0xfd9a15dc
&srds_cmplx_sec_sbus_master->sbm_mutex[56].mutex_lane = 0xfd9a15e0
&srds_cmplx_sec_sbus_master->sbm_mutex[57].mutex_lane = 0xfd9a15e4
&srds_cmplx_sec_sbus_master->sbm_mutex[58].mutex_lane = 0xfd9a15e8
&srds_cmplx_sec_sbus_master->sbm_mutex[59].mutex_lane = 0xfd9a15ec
&srds_cmplx_sec_sbus_master->sbm_mutex[60].mutex_lane = 0xfd9a15f0
&srds_cmplx_sec_sbus_master->sbm_mutex[61].mutex_lane = 0xfd9a15f4
&srds_cmplx_sec_sbus_master->sbm_mutex[62].mutex_lane = 0xfd9a15f8
&srds_cmplx_sec_sbus_master->sbm_mutex[63].mutex_lane = 0xfd9a15fc
&srds_cmplx_sec_lane0->int_ctrl_mem[0] = 0xfd9b0000
&srds_cmplx_sec_lane0->int_ctrl_mem[1] = 0xfd9b0004
&srds_cmplx_sec_lane0->int_ctrl_mem[2] = 0xfd9b0008
&srds_cmplx_sec_lane0->int_ctrl_mem[3] = 0xfd9b000c
&srds_cmplx_sec_lane0->int_ctrl_mem[4] = 0xfd9b0010
&srds_cmplx_sec_lane0->int_ctrl_mem[5] = 0xfd9b0014
&srds_cmplx_sec_lane0->int_ctrl_mem[6] = 0xfd9b0018
&srds_cmplx_sec_lane0->int_ctrl_mem[7] = 0xfd9b001c
&srds_cmplx_sec_lane0->int_ctrl_mem[8] = 0xfd9b0020
&srds_cmplx_sec_lane0->int_ctrl_mem[9] = 0xfd9b0024
&srds_cmplx_sec_lane0->int_ctrl_mem[10] = 0xfd9b0028
&srds_cmplx_sec_lane0->int_ctrl_mem[11] = 0xfd9b002c
&srds_cmplx_sec_lane0->int_ctrl_mem[12] = 0xfd9b0030
&srds_cmplx_sec_lane0->int_ctrl_mem[13] = 0xfd9b0034
&srds_cmplx_sec_lane0->int_ctrl_mem[14] = 0xfd9b0038
&srds_cmplx_sec_lane0->int_ctrl_mem[15] = 0xfd9b003c
&srds_cmplx_sec_lane0->int_ctrl_mem[16] = 0xfd9b0040
&srds_cmplx_sec_lane0->int_ctrl_mem[17] = 0xfd9b0044
&srds_cmplx_sec_lane0->int_ctrl_mem[18] = 0xfd9b0048
&srds_cmplx_sec_lane0->int_ctrl_mem[19] = 0xfd9b004c
&srds_cmplx_sec_lane0->int_ctrl_mem[20] = 0xfd9b0050
&srds_cmplx_sec_lane0->int_ctrl_mem[21] = 0xfd9b0054
&srds_cmplx_sec_lane0->int_ctrl_mem[22] = 0xfd9b0058
&srds_cmplx_sec_lane0->int_ctrl_mem[23] = 0xfd9b005c
&srds_cmplx_sec_lane0->int_ctrl_mem[24] = 0xfd9b0060
&srds_cmplx_sec_lane0->int_ctrl_mem[25] = 0xfd9b0064
&srds_cmplx_sec_lane0->int_ctrl_mem[26] = 0xfd9b0068
&srds_cmplx_sec_lane0->int_ctrl_mem[27] = 0xfd9b006c
&srds_cmplx_sec_lane0->int_ctrl_mem[28] = 0xfd9b0070
&srds_cmplx_sec_lane0->int_ctrl_mem[29] = 0xfd9b0074
&srds_cmplx_sec_lane0->int_ctrl_mem[30] = 0xfd9b0078
&srds_cmplx_sec_lane0->int_ctrl_mem[31] = 0xfd9b007c
&srds_cmplx_sec_lane0->int_ctrl_mem[32] = 0xfd9b0080
&srds_cmplx_sec_lane0->int_ctrl_mem[33] = 0xfd9b0084
&srds_cmplx_sec_lane0->int_ctrl_mem[34] = 0xfd9b0088
&srds_cmplx_sec_lane0->int_ctrl_mem[35] = 0xfd9b008c
&srds_cmplx_sec_lane0->int_ctrl_mem[36] = 0xfd9b0090
&srds_cmplx_sec_lane0->int_ctrl_mem[37] = 0xfd9b0094
&srds_cmplx_sec_lane0->int_ctrl_mem[38] = 0xfd9b0098
&srds_cmplx_sec_lane0->int_ctrl_mem[39] = 0xfd9b009c
&srds_cmplx_sec_lane0->int_ctrl_mem[40] = 0xfd9b00a0
&srds_cmplx_sec_lane0->int_ctrl_mem[41] = 0xfd9b00a4
&srds_cmplx_sec_lane0->int_ctrl_mem[42] = 0xfd9b00a8
&srds_cmplx_sec_lane0->int_ctrl_mem[43] = 0xfd9b00ac
&srds_cmplx_sec_lane0->int_ctrl_mem[44] = 0xfd9b00b0
&srds_cmplx_sec_lane0->int_ctrl_mem[45] = 0xfd9b00b4
&srds_cmplx_sec_lane0->int_ctrl_mem[46] = 0xfd9b00b8
&srds_cmplx_sec_lane0->int_ctrl_mem[47] = 0xfd9b00bc
&srds_cmplx_sec_lane0->int_ctrl_mem[48] = 0xfd9b00c0
&srds_cmplx_sec_lane0->int_ctrl_mem[49] = 0xfd9b00c4
&srds_cmplx_sec_lane0->int_ctrl_mem[50] = 0xfd9b00c8
&srds_cmplx_sec_lane0->int_ctrl_mem[51] = 0xfd9b00cc
&srds_cmplx_sec_lane0->int_ctrl_mem[52] = 0xfd9b00d0
&srds_cmplx_sec_lane0->int_ctrl_mem[53] = 0xfd9b00d4
&srds_cmplx_sec_lane0->int_ctrl_mem[54] = 0xfd9b00d8
&srds_cmplx_sec_lane0->int_ctrl_mem[55] = 0xfd9b00dc
&srds_cmplx_sec_lane0->int_ctrl_mem[56] = 0xfd9b00e0
&srds_cmplx_sec_lane0->int_ctrl_mem[57] = 0xfd9b00e4
&srds_cmplx_sec_lane0->int_ctrl_mem[58] = 0xfd9b00e8
&srds_cmplx_sec_lane0->int_ctrl_mem[59] = 0xfd9b00ec
&srds_cmplx_sec_lane0->int_ctrl_mem[60] = 0xfd9b00f0
&srds_cmplx_sec_lane0->int_ctrl_mem[61] = 0xfd9b00f4
&srds_cmplx_sec_lane0->int_ctrl_mem[62] = 0xfd9b00f8
&srds_cmplx_sec_lane0->int_ctrl_mem[63] = 0xfd9b00fc
&srds_cmplx_sec_lane0->gen.version = 0xfd9b0100
&srds_cmplx_sec_lane0->gen.cntl = 0xfd9b0110
&srds_cmplx_sec_lane0->gen.i_core_interrupt = 0xfd9b0120
&srds_cmplx_sec_lane0->gen.i_core_interrupt_res = 0xfd9b0124
&srds_cmplx_sec_lane0->gen.status = 0xfd9b0128
&srds_cmplx_sec_lane0->gen.core_to_cntl = 0xfd9b0130
&srds_cmplx_sec_lane0->gen.tx_override = 0xfd9b0134
&srds_cmplx_sec_lane0->gen.dbg_rdy_lat_low = 0xfd9b0138
&srds_cmplx_sec_lane0->ctl[0].sw_scratch = 0xfd9b0210
&srds_cmplx_sec_lane0->ctl[1].sw_scratch = 0xfd9b0230
&srds_cmplx_sec_lane0->fsm[0].set = 0xfd9b0240
&srds_cmplx_sec_lane0->fsm[0].scnd_set = 0xfd9b0244
&srds_cmplx_sec_lane0->fsm[0].scnd = 0xfd9b0248
&srds_cmplx_sec_lane0->fsm[1].set = 0xfd9b0250
&srds_cmplx_sec_lane0->fsm[1].scnd_set = 0xfd9b0254
&srds_cmplx_sec_lane0->fsm[1].scnd = 0xfd9b0258
&srds_cmplx_sec_lane0->fsm[2].set = 0xfd9b0260
&srds_cmplx_sec_lane0->fsm[2].scnd_set = 0xfd9b0264
&srds_cmplx_sec_lane0->fsm[2].scnd = 0xfd9b0268
&srds_cmplx_sec_lane0->fsm[3].set = 0xfd9b0270
&srds_cmplx_sec_lane0->fsm[3].scnd_set = 0xfd9b0274
&srds_cmplx_sec_lane0->fsm[3].scnd = 0xfd9b0278
&srds_cmplx_sec_lane0->fsm[4].set = 0xfd9b0280
&srds_cmplx_sec_lane0->fsm[4].scnd_set = 0xfd9b0284
&srds_cmplx_sec_lane0->fsm[4].scnd = 0xfd9b0288
&srds_cmplx_sec_lane0->fsm[5].set = 0xfd9b0290
&srds_cmplx_sec_lane0->fsm[5].scnd_set = 0xfd9b0294
&srds_cmplx_sec_lane0->fsm[5].scnd = 0xfd9b0298
&srds_cmplx_sec_lane0->fsm[6].set = 0xfd9b02a0
&srds_cmplx_sec_lane0->fsm[6].scnd_set = 0xfd9b02a4
&srds_cmplx_sec_lane0->fsm[6].scnd = 0xfd9b02a8
&srds_cmplx_sec_lane0->fsm[7].set = 0xfd9b02b0
&srds_cmplx_sec_lane0->fsm[7].scnd_set = 0xfd9b02b4
&srds_cmplx_sec_lane0->fsm[7].scnd = 0xfd9b02b8
&srds_cmplx_sec_lane0->fsm[8].set = 0xfd9b02c0
&srds_cmplx_sec_lane0->fsm[8].scnd_set = 0xfd9b02c4
&srds_cmplx_sec_lane0->fsm[8].scnd = 0xfd9b02c8
&srds_cmplx_sec_lane0->fsm[9].set = 0xfd9b02d0
&srds_cmplx_sec_lane0->fsm[9].scnd_set = 0xfd9b02d4
&srds_cmplx_sec_lane0->fsm[9].scnd = 0xfd9b02d8
&srds_cmplx_sec_lane0->fsm[10].set = 0xfd9b02e0
&srds_cmplx_sec_lane0->fsm[10].scnd_set = 0xfd9b02e4
&srds_cmplx_sec_lane0->fsm[10].scnd = 0xfd9b02e8
&srds_cmplx_sec_lane0->fsm[11].set = 0xfd9b02f0
&srds_cmplx_sec_lane0->fsm[11].scnd_set = 0xfd9b02f4
&srds_cmplx_sec_lane0->fsm[11].scnd = 0xfd9b02f8
&srds_cmplx_sec_lane0->fsm[12].set = 0xfd9b0300
&srds_cmplx_sec_lane0->fsm[12].scnd_set = 0xfd9b0304
&srds_cmplx_sec_lane0->fsm[12].scnd = 0xfd9b0308
&srds_cmplx_sec_lane0->fsm[13].set = 0xfd9b0310
&srds_cmplx_sec_lane0->fsm[13].scnd_set = 0xfd9b0314
&srds_cmplx_sec_lane0->fsm[13].scnd = 0xfd9b0318
&srds_cmplx_sec_lane0->fsm[14].set = 0xfd9b0320
&srds_cmplx_sec_lane0->fsm[14].scnd_set = 0xfd9b0324
&srds_cmplx_sec_lane0->fsm[14].scnd = 0xfd9b0328
&srds_cmplx_sec_lane0->fsm[15].set = 0xfd9b0330
&srds_cmplx_sec_lane0->fsm[15].scnd_set = 0xfd9b0334
&srds_cmplx_sec_lane0->fsm[15].scnd = 0xfd9b0338
&srds_cmplx_sec_lane0->pcie.cfg = 0xfd9b0340
&srds_cmplx_sec_lane0->core.stat = 0xfd9b0360
&srds_cmplx_sec_lane0->eth.postdiv = 0xfd9b0370
&srds_cmplx_sec_lane0->eth.pdiv_msb = 0xfd9b0374
&srds_cmplx_sec_lane0->eth.pdiv_lsb = 0xfd9b0378
&srds_cmplx_sec_lane0->comma.det = 0xfd9b0380
&srds_cmplx_sec_lane0->sata.conf = 0xfd9b0390
&srds_cmplx_sec_lane0->spico.mem = 0xfd9b03a0
&srds_cmplx_sec_lane1->int_ctrl_mem[0] = 0xfd9b0400
&srds_cmplx_sec_lane1->int_ctrl_mem[1] = 0xfd9b0404
&srds_cmplx_sec_lane1->int_ctrl_mem[2] = 0xfd9b0408
&srds_cmplx_sec_lane1->int_ctrl_mem[3] = 0xfd9b040c
&srds_cmplx_sec_lane1->int_ctrl_mem[4] = 0xfd9b0410
&srds_cmplx_sec_lane1->int_ctrl_mem[5] = 0xfd9b0414
&srds_cmplx_sec_lane1->int_ctrl_mem[6] = 0xfd9b0418
&srds_cmplx_sec_lane1->int_ctrl_mem[7] = 0xfd9b041c
&srds_cmplx_sec_lane1->int_ctrl_mem[8] = 0xfd9b0420
&srds_cmplx_sec_lane1->int_ctrl_mem[9] = 0xfd9b0424
&srds_cmplx_sec_lane1->int_ctrl_mem[10] = 0xfd9b0428
&srds_cmplx_sec_lane1->int_ctrl_mem[11] = 0xfd9b042c
&srds_cmplx_sec_lane1->int_ctrl_mem[12] = 0xfd9b0430
&srds_cmplx_sec_lane1->int_ctrl_mem[13] = 0xfd9b0434
&srds_cmplx_sec_lane1->int_ctrl_mem[14] = 0xfd9b0438
&srds_cmplx_sec_lane1->int_ctrl_mem[15] = 0xfd9b043c
&srds_cmplx_sec_lane1->int_ctrl_mem[16] = 0xfd9b0440
&srds_cmplx_sec_lane1->int_ctrl_mem[17] = 0xfd9b0444
&srds_cmplx_sec_lane1->int_ctrl_mem[18] = 0xfd9b0448
&srds_cmplx_sec_lane1->int_ctrl_mem[19] = 0xfd9b044c
&srds_cmplx_sec_lane1->int_ctrl_mem[20] = 0xfd9b0450
&srds_cmplx_sec_lane1->int_ctrl_mem[21] = 0xfd9b0454
&srds_cmplx_sec_lane1->int_ctrl_mem[22] = 0xfd9b0458
&srds_cmplx_sec_lane1->int_ctrl_mem[23] = 0xfd9b045c
&srds_cmplx_sec_lane1->int_ctrl_mem[24] = 0xfd9b0460
&srds_cmplx_sec_lane1->int_ctrl_mem[25] = 0xfd9b0464
&srds_cmplx_sec_lane1->int_ctrl_mem[26] = 0xfd9b0468
&srds_cmplx_sec_lane1->int_ctrl_mem[27] = 0xfd9b046c
&srds_cmplx_sec_lane1->int_ctrl_mem[28] = 0xfd9b0470
&srds_cmplx_sec_lane1->int_ctrl_mem[29] = 0xfd9b0474
&srds_cmplx_sec_lane1->int_ctrl_mem[30] = 0xfd9b0478
&srds_cmplx_sec_lane1->int_ctrl_mem[31] = 0xfd9b047c
&srds_cmplx_sec_lane1->int_ctrl_mem[32] = 0xfd9b0480
&srds_cmplx_sec_lane1->int_ctrl_mem[33] = 0xfd9b0484
&srds_cmplx_sec_lane1->int_ctrl_mem[34] = 0xfd9b0488
&srds_cmplx_sec_lane1->int_ctrl_mem[35] = 0xfd9b048c
&srds_cmplx_sec_lane1->int_ctrl_mem[36] = 0xfd9b0490
&srds_cmplx_sec_lane1->int_ctrl_mem[37] = 0xfd9b0494
&srds_cmplx_sec_lane1->int_ctrl_mem[38] = 0xfd9b0498
&srds_cmplx_sec_lane1->int_ctrl_mem[39] = 0xfd9b049c
&srds_cmplx_sec_lane1->int_ctrl_mem[40] = 0xfd9b04a0
&srds_cmplx_sec_lane1->int_ctrl_mem[41] = 0xfd9b04a4
&srds_cmplx_sec_lane1->int_ctrl_mem[42] = 0xfd9b04a8
&srds_cmplx_sec_lane1->int_ctrl_mem[43] = 0xfd9b04ac
&srds_cmplx_sec_lane1->int_ctrl_mem[44] = 0xfd9b04b0
&srds_cmplx_sec_lane1->int_ctrl_mem[45] = 0xfd9b04b4
&srds_cmplx_sec_lane1->int_ctrl_mem[46] = 0xfd9b04b8
&srds_cmplx_sec_lane1->int_ctrl_mem[47] = 0xfd9b04bc
&srds_cmplx_sec_lane1->int_ctrl_mem[48] = 0xfd9b04c0
&srds_cmplx_sec_lane1->int_ctrl_mem[49] = 0xfd9b04c4
&srds_cmplx_sec_lane1->int_ctrl_mem[50] = 0xfd9b04c8
&srds_cmplx_sec_lane1->int_ctrl_mem[51] = 0xfd9b04cc
&srds_cmplx_sec_lane1->int_ctrl_mem[52] = 0xfd9b04d0
&srds_cmplx_sec_lane1->int_ctrl_mem[53] = 0xfd9b04d4
&srds_cmplx_sec_lane1->int_ctrl_mem[54] = 0xfd9b04d8
&srds_cmplx_sec_lane1->int_ctrl_mem[55] = 0xfd9b04dc
&srds_cmplx_sec_lane1->int_ctrl_mem[56] = 0xfd9b04e0
&srds_cmplx_sec_lane1->int_ctrl_mem[57] = 0xfd9b04e4
&srds_cmplx_sec_lane1->int_ctrl_mem[58] = 0xfd9b04e8
&srds_cmplx_sec_lane1->int_ctrl_mem[59] = 0xfd9b04ec
&srds_cmplx_sec_lane1->int_ctrl_mem[60] = 0xfd9b04f0
&srds_cmplx_sec_lane1->int_ctrl_mem[61] = 0xfd9b04f4
&srds_cmplx_sec_lane1->int_ctrl_mem[62] = 0xfd9b04f8
&srds_cmplx_sec_lane1->int_ctrl_mem[63] = 0xfd9b04fc
&srds_cmplx_sec_lane1->gen.version = 0xfd9b0500
&srds_cmplx_sec_lane1->gen.cntl = 0xfd9b0510
&srds_cmplx_sec_lane1->gen.i_core_interrupt = 0xfd9b0520
&srds_cmplx_sec_lane1->gen.i_core_interrupt_res = 0xfd9b0524
&srds_cmplx_sec_lane1->gen.status = 0xfd9b0528
&srds_cmplx_sec_lane1->gen.core_to_cntl = 0xfd9b0530
&srds_cmplx_sec_lane1->gen.tx_override = 0xfd9b0534
&srds_cmplx_sec_lane1->gen.dbg_rdy_lat_low = 0xfd9b0538
&srds_cmplx_sec_lane1->ctl[0].sw_scratch = 0xfd9b0610
&srds_cmplx_sec_lane1->ctl[1].sw_scratch = 0xfd9b0630
&srds_cmplx_sec_lane1->fsm[0].set = 0xfd9b0640
&srds_cmplx_sec_lane1->fsm[0].scnd_set = 0xfd9b0644
&srds_cmplx_sec_lane1->fsm[0].scnd = 0xfd9b0648
&srds_cmplx_sec_lane1->fsm[1].set = 0xfd9b0650
&srds_cmplx_sec_lane1->fsm[1].scnd_set = 0xfd9b0654
&srds_cmplx_sec_lane1->fsm[1].scnd = 0xfd9b0658
&srds_cmplx_sec_lane1->fsm[2].set = 0xfd9b0660
&srds_cmplx_sec_lane1->fsm[2].scnd_set = 0xfd9b0664
&srds_cmplx_sec_lane1->fsm[2].scnd = 0xfd9b0668
&srds_cmplx_sec_lane1->fsm[3].set = 0xfd9b0670
&srds_cmplx_sec_lane1->fsm[3].scnd_set = 0xfd9b0674
&srds_cmplx_sec_lane1->fsm[3].scnd = 0xfd9b0678
&srds_cmplx_sec_lane1->fsm[4].set = 0xfd9b0680
&srds_cmplx_sec_lane1->fsm[4].scnd_set = 0xfd9b0684
&srds_cmplx_sec_lane1->fsm[4].scnd = 0xfd9b0688
&srds_cmplx_sec_lane1->fsm[5].set = 0xfd9b0690
&srds_cmplx_sec_lane1->fsm[5].scnd_set = 0xfd9b0694
&srds_cmplx_sec_lane1->fsm[5].scnd = 0xfd9b0698
&srds_cmplx_sec_lane1->fsm[6].set = 0xfd9b06a0
&srds_cmplx_sec_lane1->fsm[6].scnd_set = 0xfd9b06a4
&srds_cmplx_sec_lane1->fsm[6].scnd = 0xfd9b06a8
&srds_cmplx_sec_lane1->fsm[7].set = 0xfd9b06b0
&srds_cmplx_sec_lane1->fsm[7].scnd_set = 0xfd9b06b4
&srds_cmplx_sec_lane1->fsm[7].scnd = 0xfd9b06b8
&srds_cmplx_sec_lane1->fsm[8].set = 0xfd9b06c0
&srds_cmplx_sec_lane1->fsm[8].scnd_set = 0xfd9b06c4
&srds_cmplx_sec_lane1->fsm[8].scnd = 0xfd9b06c8
&srds_cmplx_sec_lane1->fsm[9].set = 0xfd9b06d0
&srds_cmplx_sec_lane1->fsm[9].scnd_set = 0xfd9b06d4
&srds_cmplx_sec_lane1->fsm[9].scnd = 0xfd9b06d8
&srds_cmplx_sec_lane1->fsm[10].set = 0xfd9b06e0
&srds_cmplx_sec_lane1->fsm[10].scnd_set = 0xfd9b06e4
&srds_cmplx_sec_lane1->fsm[10].scnd = 0xfd9b06e8
&srds_cmplx_sec_lane1->fsm[11].set = 0xfd9b06f0
&srds_cmplx_sec_lane1->fsm[11].scnd_set = 0xfd9b06f4
&srds_cmplx_sec_lane1->fsm[11].scnd = 0xfd9b06f8
&srds_cmplx_sec_lane1->fsm[12].set = 0xfd9b0700
&srds_cmplx_sec_lane1->fsm[12].scnd_set = 0xfd9b0704
&srds_cmplx_sec_lane1->fsm[12].scnd = 0xfd9b0708
&srds_cmplx_sec_lane1->fsm[13].set = 0xfd9b0710
&srds_cmplx_sec_lane1->fsm[13].scnd_set = 0xfd9b0714
&srds_cmplx_sec_lane1->fsm[13].scnd = 0xfd9b0718
&srds_cmplx_sec_lane1->fsm[14].set = 0xfd9b0720
&srds_cmplx_sec_lane1->fsm[14].scnd_set = 0xfd9b0724
&srds_cmplx_sec_lane1->fsm[14].scnd = 0xfd9b0728
&srds_cmplx_sec_lane1->fsm[15].set = 0xfd9b0730
&srds_cmplx_sec_lane1->fsm[15].scnd_set = 0xfd9b0734
&srds_cmplx_sec_lane1->fsm[15].scnd = 0xfd9b0738
&srds_cmplx_sec_lane1->pcie.cfg = 0xfd9b0740
&srds_cmplx_sec_lane1->core.stat = 0xfd9b0760
&srds_cmplx_sec_lane1->eth.postdiv = 0xfd9b0770
&srds_cmplx_sec_lane1->eth.pdiv_msb = 0xfd9b0774
&srds_cmplx_sec_lane1->eth.pdiv_lsb = 0xfd9b0778
&srds_cmplx_sec_lane1->comma.det = 0xfd9b0780
&srds_cmplx_sec_lane1->sata.conf = 0xfd9b0790
&srds_cmplx_sec_lane1->spico.mem = 0xfd9b07a0
&srds_cmplx_sec_lane2->int_ctrl_mem[0] = 0xfd9b0800
&srds_cmplx_sec_lane2->int_ctrl_mem[1] = 0xfd9b0804
&srds_cmplx_sec_lane2->int_ctrl_mem[2] = 0xfd9b0808
&srds_cmplx_sec_lane2->int_ctrl_mem[3] = 0xfd9b080c
&srds_cmplx_sec_lane2->int_ctrl_mem[4] = 0xfd9b0810
&srds_cmplx_sec_lane2->int_ctrl_mem[5] = 0xfd9b0814
&srds_cmplx_sec_lane2->int_ctrl_mem[6] = 0xfd9b0818
&srds_cmplx_sec_lane2->int_ctrl_mem[7] = 0xfd9b081c
&srds_cmplx_sec_lane2->int_ctrl_mem[8] = 0xfd9b0820
&srds_cmplx_sec_lane2->int_ctrl_mem[9] = 0xfd9b0824
&srds_cmplx_sec_lane2->int_ctrl_mem[10] = 0xfd9b0828
&srds_cmplx_sec_lane2->int_ctrl_mem[11] = 0xfd9b082c
&srds_cmplx_sec_lane2->int_ctrl_mem[12] = 0xfd9b0830
&srds_cmplx_sec_lane2->int_ctrl_mem[13] = 0xfd9b0834
&srds_cmplx_sec_lane2->int_ctrl_mem[14] = 0xfd9b0838
&srds_cmplx_sec_lane2->int_ctrl_mem[15] = 0xfd9b083c
&srds_cmplx_sec_lane2->int_ctrl_mem[16] = 0xfd9b0840
&srds_cmplx_sec_lane2->int_ctrl_mem[17] = 0xfd9b0844
&srds_cmplx_sec_lane2->int_ctrl_mem[18] = 0xfd9b0848
&srds_cmplx_sec_lane2->int_ctrl_mem[19] = 0xfd9b084c
&srds_cmplx_sec_lane2->int_ctrl_mem[20] = 0xfd9b0850
&srds_cmplx_sec_lane2->int_ctrl_mem[21] = 0xfd9b0854
&srds_cmplx_sec_lane2->int_ctrl_mem[22] = 0xfd9b0858
&srds_cmplx_sec_lane2->int_ctrl_mem[23] = 0xfd9b085c
&srds_cmplx_sec_lane2->int_ctrl_mem[24] = 0xfd9b0860
&srds_cmplx_sec_lane2->int_ctrl_mem[25] = 0xfd9b0864
&srds_cmplx_sec_lane2->int_ctrl_mem[26] = 0xfd9b0868
&srds_cmplx_sec_lane2->int_ctrl_mem[27] = 0xfd9b086c
&srds_cmplx_sec_lane2->int_ctrl_mem[28] = 0xfd9b0870
&srds_cmplx_sec_lane2->int_ctrl_mem[29] = 0xfd9b0874
&srds_cmplx_sec_lane2->int_ctrl_mem[30] = 0xfd9b0878
&srds_cmplx_sec_lane2->int_ctrl_mem[31] = 0xfd9b087c
&srds_cmplx_sec_lane2->int_ctrl_mem[32] = 0xfd9b0880
&srds_cmplx_sec_lane2->int_ctrl_mem[33] = 0xfd9b0884
&srds_cmplx_sec_lane2->int_ctrl_mem[34] = 0xfd9b0888
&srds_cmplx_sec_lane2->int_ctrl_mem[35] = 0xfd9b088c
&srds_cmplx_sec_lane2->int_ctrl_mem[36] = 0xfd9b0890
&srds_cmplx_sec_lane2->int_ctrl_mem[37] = 0xfd9b0894
&srds_cmplx_sec_lane2->int_ctrl_mem[38] = 0xfd9b0898
&srds_cmplx_sec_lane2->int_ctrl_mem[39] = 0xfd9b089c
&srds_cmplx_sec_lane2->int_ctrl_mem[40] = 0xfd9b08a0
&srds_cmplx_sec_lane2->int_ctrl_mem[41] = 0xfd9b08a4
&srds_cmplx_sec_lane2->int_ctrl_mem[42] = 0xfd9b08a8
&srds_cmplx_sec_lane2->int_ctrl_mem[43] = 0xfd9b08ac
&srds_cmplx_sec_lane2->int_ctrl_mem[44] = 0xfd9b08b0
&srds_cmplx_sec_lane2->int_ctrl_mem[45] = 0xfd9b08b4
&srds_cmplx_sec_lane2->int_ctrl_mem[46] = 0xfd9b08b8
&srds_cmplx_sec_lane2->int_ctrl_mem[47] = 0xfd9b08bc
&srds_cmplx_sec_lane2->int_ctrl_mem[48] = 0xfd9b08c0
&srds_cmplx_sec_lane2->int_ctrl_mem[49] = 0xfd9b08c4
&srds_cmplx_sec_lane2->int_ctrl_mem[50] = 0xfd9b08c8
&srds_cmplx_sec_lane2->int_ctrl_mem[51] = 0xfd9b08cc
&srds_cmplx_sec_lane2->int_ctrl_mem[52] = 0xfd9b08d0
&srds_cmplx_sec_lane2->int_ctrl_mem[53] = 0xfd9b08d4
&srds_cmplx_sec_lane2->int_ctrl_mem[54] = 0xfd9b08d8
&srds_cmplx_sec_lane2->int_ctrl_mem[55] = 0xfd9b08dc
&srds_cmplx_sec_lane2->int_ctrl_mem[56] = 0xfd9b08e0
&srds_cmplx_sec_lane2->int_ctrl_mem[57] = 0xfd9b08e4
&srds_cmplx_sec_lane2->int_ctrl_mem[58] = 0xfd9b08e8
&srds_cmplx_sec_lane2->int_ctrl_mem[59] = 0xfd9b08ec
&srds_cmplx_sec_lane2->int_ctrl_mem[60] = 0xfd9b08f0
&srds_cmplx_sec_lane2->int_ctrl_mem[61] = 0xfd9b08f4
&srds_cmplx_sec_lane2->int_ctrl_mem[62] = 0xfd9b08f8
&srds_cmplx_sec_lane2->int_ctrl_mem[63] = 0xfd9b08fc
&srds_cmplx_sec_lane2->gen.version = 0xfd9b0900
&srds_cmplx_sec_lane2->gen.cntl = 0xfd9b0910
&srds_cmplx_sec_lane2->gen.i_core_interrupt = 0xfd9b0920
&srds_cmplx_sec_lane2->gen.i_core_interrupt_res = 0xfd9b0924
&srds_cmplx_sec_lane2->gen.status = 0xfd9b0928
&srds_cmplx_sec_lane2->gen.core_to_cntl = 0xfd9b0930
&srds_cmplx_sec_lane2->gen.tx_override = 0xfd9b0934
&srds_cmplx_sec_lane2->gen.dbg_rdy_lat_low = 0xfd9b0938
&srds_cmplx_sec_lane2->ctl[0].sw_scratch = 0xfd9b0a10
&srds_cmplx_sec_lane2->ctl[1].sw_scratch = 0xfd9b0a30
&srds_cmplx_sec_lane2->fsm[0].set = 0xfd9b0a40
&srds_cmplx_sec_lane2->fsm[0].scnd_set = 0xfd9b0a44
&srds_cmplx_sec_lane2->fsm[0].scnd = 0xfd9b0a48
&srds_cmplx_sec_lane2->fsm[1].set = 0xfd9b0a50
&srds_cmplx_sec_lane2->fsm[1].scnd_set = 0xfd9b0a54
&srds_cmplx_sec_lane2->fsm[1].scnd = 0xfd9b0a58
&srds_cmplx_sec_lane2->fsm[2].set = 0xfd9b0a60
&srds_cmplx_sec_lane2->fsm[2].scnd_set = 0xfd9b0a64
&srds_cmplx_sec_lane2->fsm[2].scnd = 0xfd9b0a68
&srds_cmplx_sec_lane2->fsm[3].set = 0xfd9b0a70
&srds_cmplx_sec_lane2->fsm[3].scnd_set = 0xfd9b0a74
&srds_cmplx_sec_lane2->fsm[3].scnd = 0xfd9b0a78
&srds_cmplx_sec_lane2->fsm[4].set = 0xfd9b0a80
&srds_cmplx_sec_lane2->fsm[4].scnd_set = 0xfd9b0a84
&srds_cmplx_sec_lane2->fsm[4].scnd = 0xfd9b0a88
&srds_cmplx_sec_lane2->fsm[5].set = 0xfd9b0a90
&srds_cmplx_sec_lane2->fsm[5].scnd_set = 0xfd9b0a94
&srds_cmplx_sec_lane2->fsm[5].scnd = 0xfd9b0a98
&srds_cmplx_sec_lane2->fsm[6].set = 0xfd9b0aa0
&srds_cmplx_sec_lane2->fsm[6].scnd_set = 0xfd9b0aa4
&srds_cmplx_sec_lane2->fsm[6].scnd = 0xfd9b0aa8
&srds_cmplx_sec_lane2->fsm[7].set = 0xfd9b0ab0
&srds_cmplx_sec_lane2->fsm[7].scnd_set = 0xfd9b0ab4
&srds_cmplx_sec_lane2->fsm[7].scnd = 0xfd9b0ab8
&srds_cmplx_sec_lane2->fsm[8].set = 0xfd9b0ac0
&srds_cmplx_sec_lane2->fsm[8].scnd_set = 0xfd9b0ac4
&srds_cmplx_sec_lane2->fsm[8].scnd = 0xfd9b0ac8
&srds_cmplx_sec_lane2->fsm[9].set = 0xfd9b0ad0
&srds_cmplx_sec_lane2->fsm[9].scnd_set = 0xfd9b0ad4
&srds_cmplx_sec_lane2->fsm[9].scnd = 0xfd9b0ad8
&srds_cmplx_sec_lane2->fsm[10].set = 0xfd9b0ae0
&srds_cmplx_sec_lane2->fsm[10].scnd_set = 0xfd9b0ae4
&srds_cmplx_sec_lane2->fsm[10].scnd = 0xfd9b0ae8
&srds_cmplx_sec_lane2->fsm[11].set = 0xfd9b0af0
&srds_cmplx_sec_lane2->fsm[11].scnd_set = 0xfd9b0af4
&srds_cmplx_sec_lane2->fsm[11].scnd = 0xfd9b0af8
&srds_cmplx_sec_lane2->fsm[12].set = 0xfd9b0b00
&srds_cmplx_sec_lane2->fsm[12].scnd_set = 0xfd9b0b04
&srds_cmplx_sec_lane2->fsm[12].scnd = 0xfd9b0b08
&srds_cmplx_sec_lane2->fsm[13].set = 0xfd9b0b10
&srds_cmplx_sec_lane2->fsm[13].scnd_set = 0xfd9b0b14
&srds_cmplx_sec_lane2->fsm[13].scnd = 0xfd9b0b18
&srds_cmplx_sec_lane2->fsm[14].set = 0xfd9b0b20
&srds_cmplx_sec_lane2->fsm[14].scnd_set = 0xfd9b0b24
&srds_cmplx_sec_lane2->fsm[14].scnd = 0xfd9b0b28
&srds_cmplx_sec_lane2->fsm[15].set = 0xfd9b0b30
&srds_cmplx_sec_lane2->fsm[15].scnd_set = 0xfd9b0b34
&srds_cmplx_sec_lane2->fsm[15].scnd = 0xfd9b0b38
&srds_cmplx_sec_lane2->pcie.cfg = 0xfd9b0b40
&srds_cmplx_sec_lane2->core.stat = 0xfd9b0b60
&srds_cmplx_sec_lane2->eth.postdiv = 0xfd9b0b70
&srds_cmplx_sec_lane2->eth.pdiv_msb = 0xfd9b0b74
&srds_cmplx_sec_lane2->eth.pdiv_lsb = 0xfd9b0b78
&srds_cmplx_sec_lane2->comma.det = 0xfd9b0b80
&srds_cmplx_sec_lane2->sata.conf = 0xfd9b0b90
&srds_cmplx_sec_lane2->spico.mem = 0xfd9b0ba0
&srds_cmplx_sec_lane3->int_ctrl_mem[0] = 0xfd9b0c00
&srds_cmplx_sec_lane3->int_ctrl_mem[1] = 0xfd9b0c04
&srds_cmplx_sec_lane3->int_ctrl_mem[2] = 0xfd9b0c08
&srds_cmplx_sec_lane3->int_ctrl_mem[3] = 0xfd9b0c0c
&srds_cmplx_sec_lane3->int_ctrl_mem[4] = 0xfd9b0c10
&srds_cmplx_sec_lane3->int_ctrl_mem[5] = 0xfd9b0c14
&srds_cmplx_sec_lane3->int_ctrl_mem[6] = 0xfd9b0c18
&srds_cmplx_sec_lane3->int_ctrl_mem[7] = 0xfd9b0c1c
&srds_cmplx_sec_lane3->int_ctrl_mem[8] = 0xfd9b0c20
&srds_cmplx_sec_lane3->int_ctrl_mem[9] = 0xfd9b0c24
&srds_cmplx_sec_lane3->int_ctrl_mem[10] = 0xfd9b0c28
&srds_cmplx_sec_lane3->int_ctrl_mem[11] = 0xfd9b0c2c
&srds_cmplx_sec_lane3->int_ctrl_mem[12] = 0xfd9b0c30
&srds_cmplx_sec_lane3->int_ctrl_mem[13] = 0xfd9b0c34
&srds_cmplx_sec_lane3->int_ctrl_mem[14] = 0xfd9b0c38
&srds_cmplx_sec_lane3->int_ctrl_mem[15] = 0xfd9b0c3c
&srds_cmplx_sec_lane3->int_ctrl_mem[16] = 0xfd9b0c40
&srds_cmplx_sec_lane3->int_ctrl_mem[17] = 0xfd9b0c44
&srds_cmplx_sec_lane3->int_ctrl_mem[18] = 0xfd9b0c48
&srds_cmplx_sec_lane3->int_ctrl_mem[19] = 0xfd9b0c4c
&srds_cmplx_sec_lane3->int_ctrl_mem[20] = 0xfd9b0c50
&srds_cmplx_sec_lane3->int_ctrl_mem[21] = 0xfd9b0c54
&srds_cmplx_sec_lane3->int_ctrl_mem[22] = 0xfd9b0c58
&srds_cmplx_sec_lane3->int_ctrl_mem[23] = 0xfd9b0c5c
&srds_cmplx_sec_lane3->int_ctrl_mem[24] = 0xfd9b0c60
&srds_cmplx_sec_lane3->int_ctrl_mem[25] = 0xfd9b0c64
&srds_cmplx_sec_lane3->int_ctrl_mem[26] = 0xfd9b0c68
&srds_cmplx_sec_lane3->int_ctrl_mem[27] = 0xfd9b0c6c
&srds_cmplx_sec_lane3->int_ctrl_mem[28] = 0xfd9b0c70
&srds_cmplx_sec_lane3->int_ctrl_mem[29] = 0xfd9b0c74
&srds_cmplx_sec_lane3->int_ctrl_mem[30] = 0xfd9b0c78
&srds_cmplx_sec_lane3->int_ctrl_mem[31] = 0xfd9b0c7c
&srds_cmplx_sec_lane3->int_ctrl_mem[32] = 0xfd9b0c80
&srds_cmplx_sec_lane3->int_ctrl_mem[33] = 0xfd9b0c84
&srds_cmplx_sec_lane3->int_ctrl_mem[34] = 0xfd9b0c88
&srds_cmplx_sec_lane3->int_ctrl_mem[35] = 0xfd9b0c8c
&srds_cmplx_sec_lane3->int_ctrl_mem[36] = 0xfd9b0c90
&srds_cmplx_sec_lane3->int_ctrl_mem[37] = 0xfd9b0c94
&srds_cmplx_sec_lane3->int_ctrl_mem[38] = 0xfd9b0c98
&srds_cmplx_sec_lane3->int_ctrl_mem[39] = 0xfd9b0c9c
&srds_cmplx_sec_lane3->int_ctrl_mem[40] = 0xfd9b0ca0
&srds_cmplx_sec_lane3->int_ctrl_mem[41] = 0xfd9b0ca4
&srds_cmplx_sec_lane3->int_ctrl_mem[42] = 0xfd9b0ca8
&srds_cmplx_sec_lane3->int_ctrl_mem[43] = 0xfd9b0cac
&srds_cmplx_sec_lane3->int_ctrl_mem[44] = 0xfd9b0cb0
&srds_cmplx_sec_lane3->int_ctrl_mem[45] = 0xfd9b0cb4
&srds_cmplx_sec_lane3->int_ctrl_mem[46] = 0xfd9b0cb8
&srds_cmplx_sec_lane3->int_ctrl_mem[47] = 0xfd9b0cbc
&srds_cmplx_sec_lane3->int_ctrl_mem[48] = 0xfd9b0cc0
&srds_cmplx_sec_lane3->int_ctrl_mem[49] = 0xfd9b0cc4
&srds_cmplx_sec_lane3->int_ctrl_mem[50] = 0xfd9b0cc8
&srds_cmplx_sec_lane3->int_ctrl_mem[51] = 0xfd9b0ccc
&srds_cmplx_sec_lane3->int_ctrl_mem[52] = 0xfd9b0cd0
&srds_cmplx_sec_lane3->int_ctrl_mem[53] = 0xfd9b0cd4
&srds_cmplx_sec_lane3->int_ctrl_mem[54] = 0xfd9b0cd8
&srds_cmplx_sec_lane3->int_ctrl_mem[55] = 0xfd9b0cdc
&srds_cmplx_sec_lane3->int_ctrl_mem[56] = 0xfd9b0ce0
&srds_cmplx_sec_lane3->int_ctrl_mem[57] = 0xfd9b0ce4
&srds_cmplx_sec_lane3->int_ctrl_mem[58] = 0xfd9b0ce8
&srds_cmplx_sec_lane3->int_ctrl_mem[59] = 0xfd9b0cec
&srds_cmplx_sec_lane3->int_ctrl_mem[60] = 0xfd9b0cf0
&srds_cmplx_sec_lane3->int_ctrl_mem[61] = 0xfd9b0cf4
&srds_cmplx_sec_lane3->int_ctrl_mem[62] = 0xfd9b0cf8
&srds_cmplx_sec_lane3->int_ctrl_mem[63] = 0xfd9b0cfc
&srds_cmplx_sec_lane3->gen.version = 0xfd9b0d00
&srds_cmplx_sec_lane3->gen.cntl = 0xfd9b0d10
&srds_cmplx_sec_lane3->gen.i_core_interrupt = 0xfd9b0d20
&srds_cmplx_sec_lane3->gen.i_core_interrupt_res = 0xfd9b0d24
&srds_cmplx_sec_lane3->gen.status = 0xfd9b0d28
&srds_cmplx_sec_lane3->gen.core_to_cntl = 0xfd9b0d30
&srds_cmplx_sec_lane3->gen.tx_override = 0xfd9b0d34
&srds_cmplx_sec_lane3->gen.dbg_rdy_lat_low = 0xfd9b0d38
&srds_cmplx_sec_lane3->ctl[0].sw_scratch = 0xfd9b0e10
&srds_cmplx_sec_lane3->ctl[1].sw_scratch = 0xfd9b0e30
&srds_cmplx_sec_lane3->fsm[0].set = 0xfd9b0e40
&srds_cmplx_sec_lane3->fsm[0].scnd_set = 0xfd9b0e44
&srds_cmplx_sec_lane3->fsm[0].scnd = 0xfd9b0e48
&srds_cmplx_sec_lane3->fsm[1].set = 0xfd9b0e50
&srds_cmplx_sec_lane3->fsm[1].scnd_set = 0xfd9b0e54
&srds_cmplx_sec_lane3->fsm[1].scnd = 0xfd9b0e58
&srds_cmplx_sec_lane3->fsm[2].set = 0xfd9b0e60
&srds_cmplx_sec_lane3->fsm[2].scnd_set = 0xfd9b0e64
&srds_cmplx_sec_lane3->fsm[2].scnd = 0xfd9b0e68
&srds_cmplx_sec_lane3->fsm[3].set = 0xfd9b0e70
&srds_cmplx_sec_lane3->fsm[3].scnd_set = 0xfd9b0e74
&srds_cmplx_sec_lane3->fsm[3].scnd = 0xfd9b0e78
&srds_cmplx_sec_lane3->fsm[4].set = 0xfd9b0e80
&srds_cmplx_sec_lane3->fsm[4].scnd_set = 0xfd9b0e84
&srds_cmplx_sec_lane3->fsm[4].scnd = 0xfd9b0e88
&srds_cmplx_sec_lane3->fsm[5].set = 0xfd9b0e90
&srds_cmplx_sec_lane3->fsm[5].scnd_set = 0xfd9b0e94
&srds_cmplx_sec_lane3->fsm[5].scnd = 0xfd9b0e98
&srds_cmplx_sec_lane3->fsm[6].set = 0xfd9b0ea0
&srds_cmplx_sec_lane3->fsm[6].scnd_set = 0xfd9b0ea4
&srds_cmplx_sec_lane3->fsm[6].scnd = 0xfd9b0ea8
&srds_cmplx_sec_lane3->fsm[7].set = 0xfd9b0eb0
&srds_cmplx_sec_lane3->fsm[7].scnd_set = 0xfd9b0eb4
&srds_cmplx_sec_lane3->fsm[7].scnd = 0xfd9b0eb8
&srds_cmplx_sec_lane3->fsm[8].set = 0xfd9b0ec0
&srds_cmplx_sec_lane3->fsm[8].scnd_set = 0xfd9b0ec4
&srds_cmplx_sec_lane3->fsm[8].scnd = 0xfd9b0ec8
&srds_cmplx_sec_lane3->fsm[9].set = 0xfd9b0ed0
&srds_cmplx_sec_lane3->fsm[9].scnd_set = 0xfd9b0ed4
&srds_cmplx_sec_lane3->fsm[9].scnd = 0xfd9b0ed8
&srds_cmplx_sec_lane3->fsm[10].set = 0xfd9b0ee0
&srds_cmplx_sec_lane3->fsm[10].scnd_set = 0xfd9b0ee4
&srds_cmplx_sec_lane3->fsm[10].scnd = 0xfd9b0ee8
&srds_cmplx_sec_lane3->fsm[11].set = 0xfd9b0ef0
&srds_cmplx_sec_lane3->fsm[11].scnd_set = 0xfd9b0ef4
&srds_cmplx_sec_lane3->fsm[11].scnd = 0xfd9b0ef8
&srds_cmplx_sec_lane3->fsm[12].set = 0xfd9b0f00
&srds_cmplx_sec_lane3->fsm[12].scnd_set = 0xfd9b0f04
&srds_cmplx_sec_lane3->fsm[12].scnd = 0xfd9b0f08
&srds_cmplx_sec_lane3->fsm[13].set = 0xfd9b0f10
&srds_cmplx_sec_lane3->fsm[13].scnd_set = 0xfd9b0f14
&srds_cmplx_sec_lane3->fsm[13].scnd = 0xfd9b0f18
&srds_cmplx_sec_lane3->fsm[14].set = 0xfd9b0f20
&srds_cmplx_sec_lane3->fsm[14].scnd_set = 0xfd9b0f24
&srds_cmplx_sec_lane3->fsm[14].scnd = 0xfd9b0f28
&srds_cmplx_sec_lane3->fsm[15].set = 0xfd9b0f30
&srds_cmplx_sec_lane3->fsm[15].scnd_set = 0xfd9b0f34
&srds_cmplx_sec_lane3->fsm[15].scnd = 0xfd9b0f38
&srds_cmplx_sec_lane3->pcie.cfg = 0xfd9b0f40
&srds_cmplx_sec_lane3->core.stat = 0xfd9b0f60
&srds_cmplx_sec_lane3->eth.postdiv = 0xfd9b0f70
&srds_cmplx_sec_lane3->eth.pdiv_msb = 0xfd9b0f74
&srds_cmplx_sec_lane3->eth.pdiv_lsb = 0xfd9b0f78
&srds_cmplx_sec_lane3->comma.det = 0xfd9b0f80
&srds_cmplx_sec_lane3->sata.conf = 0xfd9b0f90
&srds_cmplx_sec_lane3->spico.mem = 0xfd9b0fa0
&srds_cmplx_sec_lane4->int_ctrl_mem[0] = 0xfd9b1000
&srds_cmplx_sec_lane4->int_ctrl_mem[1] = 0xfd9b1004
&srds_cmplx_sec_lane4->int_ctrl_mem[2] = 0xfd9b1008
&srds_cmplx_sec_lane4->int_ctrl_mem[3] = 0xfd9b100c
&srds_cmplx_sec_lane4->int_ctrl_mem[4] = 0xfd9b1010
&srds_cmplx_sec_lane4->int_ctrl_mem[5] = 0xfd9b1014
&srds_cmplx_sec_lane4->int_ctrl_mem[6] = 0xfd9b1018
&srds_cmplx_sec_lane4->int_ctrl_mem[7] = 0xfd9b101c
&srds_cmplx_sec_lane4->int_ctrl_mem[8] = 0xfd9b1020
&srds_cmplx_sec_lane4->int_ctrl_mem[9] = 0xfd9b1024
&srds_cmplx_sec_lane4->int_ctrl_mem[10] = 0xfd9b1028
&srds_cmplx_sec_lane4->int_ctrl_mem[11] = 0xfd9b102c
&srds_cmplx_sec_lane4->int_ctrl_mem[12] = 0xfd9b1030
&srds_cmplx_sec_lane4->int_ctrl_mem[13] = 0xfd9b1034
&srds_cmplx_sec_lane4->int_ctrl_mem[14] = 0xfd9b1038
&srds_cmplx_sec_lane4->int_ctrl_mem[15] = 0xfd9b103c
&srds_cmplx_sec_lane4->int_ctrl_mem[16] = 0xfd9b1040
&srds_cmplx_sec_lane4->int_ctrl_mem[17] = 0xfd9b1044
&srds_cmplx_sec_lane4->int_ctrl_mem[18] = 0xfd9b1048
&srds_cmplx_sec_lane4->int_ctrl_mem[19] = 0xfd9b104c
&srds_cmplx_sec_lane4->int_ctrl_mem[20] = 0xfd9b1050
&srds_cmplx_sec_lane4->int_ctrl_mem[21] = 0xfd9b1054
&srds_cmplx_sec_lane4->int_ctrl_mem[22] = 0xfd9b1058
&srds_cmplx_sec_lane4->int_ctrl_mem[23] = 0xfd9b105c
&srds_cmplx_sec_lane4->int_ctrl_mem[24] = 0xfd9b1060
&srds_cmplx_sec_lane4->int_ctrl_mem[25] = 0xfd9b1064
&srds_cmplx_sec_lane4->int_ctrl_mem[26] = 0xfd9b1068
&srds_cmplx_sec_lane4->int_ctrl_mem[27] = 0xfd9b106c
&srds_cmplx_sec_lane4->int_ctrl_mem[28] = 0xfd9b1070
&srds_cmplx_sec_lane4->int_ctrl_mem[29] = 0xfd9b1074
&srds_cmplx_sec_lane4->int_ctrl_mem[30] = 0xfd9b1078
&srds_cmplx_sec_lane4->int_ctrl_mem[31] = 0xfd9b107c
&srds_cmplx_sec_lane4->int_ctrl_mem[32] = 0xfd9b1080
&srds_cmplx_sec_lane4->int_ctrl_mem[33] = 0xfd9b1084
&srds_cmplx_sec_lane4->int_ctrl_mem[34] = 0xfd9b1088
&srds_cmplx_sec_lane4->int_ctrl_mem[35] = 0xfd9b108c
&srds_cmplx_sec_lane4->int_ctrl_mem[36] = 0xfd9b1090
&srds_cmplx_sec_lane4->int_ctrl_mem[37] = 0xfd9b1094
&srds_cmplx_sec_lane4->int_ctrl_mem[38] = 0xfd9b1098
&srds_cmplx_sec_lane4->int_ctrl_mem[39] = 0xfd9b109c
&srds_cmplx_sec_lane4->int_ctrl_mem[40] = 0xfd9b10a0
&srds_cmplx_sec_lane4->int_ctrl_mem[41] = 0xfd9b10a4
&srds_cmplx_sec_lane4->int_ctrl_mem[42] = 0xfd9b10a8
&srds_cmplx_sec_lane4->int_ctrl_mem[43] = 0xfd9b10ac
&srds_cmplx_sec_lane4->int_ctrl_mem[44] = 0xfd9b10b0
&srds_cmplx_sec_lane4->int_ctrl_mem[45] = 0xfd9b10b4
&srds_cmplx_sec_lane4->int_ctrl_mem[46] = 0xfd9b10b8
&srds_cmplx_sec_lane4->int_ctrl_mem[47] = 0xfd9b10bc
&srds_cmplx_sec_lane4->int_ctrl_mem[48] = 0xfd9b10c0
&srds_cmplx_sec_lane4->int_ctrl_mem[49] = 0xfd9b10c4
&srds_cmplx_sec_lane4->int_ctrl_mem[50] = 0xfd9b10c8
&srds_cmplx_sec_lane4->int_ctrl_mem[51] = 0xfd9b10cc
&srds_cmplx_sec_lane4->int_ctrl_mem[52] = 0xfd9b10d0
&srds_cmplx_sec_lane4->int_ctrl_mem[53] = 0xfd9b10d4
&srds_cmplx_sec_lane4->int_ctrl_mem[54] = 0xfd9b10d8
&srds_cmplx_sec_lane4->int_ctrl_mem[55] = 0xfd9b10dc
&srds_cmplx_sec_lane4->int_ctrl_mem[56] = 0xfd9b10e0
&srds_cmplx_sec_lane4->int_ctrl_mem[57] = 0xfd9b10e4
&srds_cmplx_sec_lane4->int_ctrl_mem[58] = 0xfd9b10e8
&srds_cmplx_sec_lane4->int_ctrl_mem[59] = 0xfd9b10ec
&srds_cmplx_sec_lane4->int_ctrl_mem[60] = 0xfd9b10f0
&srds_cmplx_sec_lane4->int_ctrl_mem[61] = 0xfd9b10f4
&srds_cmplx_sec_lane4->int_ctrl_mem[62] = 0xfd9b10f8
&srds_cmplx_sec_lane4->int_ctrl_mem[63] = 0xfd9b10fc
&srds_cmplx_sec_lane4->gen.version = 0xfd9b1100
&srds_cmplx_sec_lane4->gen.cntl = 0xfd9b1110
&srds_cmplx_sec_lane4->gen.i_core_interrupt = 0xfd9b1120
&srds_cmplx_sec_lane4->gen.i_core_interrupt_res = 0xfd9b1124
&srds_cmplx_sec_lane4->gen.status = 0xfd9b1128
&srds_cmplx_sec_lane4->gen.core_to_cntl = 0xfd9b1130
&srds_cmplx_sec_lane4->gen.tx_override = 0xfd9b1134
&srds_cmplx_sec_lane4->gen.dbg_rdy_lat_low = 0xfd9b1138
&srds_cmplx_sec_lane4->ctl[0].sw_scratch = 0xfd9b1210
&srds_cmplx_sec_lane4->ctl[1].sw_scratch = 0xfd9b1230
&srds_cmplx_sec_lane4->fsm[0].set = 0xfd9b1240
&srds_cmplx_sec_lane4->fsm[0].scnd_set = 0xfd9b1244
&srds_cmplx_sec_lane4->fsm[0].scnd = 0xfd9b1248
&srds_cmplx_sec_lane4->fsm[1].set = 0xfd9b1250
&srds_cmplx_sec_lane4->fsm[1].scnd_set = 0xfd9b1254
&srds_cmplx_sec_lane4->fsm[1].scnd = 0xfd9b1258
&srds_cmplx_sec_lane4->fsm[2].set = 0xfd9b1260
&srds_cmplx_sec_lane4->fsm[2].scnd_set = 0xfd9b1264
&srds_cmplx_sec_lane4->fsm[2].scnd = 0xfd9b1268
&srds_cmplx_sec_lane4->fsm[3].set = 0xfd9b1270
&srds_cmplx_sec_lane4->fsm[3].scnd_set = 0xfd9b1274
&srds_cmplx_sec_lane4->fsm[3].scnd = 0xfd9b1278
&srds_cmplx_sec_lane4->fsm[4].set = 0xfd9b1280
&srds_cmplx_sec_lane4->fsm[4].scnd_set = 0xfd9b1284
&srds_cmplx_sec_lane4->fsm[4].scnd = 0xfd9b1288
&srds_cmplx_sec_lane4->fsm[5].set = 0xfd9b1290
&srds_cmplx_sec_lane4->fsm[5].scnd_set = 0xfd9b1294
&srds_cmplx_sec_lane4->fsm[5].scnd = 0xfd9b1298
&srds_cmplx_sec_lane4->fsm[6].set = 0xfd9b12a0
&srds_cmplx_sec_lane4->fsm[6].scnd_set = 0xfd9b12a4
&srds_cmplx_sec_lane4->fsm[6].scnd = 0xfd9b12a8
&srds_cmplx_sec_lane4->fsm[7].set = 0xfd9b12b0
&srds_cmplx_sec_lane4->fsm[7].scnd_set = 0xfd9b12b4
&srds_cmplx_sec_lane4->fsm[7].scnd = 0xfd9b12b8
&srds_cmplx_sec_lane4->fsm[8].set = 0xfd9b12c0
&srds_cmplx_sec_lane4->fsm[8].scnd_set = 0xfd9b12c4
&srds_cmplx_sec_lane4->fsm[8].scnd = 0xfd9b12c8
&srds_cmplx_sec_lane4->fsm[9].set = 0xfd9b12d0
&srds_cmplx_sec_lane4->fsm[9].scnd_set = 0xfd9b12d4
&srds_cmplx_sec_lane4->fsm[9].scnd = 0xfd9b12d8
&srds_cmplx_sec_lane4->fsm[10].set = 0xfd9b12e0
&srds_cmplx_sec_lane4->fsm[10].scnd_set = 0xfd9b12e4
&srds_cmplx_sec_lane4->fsm[10].scnd = 0xfd9b12e8
&srds_cmplx_sec_lane4->fsm[11].set = 0xfd9b12f0
&srds_cmplx_sec_lane4->fsm[11].scnd_set = 0xfd9b12f4
&srds_cmplx_sec_lane4->fsm[11].scnd = 0xfd9b12f8
&srds_cmplx_sec_lane4->fsm[12].set = 0xfd9b1300
&srds_cmplx_sec_lane4->fsm[12].scnd_set = 0xfd9b1304
&srds_cmplx_sec_lane4->fsm[12].scnd = 0xfd9b1308
&srds_cmplx_sec_lane4->fsm[13].set = 0xfd9b1310
&srds_cmplx_sec_lane4->fsm[13].scnd_set = 0xfd9b1314
&srds_cmplx_sec_lane4->fsm[13].scnd = 0xfd9b1318
&srds_cmplx_sec_lane4->fsm[14].set = 0xfd9b1320
&srds_cmplx_sec_lane4->fsm[14].scnd_set = 0xfd9b1324
&srds_cmplx_sec_lane4->fsm[14].scnd = 0xfd9b1328
&srds_cmplx_sec_lane4->fsm[15].set = 0xfd9b1330
&srds_cmplx_sec_lane4->fsm[15].scnd_set = 0xfd9b1334
&srds_cmplx_sec_lane4->fsm[15].scnd = 0xfd9b1338
&srds_cmplx_sec_lane4->pcie.cfg = 0xfd9b1340
&srds_cmplx_sec_lane4->core.stat = 0xfd9b1360
&srds_cmplx_sec_lane4->eth.postdiv = 0xfd9b1370
&srds_cmplx_sec_lane4->eth.pdiv_msb = 0xfd9b1374
&srds_cmplx_sec_lane4->eth.pdiv_lsb = 0xfd9b1378
&srds_cmplx_sec_lane4->comma.det = 0xfd9b1380
&srds_cmplx_sec_lane4->sata.conf = 0xfd9b1390
&srds_cmplx_sec_lane4->spico.mem = 0xfd9b13a0
&srds_cmplx_sec_lane5->int_ctrl_mem[0] = 0xfd9b1400
&srds_cmplx_sec_lane5->int_ctrl_mem[1] = 0xfd9b1404
&srds_cmplx_sec_lane5->int_ctrl_mem[2] = 0xfd9b1408
&srds_cmplx_sec_lane5->int_ctrl_mem[3] = 0xfd9b140c
&srds_cmplx_sec_lane5->int_ctrl_mem[4] = 0xfd9b1410
&srds_cmplx_sec_lane5->int_ctrl_mem[5] = 0xfd9b1414
&srds_cmplx_sec_lane5->int_ctrl_mem[6] = 0xfd9b1418
&srds_cmplx_sec_lane5->int_ctrl_mem[7] = 0xfd9b141c
&srds_cmplx_sec_lane5->int_ctrl_mem[8] = 0xfd9b1420
&srds_cmplx_sec_lane5->int_ctrl_mem[9] = 0xfd9b1424
&srds_cmplx_sec_lane5->int_ctrl_mem[10] = 0xfd9b1428
&srds_cmplx_sec_lane5->int_ctrl_mem[11] = 0xfd9b142c
&srds_cmplx_sec_lane5->int_ctrl_mem[12] = 0xfd9b1430
&srds_cmplx_sec_lane5->int_ctrl_mem[13] = 0xfd9b1434
&srds_cmplx_sec_lane5->int_ctrl_mem[14] = 0xfd9b1438
&srds_cmplx_sec_lane5->int_ctrl_mem[15] = 0xfd9b143c
&srds_cmplx_sec_lane5->int_ctrl_mem[16] = 0xfd9b1440
&srds_cmplx_sec_lane5->int_ctrl_mem[17] = 0xfd9b1444
&srds_cmplx_sec_lane5->int_ctrl_mem[18] = 0xfd9b1448
&srds_cmplx_sec_lane5->int_ctrl_mem[19] = 0xfd9b144c
&srds_cmplx_sec_lane5->int_ctrl_mem[20] = 0xfd9b1450
&srds_cmplx_sec_lane5->int_ctrl_mem[21] = 0xfd9b1454
&srds_cmplx_sec_lane5->int_ctrl_mem[22] = 0xfd9b1458
&srds_cmplx_sec_lane5->int_ctrl_mem[23] = 0xfd9b145c
&srds_cmplx_sec_lane5->int_ctrl_mem[24] = 0xfd9b1460
&srds_cmplx_sec_lane5->int_ctrl_mem[25] = 0xfd9b1464
&srds_cmplx_sec_lane5->int_ctrl_mem[26] = 0xfd9b1468
&srds_cmplx_sec_lane5->int_ctrl_mem[27] = 0xfd9b146c
&srds_cmplx_sec_lane5->int_ctrl_mem[28] = 0xfd9b1470
&srds_cmplx_sec_lane5->int_ctrl_mem[29] = 0xfd9b1474
&srds_cmplx_sec_lane5->int_ctrl_mem[30] = 0xfd9b1478
&srds_cmplx_sec_lane5->int_ctrl_mem[31] = 0xfd9b147c
&srds_cmplx_sec_lane5->int_ctrl_mem[32] = 0xfd9b1480
&srds_cmplx_sec_lane5->int_ctrl_mem[33] = 0xfd9b1484
&srds_cmplx_sec_lane5->int_ctrl_mem[34] = 0xfd9b1488
&srds_cmplx_sec_lane5->int_ctrl_mem[35] = 0xfd9b148c
&srds_cmplx_sec_lane5->int_ctrl_mem[36] = 0xfd9b1490
&srds_cmplx_sec_lane5->int_ctrl_mem[37] = 0xfd9b1494
&srds_cmplx_sec_lane5->int_ctrl_mem[38] = 0xfd9b1498
&srds_cmplx_sec_lane5->int_ctrl_mem[39] = 0xfd9b149c
&srds_cmplx_sec_lane5->int_ctrl_mem[40] = 0xfd9b14a0
&srds_cmplx_sec_lane5->int_ctrl_mem[41] = 0xfd9b14a4
&srds_cmplx_sec_lane5->int_ctrl_mem[42] = 0xfd9b14a8
&srds_cmplx_sec_lane5->int_ctrl_mem[43] = 0xfd9b14ac
&srds_cmplx_sec_lane5->int_ctrl_mem[44] = 0xfd9b14b0
&srds_cmplx_sec_lane5->int_ctrl_mem[45] = 0xfd9b14b4
&srds_cmplx_sec_lane5->int_ctrl_mem[46] = 0xfd9b14b8
&srds_cmplx_sec_lane5->int_ctrl_mem[47] = 0xfd9b14bc
&srds_cmplx_sec_lane5->int_ctrl_mem[48] = 0xfd9b14c0
&srds_cmplx_sec_lane5->int_ctrl_mem[49] = 0xfd9b14c4
&srds_cmplx_sec_lane5->int_ctrl_mem[50] = 0xfd9b14c8
&srds_cmplx_sec_lane5->int_ctrl_mem[51] = 0xfd9b14cc
&srds_cmplx_sec_lane5->int_ctrl_mem[52] = 0xfd9b14d0
&srds_cmplx_sec_lane5->int_ctrl_mem[53] = 0xfd9b14d4
&srds_cmplx_sec_lane5->int_ctrl_mem[54] = 0xfd9b14d8
&srds_cmplx_sec_lane5->int_ctrl_mem[55] = 0xfd9b14dc
&srds_cmplx_sec_lane5->int_ctrl_mem[56] = 0xfd9b14e0
&srds_cmplx_sec_lane5->int_ctrl_mem[57] = 0xfd9b14e4
&srds_cmplx_sec_lane5->int_ctrl_mem[58] = 0xfd9b14e8
&srds_cmplx_sec_lane5->int_ctrl_mem[59] = 0xfd9b14ec
&srds_cmplx_sec_lane5->int_ctrl_mem[60] = 0xfd9b14f0
&srds_cmplx_sec_lane5->int_ctrl_mem[61] = 0xfd9b14f4
&srds_cmplx_sec_lane5->int_ctrl_mem[62] = 0xfd9b14f8
&srds_cmplx_sec_lane5->int_ctrl_mem[63] = 0xfd9b14fc
&srds_cmplx_sec_lane5->gen.version = 0xfd9b1500
&srds_cmplx_sec_lane5->gen.cntl = 0xfd9b1510
&srds_cmplx_sec_lane5->gen.i_core_interrupt = 0xfd9b1520
&srds_cmplx_sec_lane5->gen.i_core_interrupt_res = 0xfd9b1524
&srds_cmplx_sec_lane5->gen.status = 0xfd9b1528
&srds_cmplx_sec_lane5->gen.core_to_cntl = 0xfd9b1530
&srds_cmplx_sec_lane5->gen.tx_override = 0xfd9b1534
&srds_cmplx_sec_lane5->gen.dbg_rdy_lat_low = 0xfd9b1538
&srds_cmplx_sec_lane5->ctl[0].sw_scratch = 0xfd9b1610
&srds_cmplx_sec_lane5->ctl[1].sw_scratch = 0xfd9b1630
&srds_cmplx_sec_lane5->fsm[0].set = 0xfd9b1640
&srds_cmplx_sec_lane5->fsm[0].scnd_set = 0xfd9b1644
&srds_cmplx_sec_lane5->fsm[0].scnd = 0xfd9b1648
&srds_cmplx_sec_lane5->fsm[1].set = 0xfd9b1650
&srds_cmplx_sec_lane5->fsm[1].scnd_set = 0xfd9b1654
&srds_cmplx_sec_lane5->fsm[1].scnd = 0xfd9b1658
&srds_cmplx_sec_lane5->fsm[2].set = 0xfd9b1660
&srds_cmplx_sec_lane5->fsm[2].scnd_set = 0xfd9b1664
&srds_cmplx_sec_lane5->fsm[2].scnd = 0xfd9b1668
&srds_cmplx_sec_lane5->fsm[3].set = 0xfd9b1670
&srds_cmplx_sec_lane5->fsm[3].scnd_set = 0xfd9b1674
&srds_cmplx_sec_lane5->fsm[3].scnd = 0xfd9b1678
&srds_cmplx_sec_lane5->fsm[4].set = 0xfd9b1680
&srds_cmplx_sec_lane5->fsm[4].scnd_set = 0xfd9b1684
&srds_cmplx_sec_lane5->fsm[4].scnd = 0xfd9b1688
&srds_cmplx_sec_lane5->fsm[5].set = 0xfd9b1690
&srds_cmplx_sec_lane5->fsm[5].scnd_set = 0xfd9b1694
&srds_cmplx_sec_lane5->fsm[5].scnd = 0xfd9b1698
&srds_cmplx_sec_lane5->fsm[6].set = 0xfd9b16a0
&srds_cmplx_sec_lane5->fsm[6].scnd_set = 0xfd9b16a4
&srds_cmplx_sec_lane5->fsm[6].scnd = 0xfd9b16a8
&srds_cmplx_sec_lane5->fsm[7].set = 0xfd9b16b0
&srds_cmplx_sec_lane5->fsm[7].scnd_set = 0xfd9b16b4
&srds_cmplx_sec_lane5->fsm[7].scnd = 0xfd9b16b8
&srds_cmplx_sec_lane5->fsm[8].set = 0xfd9b16c0
&srds_cmplx_sec_lane5->fsm[8].scnd_set = 0xfd9b16c4
&srds_cmplx_sec_lane5->fsm[8].scnd = 0xfd9b16c8
&srds_cmplx_sec_lane5->fsm[9].set = 0xfd9b16d0
&srds_cmplx_sec_lane5->fsm[9].scnd_set = 0xfd9b16d4
&srds_cmplx_sec_lane5->fsm[9].scnd = 0xfd9b16d8
&srds_cmplx_sec_lane5->fsm[10].set = 0xfd9b16e0
&srds_cmplx_sec_lane5->fsm[10].scnd_set = 0xfd9b16e4
&srds_cmplx_sec_lane5->fsm[10].scnd = 0xfd9b16e8
&srds_cmplx_sec_lane5->fsm[11].set = 0xfd9b16f0
&srds_cmplx_sec_lane5->fsm[11].scnd_set = 0xfd9b16f4
&srds_cmplx_sec_lane5->fsm[11].scnd = 0xfd9b16f8
&srds_cmplx_sec_lane5->fsm[12].set = 0xfd9b1700
&srds_cmplx_sec_lane5->fsm[12].scnd_set = 0xfd9b1704
&srds_cmplx_sec_lane5->fsm[12].scnd = 0xfd9b1708
&srds_cmplx_sec_lane5->fsm[13].set = 0xfd9b1710
&srds_cmplx_sec_lane5->fsm[13].scnd_set = 0xfd9b1714
&srds_cmplx_sec_lane5->fsm[13].scnd = 0xfd9b1718
&srds_cmplx_sec_lane5->fsm[14].set = 0xfd9b1720
&srds_cmplx_sec_lane5->fsm[14].scnd_set = 0xfd9b1724
&srds_cmplx_sec_lane5->fsm[14].scnd = 0xfd9b1728
&srds_cmplx_sec_lane5->fsm[15].set = 0xfd9b1730
&srds_cmplx_sec_lane5->fsm[15].scnd_set = 0xfd9b1734
&srds_cmplx_sec_lane5->fsm[15].scnd = 0xfd9b1738
&srds_cmplx_sec_lane5->pcie.cfg = 0xfd9b1740
&srds_cmplx_sec_lane5->core.stat = 0xfd9b1760
&srds_cmplx_sec_lane5->eth.postdiv = 0xfd9b1770
&srds_cmplx_sec_lane5->eth.pdiv_msb = 0xfd9b1774
&srds_cmplx_sec_lane5->eth.pdiv_lsb = 0xfd9b1778
&srds_cmplx_sec_lane5->comma.det = 0xfd9b1780
&srds_cmplx_sec_lane5->sata.conf = 0xfd9b1790
&srds_cmplx_sec_lane5->spico.mem = 0xfd9b17a0
&srds_cmplx_sec_lane6->int_ctrl_mem[0] = 0xfd9b1800
&srds_cmplx_sec_lane6->int_ctrl_mem[1] = 0xfd9b1804
&srds_cmplx_sec_lane6->int_ctrl_mem[2] = 0xfd9b1808
&srds_cmplx_sec_lane6->int_ctrl_mem[3] = 0xfd9b180c
&srds_cmplx_sec_lane6->int_ctrl_mem[4] = 0xfd9b1810
&srds_cmplx_sec_lane6->int_ctrl_mem[5] = 0xfd9b1814
&srds_cmplx_sec_lane6->int_ctrl_mem[6] = 0xfd9b1818
&srds_cmplx_sec_lane6->int_ctrl_mem[7] = 0xfd9b181c
&srds_cmplx_sec_lane6->int_ctrl_mem[8] = 0xfd9b1820
&srds_cmplx_sec_lane6->int_ctrl_mem[9] = 0xfd9b1824
&srds_cmplx_sec_lane6->int_ctrl_mem[10] = 0xfd9b1828
&srds_cmplx_sec_lane6->int_ctrl_mem[11] = 0xfd9b182c
&srds_cmplx_sec_lane6->int_ctrl_mem[12] = 0xfd9b1830
&srds_cmplx_sec_lane6->int_ctrl_mem[13] = 0xfd9b1834
&srds_cmplx_sec_lane6->int_ctrl_mem[14] = 0xfd9b1838
&srds_cmplx_sec_lane6->int_ctrl_mem[15] = 0xfd9b183c
&srds_cmplx_sec_lane6->int_ctrl_mem[16] = 0xfd9b1840
&srds_cmplx_sec_lane6->int_ctrl_mem[17] = 0xfd9b1844
&srds_cmplx_sec_lane6->int_ctrl_mem[18] = 0xfd9b1848
&srds_cmplx_sec_lane6->int_ctrl_mem[19] = 0xfd9b184c
&srds_cmplx_sec_lane6->int_ctrl_mem[20] = 0xfd9b1850
&srds_cmplx_sec_lane6->int_ctrl_mem[21] = 0xfd9b1854
&srds_cmplx_sec_lane6->int_ctrl_mem[22] = 0xfd9b1858
&srds_cmplx_sec_lane6->int_ctrl_mem[23] = 0xfd9b185c
&srds_cmplx_sec_lane6->int_ctrl_mem[24] = 0xfd9b1860
&srds_cmplx_sec_lane6->int_ctrl_mem[25] = 0xfd9b1864
&srds_cmplx_sec_lane6->int_ctrl_mem[26] = 0xfd9b1868
&srds_cmplx_sec_lane6->int_ctrl_mem[27] = 0xfd9b186c
&srds_cmplx_sec_lane6->int_ctrl_mem[28] = 0xfd9b1870
&srds_cmplx_sec_lane6->int_ctrl_mem[29] = 0xfd9b1874
&srds_cmplx_sec_lane6->int_ctrl_mem[30] = 0xfd9b1878
&srds_cmplx_sec_lane6->int_ctrl_mem[31] = 0xfd9b187c
&srds_cmplx_sec_lane6->int_ctrl_mem[32] = 0xfd9b1880
&srds_cmplx_sec_lane6->int_ctrl_mem[33] = 0xfd9b1884
&srds_cmplx_sec_lane6->int_ctrl_mem[34] = 0xfd9b1888
&srds_cmplx_sec_lane6->int_ctrl_mem[35] = 0xfd9b188c
&srds_cmplx_sec_lane6->int_ctrl_mem[36] = 0xfd9b1890
&srds_cmplx_sec_lane6->int_ctrl_mem[37] = 0xfd9b1894
&srds_cmplx_sec_lane6->int_ctrl_mem[38] = 0xfd9b1898
&srds_cmplx_sec_lane6->int_ctrl_mem[39] = 0xfd9b189c
&srds_cmplx_sec_lane6->int_ctrl_mem[40] = 0xfd9b18a0
&srds_cmplx_sec_lane6->int_ctrl_mem[41] = 0xfd9b18a4
&srds_cmplx_sec_lane6->int_ctrl_mem[42] = 0xfd9b18a8
&srds_cmplx_sec_lane6->int_ctrl_mem[43] = 0xfd9b18ac
&srds_cmplx_sec_lane6->int_ctrl_mem[44] = 0xfd9b18b0
&srds_cmplx_sec_lane6->int_ctrl_mem[45] = 0xfd9b18b4
&srds_cmplx_sec_lane6->int_ctrl_mem[46] = 0xfd9b18b8
&srds_cmplx_sec_lane6->int_ctrl_mem[47] = 0xfd9b18bc
&srds_cmplx_sec_lane6->int_ctrl_mem[48] = 0xfd9b18c0
&srds_cmplx_sec_lane6->int_ctrl_mem[49] = 0xfd9b18c4
&srds_cmplx_sec_lane6->int_ctrl_mem[50] = 0xfd9b18c8
&srds_cmplx_sec_lane6->int_ctrl_mem[51] = 0xfd9b18cc
&srds_cmplx_sec_lane6->int_ctrl_mem[52] = 0xfd9b18d0
&srds_cmplx_sec_lane6->int_ctrl_mem[53] = 0xfd9b18d4
&srds_cmplx_sec_lane6->int_ctrl_mem[54] = 0xfd9b18d8
&srds_cmplx_sec_lane6->int_ctrl_mem[55] = 0xfd9b18dc
&srds_cmplx_sec_lane6->int_ctrl_mem[56] = 0xfd9b18e0
&srds_cmplx_sec_lane6->int_ctrl_mem[57] = 0xfd9b18e4
&srds_cmplx_sec_lane6->int_ctrl_mem[58] = 0xfd9b18e8
&srds_cmplx_sec_lane6->int_ctrl_mem[59] = 0xfd9b18ec
&srds_cmplx_sec_lane6->int_ctrl_mem[60] = 0xfd9b18f0
&srds_cmplx_sec_lane6->int_ctrl_mem[61] = 0xfd9b18f4
&srds_cmplx_sec_lane6->int_ctrl_mem[62] = 0xfd9b18f8
&srds_cmplx_sec_lane6->int_ctrl_mem[63] = 0xfd9b18fc
&srds_cmplx_sec_lane6->gen.version = 0xfd9b1900
&srds_cmplx_sec_lane6->gen.cntl = 0xfd9b1910
&srds_cmplx_sec_lane6->gen.i_core_interrupt = 0xfd9b1920
&srds_cmplx_sec_lane6->gen.i_core_interrupt_res = 0xfd9b1924
&srds_cmplx_sec_lane6->gen.status = 0xfd9b1928
&srds_cmplx_sec_lane6->gen.core_to_cntl = 0xfd9b1930
&srds_cmplx_sec_lane6->gen.tx_override = 0xfd9b1934
&srds_cmplx_sec_lane6->gen.dbg_rdy_lat_low = 0xfd9b1938
&srds_cmplx_sec_lane6->ctl[0].sw_scratch = 0xfd9b1a10
&srds_cmplx_sec_lane6->ctl[1].sw_scratch = 0xfd9b1a30
&srds_cmplx_sec_lane6->fsm[0].set = 0xfd9b1a40
&srds_cmplx_sec_lane6->fsm[0].scnd_set = 0xfd9b1a44
&srds_cmplx_sec_lane6->fsm[0].scnd = 0xfd9b1a48
&srds_cmplx_sec_lane6->fsm[1].set = 0xfd9b1a50
&srds_cmplx_sec_lane6->fsm[1].scnd_set = 0xfd9b1a54
&srds_cmplx_sec_lane6->fsm[1].scnd = 0xfd9b1a58
&srds_cmplx_sec_lane6->fsm[2].set = 0xfd9b1a60
&srds_cmplx_sec_lane6->fsm[2].scnd_set = 0xfd9b1a64
&srds_cmplx_sec_lane6->fsm[2].scnd = 0xfd9b1a68
&srds_cmplx_sec_lane6->fsm[3].set = 0xfd9b1a70
&srds_cmplx_sec_lane6->fsm[3].scnd_set = 0xfd9b1a74
&srds_cmplx_sec_lane6->fsm[3].scnd = 0xfd9b1a78
&srds_cmplx_sec_lane6->fsm[4].set = 0xfd9b1a80
&srds_cmplx_sec_lane6->fsm[4].scnd_set = 0xfd9b1a84
&srds_cmplx_sec_lane6->fsm[4].scnd = 0xfd9b1a88
&srds_cmplx_sec_lane6->fsm[5].set = 0xfd9b1a90
&srds_cmplx_sec_lane6->fsm[5].scnd_set = 0xfd9b1a94
&srds_cmplx_sec_lane6->fsm[5].scnd = 0xfd9b1a98
&srds_cmplx_sec_lane6->fsm[6].set = 0xfd9b1aa0
&srds_cmplx_sec_lane6->fsm[6].scnd_set = 0xfd9b1aa4
&srds_cmplx_sec_lane6->fsm[6].scnd = 0xfd9b1aa8
&srds_cmplx_sec_lane6->fsm[7].set = 0xfd9b1ab0
&srds_cmplx_sec_lane6->fsm[7].scnd_set = 0xfd9b1ab4
&srds_cmplx_sec_lane6->fsm[7].scnd = 0xfd9b1ab8
&srds_cmplx_sec_lane6->fsm[8].set = 0xfd9b1ac0
&srds_cmplx_sec_lane6->fsm[8].scnd_set = 0xfd9b1ac4
&srds_cmplx_sec_lane6->fsm[8].scnd = 0xfd9b1ac8
&srds_cmplx_sec_lane6->fsm[9].set = 0xfd9b1ad0
&srds_cmplx_sec_lane6->fsm[9].scnd_set = 0xfd9b1ad4
&srds_cmplx_sec_lane6->fsm[9].scnd = 0xfd9b1ad8
&srds_cmplx_sec_lane6->fsm[10].set = 0xfd9b1ae0
&srds_cmplx_sec_lane6->fsm[10].scnd_set = 0xfd9b1ae4
&srds_cmplx_sec_lane6->fsm[10].scnd = 0xfd9b1ae8
&srds_cmplx_sec_lane6->fsm[11].set = 0xfd9b1af0
&srds_cmplx_sec_lane6->fsm[11].scnd_set = 0xfd9b1af4
&srds_cmplx_sec_lane6->fsm[11].scnd = 0xfd9b1af8
&srds_cmplx_sec_lane6->fsm[12].set = 0xfd9b1b00
&srds_cmplx_sec_lane6->fsm[12].scnd_set = 0xfd9b1b04
&srds_cmplx_sec_lane6->fsm[12].scnd = 0xfd9b1b08
&srds_cmplx_sec_lane6->fsm[13].set = 0xfd9b1b10
&srds_cmplx_sec_lane6->fsm[13].scnd_set = 0xfd9b1b14
&srds_cmplx_sec_lane6->fsm[13].scnd = 0xfd9b1b18
&srds_cmplx_sec_lane6->fsm[14].set = 0xfd9b1b20
&srds_cmplx_sec_lane6->fsm[14].scnd_set = 0xfd9b1b24
&srds_cmplx_sec_lane6->fsm[14].scnd = 0xfd9b1b28
&srds_cmplx_sec_lane6->fsm[15].set = 0xfd9b1b30
&srds_cmplx_sec_lane6->fsm[15].scnd_set = 0xfd9b1b34
&srds_cmplx_sec_lane6->fsm[15].scnd = 0xfd9b1b38
&srds_cmplx_sec_lane6->pcie.cfg = 0xfd9b1b40
&srds_cmplx_sec_lane6->core.stat = 0xfd9b1b60
&srds_cmplx_sec_lane6->eth.postdiv = 0xfd9b1b70
&srds_cmplx_sec_lane6->eth.pdiv_msb = 0xfd9b1b74
&srds_cmplx_sec_lane6->eth.pdiv_lsb = 0xfd9b1b78
&srds_cmplx_sec_lane6->comma.det = 0xfd9b1b80
&srds_cmplx_sec_lane6->sata.conf = 0xfd9b1b90
&srds_cmplx_sec_lane6->spico.mem = 0xfd9b1ba0
&srds_cmplx_sec_lane7->int_ctrl_mem[0] = 0xfd9b1c00
&srds_cmplx_sec_lane7->int_ctrl_mem[1] = 0xfd9b1c04
&srds_cmplx_sec_lane7->int_ctrl_mem[2] = 0xfd9b1c08
&srds_cmplx_sec_lane7->int_ctrl_mem[3] = 0xfd9b1c0c
&srds_cmplx_sec_lane7->int_ctrl_mem[4] = 0xfd9b1c10
&srds_cmplx_sec_lane7->int_ctrl_mem[5] = 0xfd9b1c14
&srds_cmplx_sec_lane7->int_ctrl_mem[6] = 0xfd9b1c18
&srds_cmplx_sec_lane7->int_ctrl_mem[7] = 0xfd9b1c1c
&srds_cmplx_sec_lane7->int_ctrl_mem[8] = 0xfd9b1c20
&srds_cmplx_sec_lane7->int_ctrl_mem[9] = 0xfd9b1c24
&srds_cmplx_sec_lane7->int_ctrl_mem[10] = 0xfd9b1c28
&srds_cmplx_sec_lane7->int_ctrl_mem[11] = 0xfd9b1c2c
&srds_cmplx_sec_lane7->int_ctrl_mem[12] = 0xfd9b1c30
&srds_cmplx_sec_lane7->int_ctrl_mem[13] = 0xfd9b1c34
&srds_cmplx_sec_lane7->int_ctrl_mem[14] = 0xfd9b1c38
&srds_cmplx_sec_lane7->int_ctrl_mem[15] = 0xfd9b1c3c
&srds_cmplx_sec_lane7->int_ctrl_mem[16] = 0xfd9b1c40
&srds_cmplx_sec_lane7->int_ctrl_mem[17] = 0xfd9b1c44
&srds_cmplx_sec_lane7->int_ctrl_mem[18] = 0xfd9b1c48
&srds_cmplx_sec_lane7->int_ctrl_mem[19] = 0xfd9b1c4c
&srds_cmplx_sec_lane7->int_ctrl_mem[20] = 0xfd9b1c50
&srds_cmplx_sec_lane7->int_ctrl_mem[21] = 0xfd9b1c54
&srds_cmplx_sec_lane7->int_ctrl_mem[22] = 0xfd9b1c58
&srds_cmplx_sec_lane7->int_ctrl_mem[23] = 0xfd9b1c5c
&srds_cmplx_sec_lane7->int_ctrl_mem[24] = 0xfd9b1c60
&srds_cmplx_sec_lane7->int_ctrl_mem[25] = 0xfd9b1c64
&srds_cmplx_sec_lane7->int_ctrl_mem[26] = 0xfd9b1c68
&srds_cmplx_sec_lane7->int_ctrl_mem[27] = 0xfd9b1c6c
&srds_cmplx_sec_lane7->int_ctrl_mem[28] = 0xfd9b1c70
&srds_cmplx_sec_lane7->int_ctrl_mem[29] = 0xfd9b1c74
&srds_cmplx_sec_lane7->int_ctrl_mem[30] = 0xfd9b1c78
&srds_cmplx_sec_lane7->int_ctrl_mem[31] = 0xfd9b1c7c
&srds_cmplx_sec_lane7->int_ctrl_mem[32] = 0xfd9b1c80
&srds_cmplx_sec_lane7->int_ctrl_mem[33] = 0xfd9b1c84
&srds_cmplx_sec_lane7->int_ctrl_mem[34] = 0xfd9b1c88
&srds_cmplx_sec_lane7->int_ctrl_mem[35] = 0xfd9b1c8c
&srds_cmplx_sec_lane7->int_ctrl_mem[36] = 0xfd9b1c90
&srds_cmplx_sec_lane7->int_ctrl_mem[37] = 0xfd9b1c94
&srds_cmplx_sec_lane7->int_ctrl_mem[38] = 0xfd9b1c98
&srds_cmplx_sec_lane7->int_ctrl_mem[39] = 0xfd9b1c9c
&srds_cmplx_sec_lane7->int_ctrl_mem[40] = 0xfd9b1ca0
&srds_cmplx_sec_lane7->int_ctrl_mem[41] = 0xfd9b1ca4
&srds_cmplx_sec_lane7->int_ctrl_mem[42] = 0xfd9b1ca8
&srds_cmplx_sec_lane7->int_ctrl_mem[43] = 0xfd9b1cac
&srds_cmplx_sec_lane7->int_ctrl_mem[44] = 0xfd9b1cb0
&srds_cmplx_sec_lane7->int_ctrl_mem[45] = 0xfd9b1cb4
&srds_cmplx_sec_lane7->int_ctrl_mem[46] = 0xfd9b1cb8
&srds_cmplx_sec_lane7->int_ctrl_mem[47] = 0xfd9b1cbc
&srds_cmplx_sec_lane7->int_ctrl_mem[48] = 0xfd9b1cc0
&srds_cmplx_sec_lane7->int_ctrl_mem[49] = 0xfd9b1cc4
&srds_cmplx_sec_lane7->int_ctrl_mem[50] = 0xfd9b1cc8
&srds_cmplx_sec_lane7->int_ctrl_mem[51] = 0xfd9b1ccc
&srds_cmplx_sec_lane7->int_ctrl_mem[52] = 0xfd9b1cd0
&srds_cmplx_sec_lane7->int_ctrl_mem[53] = 0xfd9b1cd4
&srds_cmplx_sec_lane7->int_ctrl_mem[54] = 0xfd9b1cd8
&srds_cmplx_sec_lane7->int_ctrl_mem[55] = 0xfd9b1cdc
&srds_cmplx_sec_lane7->int_ctrl_mem[56] = 0xfd9b1ce0
&srds_cmplx_sec_lane7->int_ctrl_mem[57] = 0xfd9b1ce4
&srds_cmplx_sec_lane7->int_ctrl_mem[58] = 0xfd9b1ce8
&srds_cmplx_sec_lane7->int_ctrl_mem[59] = 0xfd9b1cec
&srds_cmplx_sec_lane7->int_ctrl_mem[60] = 0xfd9b1cf0
&srds_cmplx_sec_lane7->int_ctrl_mem[61] = 0xfd9b1cf4
&srds_cmplx_sec_lane7->int_ctrl_mem[62] = 0xfd9b1cf8
&srds_cmplx_sec_lane7->int_ctrl_mem[63] = 0xfd9b1cfc
&srds_cmplx_sec_lane7->gen.version = 0xfd9b1d00
&srds_cmplx_sec_lane7->gen.cntl = 0xfd9b1d10
&srds_cmplx_sec_lane7->gen.i_core_interrupt = 0xfd9b1d20
&srds_cmplx_sec_lane7->gen.i_core_interrupt_res = 0xfd9b1d24
&srds_cmplx_sec_lane7->gen.status = 0xfd9b1d28
&srds_cmplx_sec_lane7->gen.core_to_cntl = 0xfd9b1d30
&srds_cmplx_sec_lane7->gen.tx_override = 0xfd9b1d34
&srds_cmplx_sec_lane7->gen.dbg_rdy_lat_low = 0xfd9b1d38
&srds_cmplx_sec_lane7->ctl[0].sw_scratch = 0xfd9b1e10
&srds_cmplx_sec_lane7->ctl[1].sw_scratch = 0xfd9b1e30
&srds_cmplx_sec_lane7->fsm[0].set = 0xfd9b1e40
&srds_cmplx_sec_lane7->fsm[0].scnd_set = 0xfd9b1e44
&srds_cmplx_sec_lane7->fsm[0].scnd = 0xfd9b1e48
&srds_cmplx_sec_lane7->fsm[1].set = 0xfd9b1e50
&srds_cmplx_sec_lane7->fsm[1].scnd_set = 0xfd9b1e54
&srds_cmplx_sec_lane7->fsm[1].scnd = 0xfd9b1e58
&srds_cmplx_sec_lane7->fsm[2].set = 0xfd9b1e60
&srds_cmplx_sec_lane7->fsm[2].scnd_set = 0xfd9b1e64
&srds_cmplx_sec_lane7->fsm[2].scnd = 0xfd9b1e68
&srds_cmplx_sec_lane7->fsm[3].set = 0xfd9b1e70
&srds_cmplx_sec_lane7->fsm[3].scnd_set = 0xfd9b1e74
&srds_cmplx_sec_lane7->fsm[3].scnd = 0xfd9b1e78
&srds_cmplx_sec_lane7->fsm[4].set = 0xfd9b1e80
&srds_cmplx_sec_lane7->fsm[4].scnd_set = 0xfd9b1e84
&srds_cmplx_sec_lane7->fsm[4].scnd = 0xfd9b1e88
&srds_cmplx_sec_lane7->fsm[5].set = 0xfd9b1e90
&srds_cmplx_sec_lane7->fsm[5].scnd_set = 0xfd9b1e94
&srds_cmplx_sec_lane7->fsm[5].scnd = 0xfd9b1e98
&srds_cmplx_sec_lane7->fsm[6].set = 0xfd9b1ea0
&srds_cmplx_sec_lane7->fsm[6].scnd_set = 0xfd9b1ea4
&srds_cmplx_sec_lane7->fsm[6].scnd = 0xfd9b1ea8
&srds_cmplx_sec_lane7->fsm[7].set = 0xfd9b1eb0
&srds_cmplx_sec_lane7->fsm[7].scnd_set = 0xfd9b1eb4
&srds_cmplx_sec_lane7->fsm[7].scnd = 0xfd9b1eb8
&srds_cmplx_sec_lane7->fsm[8].set = 0xfd9b1ec0
&srds_cmplx_sec_lane7->fsm[8].scnd_set = 0xfd9b1ec4
&srds_cmplx_sec_lane7->fsm[8].scnd = 0xfd9b1ec8
&srds_cmplx_sec_lane7->fsm[9].set = 0xfd9b1ed0
&srds_cmplx_sec_lane7->fsm[9].scnd_set = 0xfd9b1ed4
&srds_cmplx_sec_lane7->fsm[9].scnd = 0xfd9b1ed8
&srds_cmplx_sec_lane7->fsm[10].set = 0xfd9b1ee0
&srds_cmplx_sec_lane7->fsm[10].scnd_set = 0xfd9b1ee4
&srds_cmplx_sec_lane7->fsm[10].scnd = 0xfd9b1ee8
&srds_cmplx_sec_lane7->fsm[11].set = 0xfd9b1ef0
&srds_cmplx_sec_lane7->fsm[11].scnd_set = 0xfd9b1ef4
&srds_cmplx_sec_lane7->fsm[11].scnd = 0xfd9b1ef8
&srds_cmplx_sec_lane7->fsm[12].set = 0xfd9b1f00
&srds_cmplx_sec_lane7->fsm[12].scnd_set = 0xfd9b1f04
&srds_cmplx_sec_lane7->fsm[12].scnd = 0xfd9b1f08
&srds_cmplx_sec_lane7->fsm[13].set = 0xfd9b1f10
&srds_cmplx_sec_lane7->fsm[13].scnd_set = 0xfd9b1f14
&srds_cmplx_sec_lane7->fsm[13].scnd = 0xfd9b1f18
&srds_cmplx_sec_lane7->fsm[14].set = 0xfd9b1f20
&srds_cmplx_sec_lane7->fsm[14].scnd_set = 0xfd9b1f24
&srds_cmplx_sec_lane7->fsm[14].scnd = 0xfd9b1f28
&srds_cmplx_sec_lane7->fsm[15].set = 0xfd9b1f30
&srds_cmplx_sec_lane7->fsm[15].scnd_set = 0xfd9b1f34
&srds_cmplx_sec_lane7->fsm[15].scnd = 0xfd9b1f38
&srds_cmplx_sec_lane7->pcie.cfg = 0xfd9b1f40
&srds_cmplx_sec_lane7->core.stat = 0xfd9b1f60
&srds_cmplx_sec_lane7->eth.postdiv = 0xfd9b1f70
&srds_cmplx_sec_lane7->eth.pdiv_msb = 0xfd9b1f74
&srds_cmplx_sec_lane7->eth.pdiv_lsb = 0xfd9b1f78
&srds_cmplx_sec_lane7->comma.det = 0xfd9b1f80
&srds_cmplx_sec_lane7->sata.conf = 0xfd9b1f90
&srds_cmplx_sec_lane7->spico.mem = 0xfd9b1fa0
&srds_cmplx_sec_lane8->int_ctrl_mem[0] = 0xfd9b2000
&srds_cmplx_sec_lane8->int_ctrl_mem[1] = 0xfd9b2004
&srds_cmplx_sec_lane8->int_ctrl_mem[2] = 0xfd9b2008
&srds_cmplx_sec_lane8->int_ctrl_mem[3] = 0xfd9b200c
&srds_cmplx_sec_lane8->int_ctrl_mem[4] = 0xfd9b2010
&srds_cmplx_sec_lane8->int_ctrl_mem[5] = 0xfd9b2014
&srds_cmplx_sec_lane8->int_ctrl_mem[6] = 0xfd9b2018
&srds_cmplx_sec_lane8->int_ctrl_mem[7] = 0xfd9b201c
&srds_cmplx_sec_lane8->int_ctrl_mem[8] = 0xfd9b2020
&srds_cmplx_sec_lane8->int_ctrl_mem[9] = 0xfd9b2024
&srds_cmplx_sec_lane8->int_ctrl_mem[10] = 0xfd9b2028
&srds_cmplx_sec_lane8->int_ctrl_mem[11] = 0xfd9b202c
&srds_cmplx_sec_lane8->int_ctrl_mem[12] = 0xfd9b2030
&srds_cmplx_sec_lane8->int_ctrl_mem[13] = 0xfd9b2034
&srds_cmplx_sec_lane8->int_ctrl_mem[14] = 0xfd9b2038
&srds_cmplx_sec_lane8->int_ctrl_mem[15] = 0xfd9b203c
&srds_cmplx_sec_lane8->int_ctrl_mem[16] = 0xfd9b2040
&srds_cmplx_sec_lane8->int_ctrl_mem[17] = 0xfd9b2044
&srds_cmplx_sec_lane8->int_ctrl_mem[18] = 0xfd9b2048
&srds_cmplx_sec_lane8->int_ctrl_mem[19] = 0xfd9b204c
&srds_cmplx_sec_lane8->int_ctrl_mem[20] = 0xfd9b2050
&srds_cmplx_sec_lane8->int_ctrl_mem[21] = 0xfd9b2054
&srds_cmplx_sec_lane8->int_ctrl_mem[22] = 0xfd9b2058
&srds_cmplx_sec_lane8->int_ctrl_mem[23] = 0xfd9b205c
&srds_cmplx_sec_lane8->int_ctrl_mem[24] = 0xfd9b2060
&srds_cmplx_sec_lane8->int_ctrl_mem[25] = 0xfd9b2064
&srds_cmplx_sec_lane8->int_ctrl_mem[26] = 0xfd9b2068
&srds_cmplx_sec_lane8->int_ctrl_mem[27] = 0xfd9b206c
&srds_cmplx_sec_lane8->int_ctrl_mem[28] = 0xfd9b2070
&srds_cmplx_sec_lane8->int_ctrl_mem[29] = 0xfd9b2074
&srds_cmplx_sec_lane8->int_ctrl_mem[30] = 0xfd9b2078
&srds_cmplx_sec_lane8->int_ctrl_mem[31] = 0xfd9b207c
&srds_cmplx_sec_lane8->int_ctrl_mem[32] = 0xfd9b2080
&srds_cmplx_sec_lane8->int_ctrl_mem[33] = 0xfd9b2084
&srds_cmplx_sec_lane8->int_ctrl_mem[34] = 0xfd9b2088
&srds_cmplx_sec_lane8->int_ctrl_mem[35] = 0xfd9b208c
&srds_cmplx_sec_lane8->int_ctrl_mem[36] = 0xfd9b2090
&srds_cmplx_sec_lane8->int_ctrl_mem[37] = 0xfd9b2094
&srds_cmplx_sec_lane8->int_ctrl_mem[38] = 0xfd9b2098
&srds_cmplx_sec_lane8->int_ctrl_mem[39] = 0xfd9b209c
&srds_cmplx_sec_lane8->int_ctrl_mem[40] = 0xfd9b20a0
&srds_cmplx_sec_lane8->int_ctrl_mem[41] = 0xfd9b20a4
&srds_cmplx_sec_lane8->int_ctrl_mem[42] = 0xfd9b20a8
&srds_cmplx_sec_lane8->int_ctrl_mem[43] = 0xfd9b20ac
&srds_cmplx_sec_lane8->int_ctrl_mem[44] = 0xfd9b20b0
&srds_cmplx_sec_lane8->int_ctrl_mem[45] = 0xfd9b20b4
&srds_cmplx_sec_lane8->int_ctrl_mem[46] = 0xfd9b20b8
&srds_cmplx_sec_lane8->int_ctrl_mem[47] = 0xfd9b20bc
&srds_cmplx_sec_lane8->int_ctrl_mem[48] = 0xfd9b20c0
&srds_cmplx_sec_lane8->int_ctrl_mem[49] = 0xfd9b20c4
&srds_cmplx_sec_lane8->int_ctrl_mem[50] = 0xfd9b20c8
&srds_cmplx_sec_lane8->int_ctrl_mem[51] = 0xfd9b20cc
&srds_cmplx_sec_lane8->int_ctrl_mem[52] = 0xfd9b20d0
&srds_cmplx_sec_lane8->int_ctrl_mem[53] = 0xfd9b20d4
&srds_cmplx_sec_lane8->int_ctrl_mem[54] = 0xfd9b20d8
&srds_cmplx_sec_lane8->int_ctrl_mem[55] = 0xfd9b20dc
&srds_cmplx_sec_lane8->int_ctrl_mem[56] = 0xfd9b20e0
&srds_cmplx_sec_lane8->int_ctrl_mem[57] = 0xfd9b20e4
&srds_cmplx_sec_lane8->int_ctrl_mem[58] = 0xfd9b20e8
&srds_cmplx_sec_lane8->int_ctrl_mem[59] = 0xfd9b20ec
&srds_cmplx_sec_lane8->int_ctrl_mem[60] = 0xfd9b20f0
&srds_cmplx_sec_lane8->int_ctrl_mem[61] = 0xfd9b20f4
&srds_cmplx_sec_lane8->int_ctrl_mem[62] = 0xfd9b20f8
&srds_cmplx_sec_lane8->int_ctrl_mem[63] = 0xfd9b20fc
&srds_cmplx_sec_lane8->gen.version = 0xfd9b2100
&srds_cmplx_sec_lane8->gen.cntl = 0xfd9b2110
&srds_cmplx_sec_lane8->gen.i_core_interrupt = 0xfd9b2120
&srds_cmplx_sec_lane8->gen.i_core_interrupt_res = 0xfd9b2124
&srds_cmplx_sec_lane8->gen.status = 0xfd9b2128
&srds_cmplx_sec_lane8->gen.core_to_cntl = 0xfd9b2130
&srds_cmplx_sec_lane8->gen.tx_override = 0xfd9b2134
&srds_cmplx_sec_lane8->gen.dbg_rdy_lat_low = 0xfd9b2138
&srds_cmplx_sec_lane8->ctl[0].sw_scratch = 0xfd9b2210
&srds_cmplx_sec_lane8->ctl[1].sw_scratch = 0xfd9b2230
&srds_cmplx_sec_lane8->fsm[0].set = 0xfd9b2240
&srds_cmplx_sec_lane8->fsm[0].scnd_set = 0xfd9b2244
&srds_cmplx_sec_lane8->fsm[0].scnd = 0xfd9b2248
&srds_cmplx_sec_lane8->fsm[1].set = 0xfd9b2250
&srds_cmplx_sec_lane8->fsm[1].scnd_set = 0xfd9b2254
&srds_cmplx_sec_lane8->fsm[1].scnd = 0xfd9b2258
&srds_cmplx_sec_lane8->fsm[2].set = 0xfd9b2260
&srds_cmplx_sec_lane8->fsm[2].scnd_set = 0xfd9b2264
&srds_cmplx_sec_lane8->fsm[2].scnd = 0xfd9b2268
&srds_cmplx_sec_lane8->fsm[3].set = 0xfd9b2270
&srds_cmplx_sec_lane8->fsm[3].scnd_set = 0xfd9b2274
&srds_cmplx_sec_lane8->fsm[3].scnd = 0xfd9b2278
&srds_cmplx_sec_lane8->fsm[4].set = 0xfd9b2280
&srds_cmplx_sec_lane8->fsm[4].scnd_set = 0xfd9b2284
&srds_cmplx_sec_lane8->fsm[4].scnd = 0xfd9b2288
&srds_cmplx_sec_lane8->fsm[5].set = 0xfd9b2290
&srds_cmplx_sec_lane8->fsm[5].scnd_set = 0xfd9b2294
&srds_cmplx_sec_lane8->fsm[5].scnd = 0xfd9b2298
&srds_cmplx_sec_lane8->fsm[6].set = 0xfd9b22a0
&srds_cmplx_sec_lane8->fsm[6].scnd_set = 0xfd9b22a4
&srds_cmplx_sec_lane8->fsm[6].scnd = 0xfd9b22a8
&srds_cmplx_sec_lane8->fsm[7].set = 0xfd9b22b0
&srds_cmplx_sec_lane8->fsm[7].scnd_set = 0xfd9b22b4
&srds_cmplx_sec_lane8->fsm[7].scnd = 0xfd9b22b8
&srds_cmplx_sec_lane8->fsm[8].set = 0xfd9b22c0
&srds_cmplx_sec_lane8->fsm[8].scnd_set = 0xfd9b22c4
&srds_cmplx_sec_lane8->fsm[8].scnd = 0xfd9b22c8
&srds_cmplx_sec_lane8->fsm[9].set = 0xfd9b22d0
&srds_cmplx_sec_lane8->fsm[9].scnd_set = 0xfd9b22d4
&srds_cmplx_sec_lane8->fsm[9].scnd = 0xfd9b22d8
&srds_cmplx_sec_lane8->fsm[10].set = 0xfd9b22e0
&srds_cmplx_sec_lane8->fsm[10].scnd_set = 0xfd9b22e4
&srds_cmplx_sec_lane8->fsm[10].scnd = 0xfd9b22e8
&srds_cmplx_sec_lane8->fsm[11].set = 0xfd9b22f0
&srds_cmplx_sec_lane8->fsm[11].scnd_set = 0xfd9b22f4
&srds_cmplx_sec_lane8->fsm[11].scnd = 0xfd9b22f8
&srds_cmplx_sec_lane8->fsm[12].set = 0xfd9b2300
&srds_cmplx_sec_lane8->fsm[12].scnd_set = 0xfd9b2304
&srds_cmplx_sec_lane8->fsm[12].scnd = 0xfd9b2308
&srds_cmplx_sec_lane8->fsm[13].set = 0xfd9b2310
&srds_cmplx_sec_lane8->fsm[13].scnd_set = 0xfd9b2314
&srds_cmplx_sec_lane8->fsm[13].scnd = 0xfd9b2318
&srds_cmplx_sec_lane8->fsm[14].set = 0xfd9b2320
&srds_cmplx_sec_lane8->fsm[14].scnd_set = 0xfd9b2324
&srds_cmplx_sec_lane8->fsm[14].scnd = 0xfd9b2328
&srds_cmplx_sec_lane8->fsm[15].set = 0xfd9b2330
&srds_cmplx_sec_lane8->fsm[15].scnd_set = 0xfd9b2334
&srds_cmplx_sec_lane8->fsm[15].scnd = 0xfd9b2338
&srds_cmplx_sec_lane8->pcie.cfg = 0xfd9b2340
&srds_cmplx_sec_lane8->core.stat = 0xfd9b2360
&srds_cmplx_sec_lane8->eth.postdiv = 0xfd9b2370
&srds_cmplx_sec_lane8->eth.pdiv_msb = 0xfd9b2374
&srds_cmplx_sec_lane8->eth.pdiv_lsb = 0xfd9b2378
&srds_cmplx_sec_lane8->comma.det = 0xfd9b2380
&srds_cmplx_sec_lane8->sata.conf = 0xfd9b2390
&srds_cmplx_sec_lane8->spico.mem = 0xfd9b23a0
&srds_cmplx_sec_lane9->int_ctrl_mem[0] = 0xfd9b2400
&srds_cmplx_sec_lane9->int_ctrl_mem[1] = 0xfd9b2404
&srds_cmplx_sec_lane9->int_ctrl_mem[2] = 0xfd9b2408
&srds_cmplx_sec_lane9->int_ctrl_mem[3] = 0xfd9b240c
&srds_cmplx_sec_lane9->int_ctrl_mem[4] = 0xfd9b2410
&srds_cmplx_sec_lane9->int_ctrl_mem[5] = 0xfd9b2414
&srds_cmplx_sec_lane9->int_ctrl_mem[6] = 0xfd9b2418
&srds_cmplx_sec_lane9->int_ctrl_mem[7] = 0xfd9b241c
&srds_cmplx_sec_lane9->int_ctrl_mem[8] = 0xfd9b2420
&srds_cmplx_sec_lane9->int_ctrl_mem[9] = 0xfd9b2424
&srds_cmplx_sec_lane9->int_ctrl_mem[10] = 0xfd9b2428
&srds_cmplx_sec_lane9->int_ctrl_mem[11] = 0xfd9b242c
&srds_cmplx_sec_lane9->int_ctrl_mem[12] = 0xfd9b2430
&srds_cmplx_sec_lane9->int_ctrl_mem[13] = 0xfd9b2434
&srds_cmplx_sec_lane9->int_ctrl_mem[14] = 0xfd9b2438
&srds_cmplx_sec_lane9->int_ctrl_mem[15] = 0xfd9b243c
&srds_cmplx_sec_lane9->int_ctrl_mem[16] = 0xfd9b2440
&srds_cmplx_sec_lane9->int_ctrl_mem[17] = 0xfd9b2444
&srds_cmplx_sec_lane9->int_ctrl_mem[18] = 0xfd9b2448
&srds_cmplx_sec_lane9->int_ctrl_mem[19] = 0xfd9b244c
&srds_cmplx_sec_lane9->int_ctrl_mem[20] = 0xfd9b2450
&srds_cmplx_sec_lane9->int_ctrl_mem[21] = 0xfd9b2454
&srds_cmplx_sec_lane9->int_ctrl_mem[22] = 0xfd9b2458
&srds_cmplx_sec_lane9->int_ctrl_mem[23] = 0xfd9b245c
&srds_cmplx_sec_lane9->int_ctrl_mem[24] = 0xfd9b2460
&srds_cmplx_sec_lane9->int_ctrl_mem[25] = 0xfd9b2464
&srds_cmplx_sec_lane9->int_ctrl_mem[26] = 0xfd9b2468
&srds_cmplx_sec_lane9->int_ctrl_mem[27] = 0xfd9b246c
&srds_cmplx_sec_lane9->int_ctrl_mem[28] = 0xfd9b2470
&srds_cmplx_sec_lane9->int_ctrl_mem[29] = 0xfd9b2474
&srds_cmplx_sec_lane9->int_ctrl_mem[30] = 0xfd9b2478
&srds_cmplx_sec_lane9->int_ctrl_mem[31] = 0xfd9b247c
&srds_cmplx_sec_lane9->int_ctrl_mem[32] = 0xfd9b2480
&srds_cmplx_sec_lane9->int_ctrl_mem[33] = 0xfd9b2484
&srds_cmplx_sec_lane9->int_ctrl_mem[34] = 0xfd9b2488
&srds_cmplx_sec_lane9->int_ctrl_mem[35] = 0xfd9b248c
&srds_cmplx_sec_lane9->int_ctrl_mem[36] = 0xfd9b2490
&srds_cmplx_sec_lane9->int_ctrl_mem[37] = 0xfd9b2494
&srds_cmplx_sec_lane9->int_ctrl_mem[38] = 0xfd9b2498
&srds_cmplx_sec_lane9->int_ctrl_mem[39] = 0xfd9b249c
&srds_cmplx_sec_lane9->int_ctrl_mem[40] = 0xfd9b24a0
&srds_cmplx_sec_lane9->int_ctrl_mem[41] = 0xfd9b24a4
&srds_cmplx_sec_lane9->int_ctrl_mem[42] = 0xfd9b24a8
&srds_cmplx_sec_lane9->int_ctrl_mem[43] = 0xfd9b24ac
&srds_cmplx_sec_lane9->int_ctrl_mem[44] = 0xfd9b24b0
&srds_cmplx_sec_lane9->int_ctrl_mem[45] = 0xfd9b24b4
&srds_cmplx_sec_lane9->int_ctrl_mem[46] = 0xfd9b24b8
&srds_cmplx_sec_lane9->int_ctrl_mem[47] = 0xfd9b24bc
&srds_cmplx_sec_lane9->int_ctrl_mem[48] = 0xfd9b24c0
&srds_cmplx_sec_lane9->int_ctrl_mem[49] = 0xfd9b24c4
&srds_cmplx_sec_lane9->int_ctrl_mem[50] = 0xfd9b24c8
&srds_cmplx_sec_lane9->int_ctrl_mem[51] = 0xfd9b24cc
&srds_cmplx_sec_lane9->int_ctrl_mem[52] = 0xfd9b24d0
&srds_cmplx_sec_lane9->int_ctrl_mem[53] = 0xfd9b24d4
&srds_cmplx_sec_lane9->int_ctrl_mem[54] = 0xfd9b24d8
&srds_cmplx_sec_lane9->int_ctrl_mem[55] = 0xfd9b24dc
&srds_cmplx_sec_lane9->int_ctrl_mem[56] = 0xfd9b24e0
&srds_cmplx_sec_lane9->int_ctrl_mem[57] = 0xfd9b24e4
&srds_cmplx_sec_lane9->int_ctrl_mem[58] = 0xfd9b24e8
&srds_cmplx_sec_lane9->int_ctrl_mem[59] = 0xfd9b24ec
&srds_cmplx_sec_lane9->int_ctrl_mem[60] = 0xfd9b24f0
&srds_cmplx_sec_lane9->int_ctrl_mem[61] = 0xfd9b24f4
&srds_cmplx_sec_lane9->int_ctrl_mem[62] = 0xfd9b24f8
&srds_cmplx_sec_lane9->int_ctrl_mem[63] = 0xfd9b24fc
&srds_cmplx_sec_lane9->gen.version = 0xfd9b2500
&srds_cmplx_sec_lane9->gen.cntl = 0xfd9b2510
&srds_cmplx_sec_lane9->gen.i_core_interrupt = 0xfd9b2520
&srds_cmplx_sec_lane9->gen.i_core_interrupt_res = 0xfd9b2524
&srds_cmplx_sec_lane9->gen.status = 0xfd9b2528
&srds_cmplx_sec_lane9->gen.core_to_cntl = 0xfd9b2530
&srds_cmplx_sec_lane9->gen.tx_override = 0xfd9b2534
&srds_cmplx_sec_lane9->gen.dbg_rdy_lat_low = 0xfd9b2538
&srds_cmplx_sec_lane9->ctl[0].sw_scratch = 0xfd9b2610
&srds_cmplx_sec_lane9->ctl[1].sw_scratch = 0xfd9b2630
&srds_cmplx_sec_lane9->fsm[0].set = 0xfd9b2640
&srds_cmplx_sec_lane9->fsm[0].scnd_set = 0xfd9b2644
&srds_cmplx_sec_lane9->fsm[0].scnd = 0xfd9b2648
&srds_cmplx_sec_lane9->fsm[1].set = 0xfd9b2650
&srds_cmplx_sec_lane9->fsm[1].scnd_set = 0xfd9b2654
&srds_cmplx_sec_lane9->fsm[1].scnd = 0xfd9b2658
&srds_cmplx_sec_lane9->fsm[2].set = 0xfd9b2660
&srds_cmplx_sec_lane9->fsm[2].scnd_set = 0xfd9b2664
&srds_cmplx_sec_lane9->fsm[2].scnd = 0xfd9b2668
&srds_cmplx_sec_lane9->fsm[3].set = 0xfd9b2670
&srds_cmplx_sec_lane9->fsm[3].scnd_set = 0xfd9b2674
&srds_cmplx_sec_lane9->fsm[3].scnd = 0xfd9b2678
&srds_cmplx_sec_lane9->fsm[4].set = 0xfd9b2680
&srds_cmplx_sec_lane9->fsm[4].scnd_set = 0xfd9b2684
&srds_cmplx_sec_lane9->fsm[4].scnd = 0xfd9b2688
&srds_cmplx_sec_lane9->fsm[5].set = 0xfd9b2690
&srds_cmplx_sec_lane9->fsm[5].scnd_set = 0xfd9b2694
&srds_cmplx_sec_lane9->fsm[5].scnd = 0xfd9b2698
&srds_cmplx_sec_lane9->fsm[6].set = 0xfd9b26a0
&srds_cmplx_sec_lane9->fsm[6].scnd_set = 0xfd9b26a4
&srds_cmplx_sec_lane9->fsm[6].scnd = 0xfd9b26a8
&srds_cmplx_sec_lane9->fsm[7].set = 0xfd9b26b0
&srds_cmplx_sec_lane9->fsm[7].scnd_set = 0xfd9b26b4
&srds_cmplx_sec_lane9->fsm[7].scnd = 0xfd9b26b8
&srds_cmplx_sec_lane9->fsm[8].set = 0xfd9b26c0
&srds_cmplx_sec_lane9->fsm[8].scnd_set = 0xfd9b26c4
&srds_cmplx_sec_lane9->fsm[8].scnd = 0xfd9b26c8
&srds_cmplx_sec_lane9->fsm[9].set = 0xfd9b26d0
&srds_cmplx_sec_lane9->fsm[9].scnd_set = 0xfd9b26d4
&srds_cmplx_sec_lane9->fsm[9].scnd = 0xfd9b26d8
&srds_cmplx_sec_lane9->fsm[10].set = 0xfd9b26e0
&srds_cmplx_sec_lane9->fsm[10].scnd_set = 0xfd9b26e4
&srds_cmplx_sec_lane9->fsm[10].scnd = 0xfd9b26e8
&srds_cmplx_sec_lane9->fsm[11].set = 0xfd9b26f0
&srds_cmplx_sec_lane9->fsm[11].scnd_set = 0xfd9b26f4
&srds_cmplx_sec_lane9->fsm[11].scnd = 0xfd9b26f8
&srds_cmplx_sec_lane9->fsm[12].set = 0xfd9b2700
&srds_cmplx_sec_lane9->fsm[12].scnd_set = 0xfd9b2704
&srds_cmplx_sec_lane9->fsm[12].scnd = 0xfd9b2708
&srds_cmplx_sec_lane9->fsm[13].set = 0xfd9b2710
&srds_cmplx_sec_lane9->fsm[13].scnd_set = 0xfd9b2714
&srds_cmplx_sec_lane9->fsm[13].scnd = 0xfd9b2718
&srds_cmplx_sec_lane9->fsm[14].set = 0xfd9b2720
&srds_cmplx_sec_lane9->fsm[14].scnd_set = 0xfd9b2724
&srds_cmplx_sec_lane9->fsm[14].scnd = 0xfd9b2728
&srds_cmplx_sec_lane9->fsm[15].set = 0xfd9b2730
&srds_cmplx_sec_lane9->fsm[15].scnd_set = 0xfd9b2734
&srds_cmplx_sec_lane9->fsm[15].scnd = 0xfd9b2738
&srds_cmplx_sec_lane9->pcie.cfg = 0xfd9b2740
&srds_cmplx_sec_lane9->core.stat = 0xfd9b2760
&srds_cmplx_sec_lane9->eth.postdiv = 0xfd9b2770
&srds_cmplx_sec_lane9->eth.pdiv_msb = 0xfd9b2774
&srds_cmplx_sec_lane9->eth.pdiv_lsb = 0xfd9b2778
&srds_cmplx_sec_lane9->comma.det = 0xfd9b2780
&srds_cmplx_sec_lane9->sata.conf = 0xfd9b2790
&srds_cmplx_sec_lane9->spico.mem = 0xfd9b27a0
&srds_cmplx_sec_lane10->int_ctrl_mem[0] = 0xfd9b2800
&srds_cmplx_sec_lane10->int_ctrl_mem[1] = 0xfd9b2804
&srds_cmplx_sec_lane10->int_ctrl_mem[2] = 0xfd9b2808
&srds_cmplx_sec_lane10->int_ctrl_mem[3] = 0xfd9b280c
&srds_cmplx_sec_lane10->int_ctrl_mem[4] = 0xfd9b2810
&srds_cmplx_sec_lane10->int_ctrl_mem[5] = 0xfd9b2814
&srds_cmplx_sec_lane10->int_ctrl_mem[6] = 0xfd9b2818
&srds_cmplx_sec_lane10->int_ctrl_mem[7] = 0xfd9b281c
&srds_cmplx_sec_lane10->int_ctrl_mem[8] = 0xfd9b2820
&srds_cmplx_sec_lane10->int_ctrl_mem[9] = 0xfd9b2824
&srds_cmplx_sec_lane10->int_ctrl_mem[10] = 0xfd9b2828
&srds_cmplx_sec_lane10->int_ctrl_mem[11] = 0xfd9b282c
&srds_cmplx_sec_lane10->int_ctrl_mem[12] = 0xfd9b2830
&srds_cmplx_sec_lane10->int_ctrl_mem[13] = 0xfd9b2834
&srds_cmplx_sec_lane10->int_ctrl_mem[14] = 0xfd9b2838
&srds_cmplx_sec_lane10->int_ctrl_mem[15] = 0xfd9b283c
&srds_cmplx_sec_lane10->int_ctrl_mem[16] = 0xfd9b2840
&srds_cmplx_sec_lane10->int_ctrl_mem[17] = 0xfd9b2844
&srds_cmplx_sec_lane10->int_ctrl_mem[18] = 0xfd9b2848
&srds_cmplx_sec_lane10->int_ctrl_mem[19] = 0xfd9b284c
&srds_cmplx_sec_lane10->int_ctrl_mem[20] = 0xfd9b2850
&srds_cmplx_sec_lane10->int_ctrl_mem[21] = 0xfd9b2854
&srds_cmplx_sec_lane10->int_ctrl_mem[22] = 0xfd9b2858
&srds_cmplx_sec_lane10->int_ctrl_mem[23] = 0xfd9b285c
&srds_cmplx_sec_lane10->int_ctrl_mem[24] = 0xfd9b2860
&srds_cmplx_sec_lane10->int_ctrl_mem[25] = 0xfd9b2864
&srds_cmplx_sec_lane10->int_ctrl_mem[26] = 0xfd9b2868
&srds_cmplx_sec_lane10->int_ctrl_mem[27] = 0xfd9b286c
&srds_cmplx_sec_lane10->int_ctrl_mem[28] = 0xfd9b2870
&srds_cmplx_sec_lane10->int_ctrl_mem[29] = 0xfd9b2874
&srds_cmplx_sec_lane10->int_ctrl_mem[30] = 0xfd9b2878
&srds_cmplx_sec_lane10->int_ctrl_mem[31] = 0xfd9b287c
&srds_cmplx_sec_lane10->int_ctrl_mem[32] = 0xfd9b2880
&srds_cmplx_sec_lane10->int_ctrl_mem[33] = 0xfd9b2884
&srds_cmplx_sec_lane10->int_ctrl_mem[34] = 0xfd9b2888
&srds_cmplx_sec_lane10->int_ctrl_mem[35] = 0xfd9b288c
&srds_cmplx_sec_lane10->int_ctrl_mem[36] = 0xfd9b2890
&srds_cmplx_sec_lane10->int_ctrl_mem[37] = 0xfd9b2894
&srds_cmplx_sec_lane10->int_ctrl_mem[38] = 0xfd9b2898
&srds_cmplx_sec_lane10->int_ctrl_mem[39] = 0xfd9b289c
&srds_cmplx_sec_lane10->int_ctrl_mem[40] = 0xfd9b28a0
&srds_cmplx_sec_lane10->int_ctrl_mem[41] = 0xfd9b28a4
&srds_cmplx_sec_lane10->int_ctrl_mem[42] = 0xfd9b28a8
&srds_cmplx_sec_lane10->int_ctrl_mem[43] = 0xfd9b28ac
&srds_cmplx_sec_lane10->int_ctrl_mem[44] = 0xfd9b28b0
&srds_cmplx_sec_lane10->int_ctrl_mem[45] = 0xfd9b28b4
&srds_cmplx_sec_lane10->int_ctrl_mem[46] = 0xfd9b28b8
&srds_cmplx_sec_lane10->int_ctrl_mem[47] = 0xfd9b28bc
&srds_cmplx_sec_lane10->int_ctrl_mem[48] = 0xfd9b28c0
&srds_cmplx_sec_lane10->int_ctrl_mem[49] = 0xfd9b28c4
&srds_cmplx_sec_lane10->int_ctrl_mem[50] = 0xfd9b28c8
&srds_cmplx_sec_lane10->int_ctrl_mem[51] = 0xfd9b28cc
&srds_cmplx_sec_lane10->int_ctrl_mem[52] = 0xfd9b28d0
&srds_cmplx_sec_lane10->int_ctrl_mem[53] = 0xfd9b28d4
&srds_cmplx_sec_lane10->int_ctrl_mem[54] = 0xfd9b28d8
&srds_cmplx_sec_lane10->int_ctrl_mem[55] = 0xfd9b28dc
&srds_cmplx_sec_lane10->int_ctrl_mem[56] = 0xfd9b28e0
&srds_cmplx_sec_lane10->int_ctrl_mem[57] = 0xfd9b28e4
&srds_cmplx_sec_lane10->int_ctrl_mem[58] = 0xfd9b28e8
&srds_cmplx_sec_lane10->int_ctrl_mem[59] = 0xfd9b28ec
&srds_cmplx_sec_lane10->int_ctrl_mem[60] = 0xfd9b28f0
&srds_cmplx_sec_lane10->int_ctrl_mem[61] = 0xfd9b28f4
&srds_cmplx_sec_lane10->int_ctrl_mem[62] = 0xfd9b28f8
&srds_cmplx_sec_lane10->int_ctrl_mem[63] = 0xfd9b28fc
&srds_cmplx_sec_lane10->gen.version = 0xfd9b2900
&srds_cmplx_sec_lane10->gen.cntl = 0xfd9b2910
&srds_cmplx_sec_lane10->gen.i_core_interrupt = 0xfd9b2920
&srds_cmplx_sec_lane10->gen.i_core_interrupt_res = 0xfd9b2924
&srds_cmplx_sec_lane10->gen.status = 0xfd9b2928
&srds_cmplx_sec_lane10->gen.core_to_cntl = 0xfd9b2930
&srds_cmplx_sec_lane10->gen.tx_override = 0xfd9b2934
&srds_cmplx_sec_lane10->gen.dbg_rdy_lat_low = 0xfd9b2938
&srds_cmplx_sec_lane10->ctl[0].sw_scratch = 0xfd9b2a10
&srds_cmplx_sec_lane10->ctl[1].sw_scratch = 0xfd9b2a30
&srds_cmplx_sec_lane10->fsm[0].set = 0xfd9b2a40
&srds_cmplx_sec_lane10->fsm[0].scnd_set = 0xfd9b2a44
&srds_cmplx_sec_lane10->fsm[0].scnd = 0xfd9b2a48
&srds_cmplx_sec_lane10->fsm[1].set = 0xfd9b2a50
&srds_cmplx_sec_lane10->fsm[1].scnd_set = 0xfd9b2a54
&srds_cmplx_sec_lane10->fsm[1].scnd = 0xfd9b2a58
&srds_cmplx_sec_lane10->fsm[2].set = 0xfd9b2a60
&srds_cmplx_sec_lane10->fsm[2].scnd_set = 0xfd9b2a64
&srds_cmplx_sec_lane10->fsm[2].scnd = 0xfd9b2a68
&srds_cmplx_sec_lane10->fsm[3].set = 0xfd9b2a70
&srds_cmplx_sec_lane10->fsm[3].scnd_set = 0xfd9b2a74
&srds_cmplx_sec_lane10->fsm[3].scnd = 0xfd9b2a78
&srds_cmplx_sec_lane10->fsm[4].set = 0xfd9b2a80
&srds_cmplx_sec_lane10->fsm[4].scnd_set = 0xfd9b2a84
&srds_cmplx_sec_lane10->fsm[4].scnd = 0xfd9b2a88
&srds_cmplx_sec_lane10->fsm[5].set = 0xfd9b2a90
&srds_cmplx_sec_lane10->fsm[5].scnd_set = 0xfd9b2a94
&srds_cmplx_sec_lane10->fsm[5].scnd = 0xfd9b2a98
&srds_cmplx_sec_lane10->fsm[6].set = 0xfd9b2aa0
&srds_cmplx_sec_lane10->fsm[6].scnd_set = 0xfd9b2aa4
&srds_cmplx_sec_lane10->fsm[6].scnd = 0xfd9b2aa8
&srds_cmplx_sec_lane10->fsm[7].set = 0xfd9b2ab0
&srds_cmplx_sec_lane10->fsm[7].scnd_set = 0xfd9b2ab4
&srds_cmplx_sec_lane10->fsm[7].scnd = 0xfd9b2ab8
&srds_cmplx_sec_lane10->fsm[8].set = 0xfd9b2ac0
&srds_cmplx_sec_lane10->fsm[8].scnd_set = 0xfd9b2ac4
&srds_cmplx_sec_lane10->fsm[8].scnd = 0xfd9b2ac8
&srds_cmplx_sec_lane10->fsm[9].set = 0xfd9b2ad0
&srds_cmplx_sec_lane10->fsm[9].scnd_set = 0xfd9b2ad4
&srds_cmplx_sec_lane10->fsm[9].scnd = 0xfd9b2ad8
&srds_cmplx_sec_lane10->fsm[10].set = 0xfd9b2ae0
&srds_cmplx_sec_lane10->fsm[10].scnd_set = 0xfd9b2ae4
&srds_cmplx_sec_lane10->fsm[10].scnd = 0xfd9b2ae8
&srds_cmplx_sec_lane10->fsm[11].set = 0xfd9b2af0
&srds_cmplx_sec_lane10->fsm[11].scnd_set = 0xfd9b2af4
&srds_cmplx_sec_lane10->fsm[11].scnd = 0xfd9b2af8
&srds_cmplx_sec_lane10->fsm[12].set = 0xfd9b2b00
&srds_cmplx_sec_lane10->fsm[12].scnd_set = 0xfd9b2b04
&srds_cmplx_sec_lane10->fsm[12].scnd = 0xfd9b2b08
&srds_cmplx_sec_lane10->fsm[13].set = 0xfd9b2b10
&srds_cmplx_sec_lane10->fsm[13].scnd_set = 0xfd9b2b14
&srds_cmplx_sec_lane10->fsm[13].scnd = 0xfd9b2b18
&srds_cmplx_sec_lane10->fsm[14].set = 0xfd9b2b20
&srds_cmplx_sec_lane10->fsm[14].scnd_set = 0xfd9b2b24
&srds_cmplx_sec_lane10->fsm[14].scnd = 0xfd9b2b28
&srds_cmplx_sec_lane10->fsm[15].set = 0xfd9b2b30
&srds_cmplx_sec_lane10->fsm[15].scnd_set = 0xfd9b2b34
&srds_cmplx_sec_lane10->fsm[15].scnd = 0xfd9b2b38
&srds_cmplx_sec_lane10->pcie.cfg = 0xfd9b2b40
&srds_cmplx_sec_lane10->core.stat = 0xfd9b2b60
&srds_cmplx_sec_lane10->eth.postdiv = 0xfd9b2b70
&srds_cmplx_sec_lane10->eth.pdiv_msb = 0xfd9b2b74
&srds_cmplx_sec_lane10->eth.pdiv_lsb = 0xfd9b2b78
&srds_cmplx_sec_lane10->comma.det = 0xfd9b2b80
&srds_cmplx_sec_lane10->sata.conf = 0xfd9b2b90
&srds_cmplx_sec_lane10->spico.mem = 0xfd9b2ba0
&srds_cmplx_sec_lane11->int_ctrl_mem[0] = 0xfd9b2c00
&srds_cmplx_sec_lane11->int_ctrl_mem[1] = 0xfd9b2c04
&srds_cmplx_sec_lane11->int_ctrl_mem[2] = 0xfd9b2c08
&srds_cmplx_sec_lane11->int_ctrl_mem[3] = 0xfd9b2c0c
&srds_cmplx_sec_lane11->int_ctrl_mem[4] = 0xfd9b2c10
&srds_cmplx_sec_lane11->int_ctrl_mem[5] = 0xfd9b2c14
&srds_cmplx_sec_lane11->int_ctrl_mem[6] = 0xfd9b2c18
&srds_cmplx_sec_lane11->int_ctrl_mem[7] = 0xfd9b2c1c
&srds_cmplx_sec_lane11->int_ctrl_mem[8] = 0xfd9b2c20
&srds_cmplx_sec_lane11->int_ctrl_mem[9] = 0xfd9b2c24
&srds_cmplx_sec_lane11->int_ctrl_mem[10] = 0xfd9b2c28
&srds_cmplx_sec_lane11->int_ctrl_mem[11] = 0xfd9b2c2c
&srds_cmplx_sec_lane11->int_ctrl_mem[12] = 0xfd9b2c30
&srds_cmplx_sec_lane11->int_ctrl_mem[13] = 0xfd9b2c34
&srds_cmplx_sec_lane11->int_ctrl_mem[14] = 0xfd9b2c38
&srds_cmplx_sec_lane11->int_ctrl_mem[15] = 0xfd9b2c3c
&srds_cmplx_sec_lane11->int_ctrl_mem[16] = 0xfd9b2c40
&srds_cmplx_sec_lane11->int_ctrl_mem[17] = 0xfd9b2c44
&srds_cmplx_sec_lane11->int_ctrl_mem[18] = 0xfd9b2c48
&srds_cmplx_sec_lane11->int_ctrl_mem[19] = 0xfd9b2c4c
&srds_cmplx_sec_lane11->int_ctrl_mem[20] = 0xfd9b2c50
&srds_cmplx_sec_lane11->int_ctrl_mem[21] = 0xfd9b2c54
&srds_cmplx_sec_lane11->int_ctrl_mem[22] = 0xfd9b2c58
&srds_cmplx_sec_lane11->int_ctrl_mem[23] = 0xfd9b2c5c
&srds_cmplx_sec_lane11->int_ctrl_mem[24] = 0xfd9b2c60
&srds_cmplx_sec_lane11->int_ctrl_mem[25] = 0xfd9b2c64
&srds_cmplx_sec_lane11->int_ctrl_mem[26] = 0xfd9b2c68
&srds_cmplx_sec_lane11->int_ctrl_mem[27] = 0xfd9b2c6c
&srds_cmplx_sec_lane11->int_ctrl_mem[28] = 0xfd9b2c70
&srds_cmplx_sec_lane11->int_ctrl_mem[29] = 0xfd9b2c74
&srds_cmplx_sec_lane11->int_ctrl_mem[30] = 0xfd9b2c78
&srds_cmplx_sec_lane11->int_ctrl_mem[31] = 0xfd9b2c7c
&srds_cmplx_sec_lane11->int_ctrl_mem[32] = 0xfd9b2c80
&srds_cmplx_sec_lane11->int_ctrl_mem[33] = 0xfd9b2c84
&srds_cmplx_sec_lane11->int_ctrl_mem[34] = 0xfd9b2c88
&srds_cmplx_sec_lane11->int_ctrl_mem[35] = 0xfd9b2c8c
&srds_cmplx_sec_lane11->int_ctrl_mem[36] = 0xfd9b2c90
&srds_cmplx_sec_lane11->int_ctrl_mem[37] = 0xfd9b2c94
&srds_cmplx_sec_lane11->int_ctrl_mem[38] = 0xfd9b2c98
&srds_cmplx_sec_lane11->int_ctrl_mem[39] = 0xfd9b2c9c
&srds_cmplx_sec_lane11->int_ctrl_mem[40] = 0xfd9b2ca0
&srds_cmplx_sec_lane11->int_ctrl_mem[41] = 0xfd9b2ca4
&srds_cmplx_sec_lane11->int_ctrl_mem[42] = 0xfd9b2ca8
&srds_cmplx_sec_lane11->int_ctrl_mem[43] = 0xfd9b2cac
&srds_cmplx_sec_lane11->int_ctrl_mem[44] = 0xfd9b2cb0
&srds_cmplx_sec_lane11->int_ctrl_mem[45] = 0xfd9b2cb4
&srds_cmplx_sec_lane11->int_ctrl_mem[46] = 0xfd9b2cb8
&srds_cmplx_sec_lane11->int_ctrl_mem[47] = 0xfd9b2cbc
&srds_cmplx_sec_lane11->int_ctrl_mem[48] = 0xfd9b2cc0
&srds_cmplx_sec_lane11->int_ctrl_mem[49] = 0xfd9b2cc4
&srds_cmplx_sec_lane11->int_ctrl_mem[50] = 0xfd9b2cc8
&srds_cmplx_sec_lane11->int_ctrl_mem[51] = 0xfd9b2ccc
&srds_cmplx_sec_lane11->int_ctrl_mem[52] = 0xfd9b2cd0
&srds_cmplx_sec_lane11->int_ctrl_mem[53] = 0xfd9b2cd4
&srds_cmplx_sec_lane11->int_ctrl_mem[54] = 0xfd9b2cd8
&srds_cmplx_sec_lane11->int_ctrl_mem[55] = 0xfd9b2cdc
&srds_cmplx_sec_lane11->int_ctrl_mem[56] = 0xfd9b2ce0
&srds_cmplx_sec_lane11->int_ctrl_mem[57] = 0xfd9b2ce4
&srds_cmplx_sec_lane11->int_ctrl_mem[58] = 0xfd9b2ce8
&srds_cmplx_sec_lane11->int_ctrl_mem[59] = 0xfd9b2cec
&srds_cmplx_sec_lane11->int_ctrl_mem[60] = 0xfd9b2cf0
&srds_cmplx_sec_lane11->int_ctrl_mem[61] = 0xfd9b2cf4
&srds_cmplx_sec_lane11->int_ctrl_mem[62] = 0xfd9b2cf8
&srds_cmplx_sec_lane11->int_ctrl_mem[63] = 0xfd9b2cfc
&srds_cmplx_sec_lane11->gen.version = 0xfd9b2d00
&srds_cmplx_sec_lane11->gen.cntl = 0xfd9b2d10
&srds_cmplx_sec_lane11->gen.i_core_interrupt = 0xfd9b2d20
&srds_cmplx_sec_lane11->gen.i_core_interrupt_res = 0xfd9b2d24
&srds_cmplx_sec_lane11->gen.status = 0xfd9b2d28
&srds_cmplx_sec_lane11->gen.core_to_cntl = 0xfd9b2d30
&srds_cmplx_sec_lane11->gen.tx_override = 0xfd9b2d34
&srds_cmplx_sec_lane11->gen.dbg_rdy_lat_low = 0xfd9b2d38
&srds_cmplx_sec_lane11->ctl[0].sw_scratch = 0xfd9b2e10
&srds_cmplx_sec_lane11->ctl[1].sw_scratch = 0xfd9b2e30
&srds_cmplx_sec_lane11->fsm[0].set = 0xfd9b2e40
&srds_cmplx_sec_lane11->fsm[0].scnd_set = 0xfd9b2e44
&srds_cmplx_sec_lane11->fsm[0].scnd = 0xfd9b2e48
&srds_cmplx_sec_lane11->fsm[1].set = 0xfd9b2e50
&srds_cmplx_sec_lane11->fsm[1].scnd_set = 0xfd9b2e54
&srds_cmplx_sec_lane11->fsm[1].scnd = 0xfd9b2e58
&srds_cmplx_sec_lane11->fsm[2].set = 0xfd9b2e60
&srds_cmplx_sec_lane11->fsm[2].scnd_set = 0xfd9b2e64
&srds_cmplx_sec_lane11->fsm[2].scnd = 0xfd9b2e68
&srds_cmplx_sec_lane11->fsm[3].set = 0xfd9b2e70
&srds_cmplx_sec_lane11->fsm[3].scnd_set = 0xfd9b2e74
&srds_cmplx_sec_lane11->fsm[3].scnd = 0xfd9b2e78
&srds_cmplx_sec_lane11->fsm[4].set = 0xfd9b2e80
&srds_cmplx_sec_lane11->fsm[4].scnd_set = 0xfd9b2e84
&srds_cmplx_sec_lane11->fsm[4].scnd = 0xfd9b2e88
&srds_cmplx_sec_lane11->fsm[5].set = 0xfd9b2e90
&srds_cmplx_sec_lane11->fsm[5].scnd_set = 0xfd9b2e94
&srds_cmplx_sec_lane11->fsm[5].scnd = 0xfd9b2e98
&srds_cmplx_sec_lane11->fsm[6].set = 0xfd9b2ea0
&srds_cmplx_sec_lane11->fsm[6].scnd_set = 0xfd9b2ea4
&srds_cmplx_sec_lane11->fsm[6].scnd = 0xfd9b2ea8
&srds_cmplx_sec_lane11->fsm[7].set = 0xfd9b2eb0
&srds_cmplx_sec_lane11->fsm[7].scnd_set = 0xfd9b2eb4
&srds_cmplx_sec_lane11->fsm[7].scnd = 0xfd9b2eb8
&srds_cmplx_sec_lane11->fsm[8].set = 0xfd9b2ec0
&srds_cmplx_sec_lane11->fsm[8].scnd_set = 0xfd9b2ec4
&srds_cmplx_sec_lane11->fsm[8].scnd = 0xfd9b2ec8
&srds_cmplx_sec_lane11->fsm[9].set = 0xfd9b2ed0
&srds_cmplx_sec_lane11->fsm[9].scnd_set = 0xfd9b2ed4
&srds_cmplx_sec_lane11->fsm[9].scnd = 0xfd9b2ed8
&srds_cmplx_sec_lane11->fsm[10].set = 0xfd9b2ee0
&srds_cmplx_sec_lane11->fsm[10].scnd_set = 0xfd9b2ee4
&srds_cmplx_sec_lane11->fsm[10].scnd = 0xfd9b2ee8
&srds_cmplx_sec_lane11->fsm[11].set = 0xfd9b2ef0
&srds_cmplx_sec_lane11->fsm[11].scnd_set = 0xfd9b2ef4
&srds_cmplx_sec_lane11->fsm[11].scnd = 0xfd9b2ef8
&srds_cmplx_sec_lane11->fsm[12].set = 0xfd9b2f00
&srds_cmplx_sec_lane11->fsm[12].scnd_set = 0xfd9b2f04
&srds_cmplx_sec_lane11->fsm[12].scnd = 0xfd9b2f08
&srds_cmplx_sec_lane11->fsm[13].set = 0xfd9b2f10
&srds_cmplx_sec_lane11->fsm[13].scnd_set = 0xfd9b2f14
&srds_cmplx_sec_lane11->fsm[13].scnd = 0xfd9b2f18
&srds_cmplx_sec_lane11->fsm[14].set = 0xfd9b2f20
&srds_cmplx_sec_lane11->fsm[14].scnd_set = 0xfd9b2f24
&srds_cmplx_sec_lane11->fsm[14].scnd = 0xfd9b2f28
&srds_cmplx_sec_lane11->fsm[15].set = 0xfd9b2f30
&srds_cmplx_sec_lane11->fsm[15].scnd_set = 0xfd9b2f34
&srds_cmplx_sec_lane11->fsm[15].scnd = 0xfd9b2f38
&srds_cmplx_sec_lane11->pcie.cfg = 0xfd9b2f40
&srds_cmplx_sec_lane11->core.stat = 0xfd9b2f60
&srds_cmplx_sec_lane11->eth.postdiv = 0xfd9b2f70
&srds_cmplx_sec_lane11->eth.pdiv_msb = 0xfd9b2f74
&srds_cmplx_sec_lane11->eth.pdiv_lsb = 0xfd9b2f78
&srds_cmplx_sec_lane11->comma.det = 0xfd9b2f80
&srds_cmplx_sec_lane11->sata.conf = 0xfd9b2f90
&srds_cmplx_sec_lane11->spico.mem = 0xfd9b2fa0
&srds_cmplx_sec_lane12->int_ctrl_mem[0] = 0xfd9b3000
&srds_cmplx_sec_lane12->int_ctrl_mem[1] = 0xfd9b3004
&srds_cmplx_sec_lane12->int_ctrl_mem[2] = 0xfd9b3008
&srds_cmplx_sec_lane12->int_ctrl_mem[3] = 0xfd9b300c
&srds_cmplx_sec_lane12->int_ctrl_mem[4] = 0xfd9b3010
&srds_cmplx_sec_lane12->int_ctrl_mem[5] = 0xfd9b3014
&srds_cmplx_sec_lane12->int_ctrl_mem[6] = 0xfd9b3018
&srds_cmplx_sec_lane12->int_ctrl_mem[7] = 0xfd9b301c
&srds_cmplx_sec_lane12->int_ctrl_mem[8] = 0xfd9b3020
&srds_cmplx_sec_lane12->int_ctrl_mem[9] = 0xfd9b3024
&srds_cmplx_sec_lane12->int_ctrl_mem[10] = 0xfd9b3028
&srds_cmplx_sec_lane12->int_ctrl_mem[11] = 0xfd9b302c
&srds_cmplx_sec_lane12->int_ctrl_mem[12] = 0xfd9b3030
&srds_cmplx_sec_lane12->int_ctrl_mem[13] = 0xfd9b3034
&srds_cmplx_sec_lane12->int_ctrl_mem[14] = 0xfd9b3038
&srds_cmplx_sec_lane12->int_ctrl_mem[15] = 0xfd9b303c
&srds_cmplx_sec_lane12->int_ctrl_mem[16] = 0xfd9b3040
&srds_cmplx_sec_lane12->int_ctrl_mem[17] = 0xfd9b3044
&srds_cmplx_sec_lane12->int_ctrl_mem[18] = 0xfd9b3048
&srds_cmplx_sec_lane12->int_ctrl_mem[19] = 0xfd9b304c
&srds_cmplx_sec_lane12->int_ctrl_mem[20] = 0xfd9b3050
&srds_cmplx_sec_lane12->int_ctrl_mem[21] = 0xfd9b3054
&srds_cmplx_sec_lane12->int_ctrl_mem[22] = 0xfd9b3058
&srds_cmplx_sec_lane12->int_ctrl_mem[23] = 0xfd9b305c
&srds_cmplx_sec_lane12->int_ctrl_mem[24] = 0xfd9b3060
&srds_cmplx_sec_lane12->int_ctrl_mem[25] = 0xfd9b3064
&srds_cmplx_sec_lane12->int_ctrl_mem[26] = 0xfd9b3068
&srds_cmplx_sec_lane12->int_ctrl_mem[27] = 0xfd9b306c
&srds_cmplx_sec_lane12->int_ctrl_mem[28] = 0xfd9b3070
&srds_cmplx_sec_lane12->int_ctrl_mem[29] = 0xfd9b3074
&srds_cmplx_sec_lane12->int_ctrl_mem[30] = 0xfd9b3078
&srds_cmplx_sec_lane12->int_ctrl_mem[31] = 0xfd9b307c
&srds_cmplx_sec_lane12->int_ctrl_mem[32] = 0xfd9b3080
&srds_cmplx_sec_lane12->int_ctrl_mem[33] = 0xfd9b3084
&srds_cmplx_sec_lane12->int_ctrl_mem[34] = 0xfd9b3088
&srds_cmplx_sec_lane12->int_ctrl_mem[35] = 0xfd9b308c
&srds_cmplx_sec_lane12->int_ctrl_mem[36] = 0xfd9b3090
&srds_cmplx_sec_lane12->int_ctrl_mem[37] = 0xfd9b3094
&srds_cmplx_sec_lane12->int_ctrl_mem[38] = 0xfd9b3098
&srds_cmplx_sec_lane12->int_ctrl_mem[39] = 0xfd9b309c
&srds_cmplx_sec_lane12->int_ctrl_mem[40] = 0xfd9b30a0
&srds_cmplx_sec_lane12->int_ctrl_mem[41] = 0xfd9b30a4
&srds_cmplx_sec_lane12->int_ctrl_mem[42] = 0xfd9b30a8
&srds_cmplx_sec_lane12->int_ctrl_mem[43] = 0xfd9b30ac
&srds_cmplx_sec_lane12->int_ctrl_mem[44] = 0xfd9b30b0
&srds_cmplx_sec_lane12->int_ctrl_mem[45] = 0xfd9b30b4
&srds_cmplx_sec_lane12->int_ctrl_mem[46] = 0xfd9b30b8
&srds_cmplx_sec_lane12->int_ctrl_mem[47] = 0xfd9b30bc
&srds_cmplx_sec_lane12->int_ctrl_mem[48] = 0xfd9b30c0
&srds_cmplx_sec_lane12->int_ctrl_mem[49] = 0xfd9b30c4
&srds_cmplx_sec_lane12->int_ctrl_mem[50] = 0xfd9b30c8
&srds_cmplx_sec_lane12->int_ctrl_mem[51] = 0xfd9b30cc
&srds_cmplx_sec_lane12->int_ctrl_mem[52] = 0xfd9b30d0
&srds_cmplx_sec_lane12->int_ctrl_mem[53] = 0xfd9b30d4
&srds_cmplx_sec_lane12->int_ctrl_mem[54] = 0xfd9b30d8
&srds_cmplx_sec_lane12->int_ctrl_mem[55] = 0xfd9b30dc
&srds_cmplx_sec_lane12->int_ctrl_mem[56] = 0xfd9b30e0
&srds_cmplx_sec_lane12->int_ctrl_mem[57] = 0xfd9b30e4
&srds_cmplx_sec_lane12->int_ctrl_mem[58] = 0xfd9b30e8
&srds_cmplx_sec_lane12->int_ctrl_mem[59] = 0xfd9b30ec
&srds_cmplx_sec_lane12->int_ctrl_mem[60] = 0xfd9b30f0
&srds_cmplx_sec_lane12->int_ctrl_mem[61] = 0xfd9b30f4
&srds_cmplx_sec_lane12->int_ctrl_mem[62] = 0xfd9b30f8
&srds_cmplx_sec_lane12->int_ctrl_mem[63] = 0xfd9b30fc
&srds_cmplx_sec_lane12->gen.version = 0xfd9b3100
&srds_cmplx_sec_lane12->gen.cntl = 0xfd9b3110
&srds_cmplx_sec_lane12->gen.i_core_interrupt = 0xfd9b3120
&srds_cmplx_sec_lane12->gen.i_core_interrupt_res = 0xfd9b3124
&srds_cmplx_sec_lane12->gen.status = 0xfd9b3128
&srds_cmplx_sec_lane12->gen.core_to_cntl = 0xfd9b3130
&srds_cmplx_sec_lane12->gen.tx_override = 0xfd9b3134
&srds_cmplx_sec_lane12->gen.dbg_rdy_lat_low = 0xfd9b3138
&srds_cmplx_sec_lane12->ctl[0].sw_scratch = 0xfd9b3210
&srds_cmplx_sec_lane12->ctl[1].sw_scratch = 0xfd9b3230
&srds_cmplx_sec_lane12->fsm[0].set = 0xfd9b3240
&srds_cmplx_sec_lane12->fsm[0].scnd_set = 0xfd9b3244
&srds_cmplx_sec_lane12->fsm[0].scnd = 0xfd9b3248
&srds_cmplx_sec_lane12->fsm[1].set = 0xfd9b3250
&srds_cmplx_sec_lane12->fsm[1].scnd_set = 0xfd9b3254
&srds_cmplx_sec_lane12->fsm[1].scnd = 0xfd9b3258
&srds_cmplx_sec_lane12->fsm[2].set = 0xfd9b3260
&srds_cmplx_sec_lane12->fsm[2].scnd_set = 0xfd9b3264
&srds_cmplx_sec_lane12->fsm[2].scnd = 0xfd9b3268
&srds_cmplx_sec_lane12->fsm[3].set = 0xfd9b3270
&srds_cmplx_sec_lane12->fsm[3].scnd_set = 0xfd9b3274
&srds_cmplx_sec_lane12->fsm[3].scnd = 0xfd9b3278
&srds_cmplx_sec_lane12->fsm[4].set = 0xfd9b3280
&srds_cmplx_sec_lane12->fsm[4].scnd_set = 0xfd9b3284
&srds_cmplx_sec_lane12->fsm[4].scnd = 0xfd9b3288
&srds_cmplx_sec_lane12->fsm[5].set = 0xfd9b3290
&srds_cmplx_sec_lane12->fsm[5].scnd_set = 0xfd9b3294
&srds_cmplx_sec_lane12->fsm[5].scnd = 0xfd9b3298
&srds_cmplx_sec_lane12->fsm[6].set = 0xfd9b32a0
&srds_cmplx_sec_lane12->fsm[6].scnd_set = 0xfd9b32a4
&srds_cmplx_sec_lane12->fsm[6].scnd = 0xfd9b32a8
&srds_cmplx_sec_lane12->fsm[7].set = 0xfd9b32b0
&srds_cmplx_sec_lane12->fsm[7].scnd_set = 0xfd9b32b4
&srds_cmplx_sec_lane12->fsm[7].scnd = 0xfd9b32b8
&srds_cmplx_sec_lane12->fsm[8].set = 0xfd9b32c0
&srds_cmplx_sec_lane12->fsm[8].scnd_set = 0xfd9b32c4
&srds_cmplx_sec_lane12->fsm[8].scnd = 0xfd9b32c8
&srds_cmplx_sec_lane12->fsm[9].set = 0xfd9b32d0
&srds_cmplx_sec_lane12->fsm[9].scnd_set = 0xfd9b32d4
&srds_cmplx_sec_lane12->fsm[9].scnd = 0xfd9b32d8
&srds_cmplx_sec_lane12->fsm[10].set = 0xfd9b32e0
&srds_cmplx_sec_lane12->fsm[10].scnd_set = 0xfd9b32e4
&srds_cmplx_sec_lane12->fsm[10].scnd = 0xfd9b32e8
&srds_cmplx_sec_lane12->fsm[11].set = 0xfd9b32f0
&srds_cmplx_sec_lane12->fsm[11].scnd_set = 0xfd9b32f4
&srds_cmplx_sec_lane12->fsm[11].scnd = 0xfd9b32f8
&srds_cmplx_sec_lane12->fsm[12].set = 0xfd9b3300
&srds_cmplx_sec_lane12->fsm[12].scnd_set = 0xfd9b3304
&srds_cmplx_sec_lane12->fsm[12].scnd = 0xfd9b3308
&srds_cmplx_sec_lane12->fsm[13].set = 0xfd9b3310
&srds_cmplx_sec_lane12->fsm[13].scnd_set = 0xfd9b3314
&srds_cmplx_sec_lane12->fsm[13].scnd = 0xfd9b3318
&srds_cmplx_sec_lane12->fsm[14].set = 0xfd9b3320
&srds_cmplx_sec_lane12->fsm[14].scnd_set = 0xfd9b3324
&srds_cmplx_sec_lane12->fsm[14].scnd = 0xfd9b3328
&srds_cmplx_sec_lane12->fsm[15].set = 0xfd9b3330
&srds_cmplx_sec_lane12->fsm[15].scnd_set = 0xfd9b3334
&srds_cmplx_sec_lane12->fsm[15].scnd = 0xfd9b3338
&srds_cmplx_sec_lane12->pcie.cfg = 0xfd9b3340
&srds_cmplx_sec_lane12->core.stat = 0xfd9b3360
&srds_cmplx_sec_lane12->eth.postdiv = 0xfd9b3370
&srds_cmplx_sec_lane12->eth.pdiv_msb = 0xfd9b3374
&srds_cmplx_sec_lane12->eth.pdiv_lsb = 0xfd9b3378
&srds_cmplx_sec_lane12->comma.det = 0xfd9b3380
&srds_cmplx_sec_lane12->sata.conf = 0xfd9b3390
&srds_cmplx_sec_lane12->spico.mem = 0xfd9b33a0
&srds_cmplx_sec_lane13->int_ctrl_mem[0] = 0xfd9b3400
&srds_cmplx_sec_lane13->int_ctrl_mem[1] = 0xfd9b3404
&srds_cmplx_sec_lane13->int_ctrl_mem[2] = 0xfd9b3408
&srds_cmplx_sec_lane13->int_ctrl_mem[3] = 0xfd9b340c
&srds_cmplx_sec_lane13->int_ctrl_mem[4] = 0xfd9b3410
&srds_cmplx_sec_lane13->int_ctrl_mem[5] = 0xfd9b3414
&srds_cmplx_sec_lane13->int_ctrl_mem[6] = 0xfd9b3418
&srds_cmplx_sec_lane13->int_ctrl_mem[7] = 0xfd9b341c
&srds_cmplx_sec_lane13->int_ctrl_mem[8] = 0xfd9b3420
&srds_cmplx_sec_lane13->int_ctrl_mem[9] = 0xfd9b3424
&srds_cmplx_sec_lane13->int_ctrl_mem[10] = 0xfd9b3428
&srds_cmplx_sec_lane13->int_ctrl_mem[11] = 0xfd9b342c
&srds_cmplx_sec_lane13->int_ctrl_mem[12] = 0xfd9b3430
&srds_cmplx_sec_lane13->int_ctrl_mem[13] = 0xfd9b3434
&srds_cmplx_sec_lane13->int_ctrl_mem[14] = 0xfd9b3438
&srds_cmplx_sec_lane13->int_ctrl_mem[15] = 0xfd9b343c
&srds_cmplx_sec_lane13->int_ctrl_mem[16] = 0xfd9b3440
&srds_cmplx_sec_lane13->int_ctrl_mem[17] = 0xfd9b3444
&srds_cmplx_sec_lane13->int_ctrl_mem[18] = 0xfd9b3448
&srds_cmplx_sec_lane13->int_ctrl_mem[19] = 0xfd9b344c
&srds_cmplx_sec_lane13->int_ctrl_mem[20] = 0xfd9b3450
&srds_cmplx_sec_lane13->int_ctrl_mem[21] = 0xfd9b3454
&srds_cmplx_sec_lane13->int_ctrl_mem[22] = 0xfd9b3458
&srds_cmplx_sec_lane13->int_ctrl_mem[23] = 0xfd9b345c
&srds_cmplx_sec_lane13->int_ctrl_mem[24] = 0xfd9b3460
&srds_cmplx_sec_lane13->int_ctrl_mem[25] = 0xfd9b3464
&srds_cmplx_sec_lane13->int_ctrl_mem[26] = 0xfd9b3468
&srds_cmplx_sec_lane13->int_ctrl_mem[27] = 0xfd9b346c
&srds_cmplx_sec_lane13->int_ctrl_mem[28] = 0xfd9b3470
&srds_cmplx_sec_lane13->int_ctrl_mem[29] = 0xfd9b3474
&srds_cmplx_sec_lane13->int_ctrl_mem[30] = 0xfd9b3478
&srds_cmplx_sec_lane13->int_ctrl_mem[31] = 0xfd9b347c
&srds_cmplx_sec_lane13->int_ctrl_mem[32] = 0xfd9b3480
&srds_cmplx_sec_lane13->int_ctrl_mem[33] = 0xfd9b3484
&srds_cmplx_sec_lane13->int_ctrl_mem[34] = 0xfd9b3488
&srds_cmplx_sec_lane13->int_ctrl_mem[35] = 0xfd9b348c
&srds_cmplx_sec_lane13->int_ctrl_mem[36] = 0xfd9b3490
&srds_cmplx_sec_lane13->int_ctrl_mem[37] = 0xfd9b3494
&srds_cmplx_sec_lane13->int_ctrl_mem[38] = 0xfd9b3498
&srds_cmplx_sec_lane13->int_ctrl_mem[39] = 0xfd9b349c
&srds_cmplx_sec_lane13->int_ctrl_mem[40] = 0xfd9b34a0
&srds_cmplx_sec_lane13->int_ctrl_mem[41] = 0xfd9b34a4
&srds_cmplx_sec_lane13->int_ctrl_mem[42] = 0xfd9b34a8
&srds_cmplx_sec_lane13->int_ctrl_mem[43] = 0xfd9b34ac
&srds_cmplx_sec_lane13->int_ctrl_mem[44] = 0xfd9b34b0
&srds_cmplx_sec_lane13->int_ctrl_mem[45] = 0xfd9b34b4
&srds_cmplx_sec_lane13->int_ctrl_mem[46] = 0xfd9b34b8
&srds_cmplx_sec_lane13->int_ctrl_mem[47] = 0xfd9b34bc
&srds_cmplx_sec_lane13->int_ctrl_mem[48] = 0xfd9b34c0
&srds_cmplx_sec_lane13->int_ctrl_mem[49] = 0xfd9b34c4
&srds_cmplx_sec_lane13->int_ctrl_mem[50] = 0xfd9b34c8
&srds_cmplx_sec_lane13->int_ctrl_mem[51] = 0xfd9b34cc
&srds_cmplx_sec_lane13->int_ctrl_mem[52] = 0xfd9b34d0
&srds_cmplx_sec_lane13->int_ctrl_mem[53] = 0xfd9b34d4
&srds_cmplx_sec_lane13->int_ctrl_mem[54] = 0xfd9b34d8
&srds_cmplx_sec_lane13->int_ctrl_mem[55] = 0xfd9b34dc
&srds_cmplx_sec_lane13->int_ctrl_mem[56] = 0xfd9b34e0
&srds_cmplx_sec_lane13->int_ctrl_mem[57] = 0xfd9b34e4
&srds_cmplx_sec_lane13->int_ctrl_mem[58] = 0xfd9b34e8
&srds_cmplx_sec_lane13->int_ctrl_mem[59] = 0xfd9b34ec
&srds_cmplx_sec_lane13->int_ctrl_mem[60] = 0xfd9b34f0
&srds_cmplx_sec_lane13->int_ctrl_mem[61] = 0xfd9b34f4
&srds_cmplx_sec_lane13->int_ctrl_mem[62] = 0xfd9b34f8
&srds_cmplx_sec_lane13->int_ctrl_mem[63] = 0xfd9b34fc
&srds_cmplx_sec_lane13->gen.version = 0xfd9b3500
&srds_cmplx_sec_lane13->gen.cntl = 0xfd9b3510
&srds_cmplx_sec_lane13->gen.i_core_interrupt = 0xfd9b3520
&srds_cmplx_sec_lane13->gen.i_core_interrupt_res = 0xfd9b3524
&srds_cmplx_sec_lane13->gen.status = 0xfd9b3528
&srds_cmplx_sec_lane13->gen.core_to_cntl = 0xfd9b3530
&srds_cmplx_sec_lane13->gen.tx_override = 0xfd9b3534
&srds_cmplx_sec_lane13->gen.dbg_rdy_lat_low = 0xfd9b3538
&srds_cmplx_sec_lane13->ctl[0].sw_scratch = 0xfd9b3610
&srds_cmplx_sec_lane13->ctl[1].sw_scratch = 0xfd9b3630
&srds_cmplx_sec_lane13->fsm[0].set = 0xfd9b3640
&srds_cmplx_sec_lane13->fsm[0].scnd_set = 0xfd9b3644
&srds_cmplx_sec_lane13->fsm[0].scnd = 0xfd9b3648
&srds_cmplx_sec_lane13->fsm[1].set = 0xfd9b3650
&srds_cmplx_sec_lane13->fsm[1].scnd_set = 0xfd9b3654
&srds_cmplx_sec_lane13->fsm[1].scnd = 0xfd9b3658
&srds_cmplx_sec_lane13->fsm[2].set = 0xfd9b3660
&srds_cmplx_sec_lane13->fsm[2].scnd_set = 0xfd9b3664
&srds_cmplx_sec_lane13->fsm[2].scnd = 0xfd9b3668
&srds_cmplx_sec_lane13->fsm[3].set = 0xfd9b3670
&srds_cmplx_sec_lane13->fsm[3].scnd_set = 0xfd9b3674
&srds_cmplx_sec_lane13->fsm[3].scnd = 0xfd9b3678
&srds_cmplx_sec_lane13->fsm[4].set = 0xfd9b3680
&srds_cmplx_sec_lane13->fsm[4].scnd_set = 0xfd9b3684
&srds_cmplx_sec_lane13->fsm[4].scnd = 0xfd9b3688
&srds_cmplx_sec_lane13->fsm[5].set = 0xfd9b3690
&srds_cmplx_sec_lane13->fsm[5].scnd_set = 0xfd9b3694
&srds_cmplx_sec_lane13->fsm[5].scnd = 0xfd9b3698
&srds_cmplx_sec_lane13->fsm[6].set = 0xfd9b36a0
&srds_cmplx_sec_lane13->fsm[6].scnd_set = 0xfd9b36a4
&srds_cmplx_sec_lane13->fsm[6].scnd = 0xfd9b36a8
&srds_cmplx_sec_lane13->fsm[7].set = 0xfd9b36b0
&srds_cmplx_sec_lane13->fsm[7].scnd_set = 0xfd9b36b4
&srds_cmplx_sec_lane13->fsm[7].scnd = 0xfd9b36b8
&srds_cmplx_sec_lane13->fsm[8].set = 0xfd9b36c0
&srds_cmplx_sec_lane13->fsm[8].scnd_set = 0xfd9b36c4
&srds_cmplx_sec_lane13->fsm[8].scnd = 0xfd9b36c8
&srds_cmplx_sec_lane13->fsm[9].set = 0xfd9b36d0
&srds_cmplx_sec_lane13->fsm[9].scnd_set = 0xfd9b36d4
&srds_cmplx_sec_lane13->fsm[9].scnd = 0xfd9b36d8
&srds_cmplx_sec_lane13->fsm[10].set = 0xfd9b36e0
&srds_cmplx_sec_lane13->fsm[10].scnd_set = 0xfd9b36e4
&srds_cmplx_sec_lane13->fsm[10].scnd = 0xfd9b36e8
&srds_cmplx_sec_lane13->fsm[11].set = 0xfd9b36f0
&srds_cmplx_sec_lane13->fsm[11].scnd_set = 0xfd9b36f4
&srds_cmplx_sec_lane13->fsm[11].scnd = 0xfd9b36f8
&srds_cmplx_sec_lane13->fsm[12].set = 0xfd9b3700
&srds_cmplx_sec_lane13->fsm[12].scnd_set = 0xfd9b3704
&srds_cmplx_sec_lane13->fsm[12].scnd = 0xfd9b3708
&srds_cmplx_sec_lane13->fsm[13].set = 0xfd9b3710
&srds_cmplx_sec_lane13->fsm[13].scnd_set = 0xfd9b3714
&srds_cmplx_sec_lane13->fsm[13].scnd = 0xfd9b3718
&srds_cmplx_sec_lane13->fsm[14].set = 0xfd9b3720
&srds_cmplx_sec_lane13->fsm[14].scnd_set = 0xfd9b3724
&srds_cmplx_sec_lane13->fsm[14].scnd = 0xfd9b3728
&srds_cmplx_sec_lane13->fsm[15].set = 0xfd9b3730
&srds_cmplx_sec_lane13->fsm[15].scnd_set = 0xfd9b3734
&srds_cmplx_sec_lane13->fsm[15].scnd = 0xfd9b3738
&srds_cmplx_sec_lane13->pcie.cfg = 0xfd9b3740
&srds_cmplx_sec_lane13->core.stat = 0xfd9b3760
&srds_cmplx_sec_lane13->eth.postdiv = 0xfd9b3770
&srds_cmplx_sec_lane13->eth.pdiv_msb = 0xfd9b3774
&srds_cmplx_sec_lane13->eth.pdiv_lsb = 0xfd9b3778
&srds_cmplx_sec_lane13->comma.det = 0xfd9b3780
&srds_cmplx_sec_lane13->sata.conf = 0xfd9b3790
&srds_cmplx_sec_lane13->spico.mem = 0xfd9b37a0
&srds_cmplx_sec_lane14->int_ctrl_mem[0] = 0xfd9b3800
&srds_cmplx_sec_lane14->int_ctrl_mem[1] = 0xfd9b3804
&srds_cmplx_sec_lane14->int_ctrl_mem[2] = 0xfd9b3808
&srds_cmplx_sec_lane14->int_ctrl_mem[3] = 0xfd9b380c
&srds_cmplx_sec_lane14->int_ctrl_mem[4] = 0xfd9b3810
&srds_cmplx_sec_lane14->int_ctrl_mem[5] = 0xfd9b3814
&srds_cmplx_sec_lane14->int_ctrl_mem[6] = 0xfd9b3818
&srds_cmplx_sec_lane14->int_ctrl_mem[7] = 0xfd9b381c
&srds_cmplx_sec_lane14->int_ctrl_mem[8] = 0xfd9b3820
&srds_cmplx_sec_lane14->int_ctrl_mem[9] = 0xfd9b3824
&srds_cmplx_sec_lane14->int_ctrl_mem[10] = 0xfd9b3828
&srds_cmplx_sec_lane14->int_ctrl_mem[11] = 0xfd9b382c
&srds_cmplx_sec_lane14->int_ctrl_mem[12] = 0xfd9b3830
&srds_cmplx_sec_lane14->int_ctrl_mem[13] = 0xfd9b3834
&srds_cmplx_sec_lane14->int_ctrl_mem[14] = 0xfd9b3838
&srds_cmplx_sec_lane14->int_ctrl_mem[15] = 0xfd9b383c
&srds_cmplx_sec_lane14->int_ctrl_mem[16] = 0xfd9b3840
&srds_cmplx_sec_lane14->int_ctrl_mem[17] = 0xfd9b3844
&srds_cmplx_sec_lane14->int_ctrl_mem[18] = 0xfd9b3848
&srds_cmplx_sec_lane14->int_ctrl_mem[19] = 0xfd9b384c
&srds_cmplx_sec_lane14->int_ctrl_mem[20] = 0xfd9b3850
&srds_cmplx_sec_lane14->int_ctrl_mem[21] = 0xfd9b3854
&srds_cmplx_sec_lane14->int_ctrl_mem[22] = 0xfd9b3858
&srds_cmplx_sec_lane14->int_ctrl_mem[23] = 0xfd9b385c
&srds_cmplx_sec_lane14->int_ctrl_mem[24] = 0xfd9b3860
&srds_cmplx_sec_lane14->int_ctrl_mem[25] = 0xfd9b3864
&srds_cmplx_sec_lane14->int_ctrl_mem[26] = 0xfd9b3868
&srds_cmplx_sec_lane14->int_ctrl_mem[27] = 0xfd9b386c
&srds_cmplx_sec_lane14->int_ctrl_mem[28] = 0xfd9b3870
&srds_cmplx_sec_lane14->int_ctrl_mem[29] = 0xfd9b3874
&srds_cmplx_sec_lane14->int_ctrl_mem[30] = 0xfd9b3878
&srds_cmplx_sec_lane14->int_ctrl_mem[31] = 0xfd9b387c
&srds_cmplx_sec_lane14->int_ctrl_mem[32] = 0xfd9b3880
&srds_cmplx_sec_lane14->int_ctrl_mem[33] = 0xfd9b3884
&srds_cmplx_sec_lane14->int_ctrl_mem[34] = 0xfd9b3888
&srds_cmplx_sec_lane14->int_ctrl_mem[35] = 0xfd9b388c
&srds_cmplx_sec_lane14->int_ctrl_mem[36] = 0xfd9b3890
&srds_cmplx_sec_lane14->int_ctrl_mem[37] = 0xfd9b3894
&srds_cmplx_sec_lane14->int_ctrl_mem[38] = 0xfd9b3898
&srds_cmplx_sec_lane14->int_ctrl_mem[39] = 0xfd9b389c
&srds_cmplx_sec_lane14->int_ctrl_mem[40] = 0xfd9b38a0
&srds_cmplx_sec_lane14->int_ctrl_mem[41] = 0xfd9b38a4
&srds_cmplx_sec_lane14->int_ctrl_mem[42] = 0xfd9b38a8
&srds_cmplx_sec_lane14->int_ctrl_mem[43] = 0xfd9b38ac
&srds_cmplx_sec_lane14->int_ctrl_mem[44] = 0xfd9b38b0
&srds_cmplx_sec_lane14->int_ctrl_mem[45] = 0xfd9b38b4
&srds_cmplx_sec_lane14->int_ctrl_mem[46] = 0xfd9b38b8
&srds_cmplx_sec_lane14->int_ctrl_mem[47] = 0xfd9b38bc
&srds_cmplx_sec_lane14->int_ctrl_mem[48] = 0xfd9b38c0
&srds_cmplx_sec_lane14->int_ctrl_mem[49] = 0xfd9b38c4
&srds_cmplx_sec_lane14->int_ctrl_mem[50] = 0xfd9b38c8
&srds_cmplx_sec_lane14->int_ctrl_mem[51] = 0xfd9b38cc
&srds_cmplx_sec_lane14->int_ctrl_mem[52] = 0xfd9b38d0
&srds_cmplx_sec_lane14->int_ctrl_mem[53] = 0xfd9b38d4
&srds_cmplx_sec_lane14->int_ctrl_mem[54] = 0xfd9b38d8
&srds_cmplx_sec_lane14->int_ctrl_mem[55] = 0xfd9b38dc
&srds_cmplx_sec_lane14->int_ctrl_mem[56] = 0xfd9b38e0
&srds_cmplx_sec_lane14->int_ctrl_mem[57] = 0xfd9b38e4
&srds_cmplx_sec_lane14->int_ctrl_mem[58] = 0xfd9b38e8
&srds_cmplx_sec_lane14->int_ctrl_mem[59] = 0xfd9b38ec
&srds_cmplx_sec_lane14->int_ctrl_mem[60] = 0xfd9b38f0
&srds_cmplx_sec_lane14->int_ctrl_mem[61] = 0xfd9b38f4
&srds_cmplx_sec_lane14->int_ctrl_mem[62] = 0xfd9b38f8
&srds_cmplx_sec_lane14->int_ctrl_mem[63] = 0xfd9b38fc
&srds_cmplx_sec_lane14->gen.version = 0xfd9b3900
&srds_cmplx_sec_lane14->gen.cntl = 0xfd9b3910
&srds_cmplx_sec_lane14->gen.i_core_interrupt = 0xfd9b3920
&srds_cmplx_sec_lane14->gen.i_core_interrupt_res = 0xfd9b3924
&srds_cmplx_sec_lane14->gen.status = 0xfd9b3928
&srds_cmplx_sec_lane14->gen.core_to_cntl = 0xfd9b3930
&srds_cmplx_sec_lane14->gen.tx_override = 0xfd9b3934
&srds_cmplx_sec_lane14->gen.dbg_rdy_lat_low = 0xfd9b3938
&srds_cmplx_sec_lane14->ctl[0].sw_scratch = 0xfd9b3a10
&srds_cmplx_sec_lane14->ctl[1].sw_scratch = 0xfd9b3a30
&srds_cmplx_sec_lane14->fsm[0].set = 0xfd9b3a40
&srds_cmplx_sec_lane14->fsm[0].scnd_set = 0xfd9b3a44
&srds_cmplx_sec_lane14->fsm[0].scnd = 0xfd9b3a48
&srds_cmplx_sec_lane14->fsm[1].set = 0xfd9b3a50
&srds_cmplx_sec_lane14->fsm[1].scnd_set = 0xfd9b3a54
&srds_cmplx_sec_lane14->fsm[1].scnd = 0xfd9b3a58
&srds_cmplx_sec_lane14->fsm[2].set = 0xfd9b3a60
&srds_cmplx_sec_lane14->fsm[2].scnd_set = 0xfd9b3a64
&srds_cmplx_sec_lane14->fsm[2].scnd = 0xfd9b3a68
&srds_cmplx_sec_lane14->fsm[3].set = 0xfd9b3a70
&srds_cmplx_sec_lane14->fsm[3].scnd_set = 0xfd9b3a74
&srds_cmplx_sec_lane14->fsm[3].scnd = 0xfd9b3a78
&srds_cmplx_sec_lane14->fsm[4].set = 0xfd9b3a80
&srds_cmplx_sec_lane14->fsm[4].scnd_set = 0xfd9b3a84
&srds_cmplx_sec_lane14->fsm[4].scnd = 0xfd9b3a88
&srds_cmplx_sec_lane14->fsm[5].set = 0xfd9b3a90
&srds_cmplx_sec_lane14->fsm[5].scnd_set = 0xfd9b3a94
&srds_cmplx_sec_lane14->fsm[5].scnd = 0xfd9b3a98
&srds_cmplx_sec_lane14->fsm[6].set = 0xfd9b3aa0
&srds_cmplx_sec_lane14->fsm[6].scnd_set = 0xfd9b3aa4
&srds_cmplx_sec_lane14->fsm[6].scnd = 0xfd9b3aa8
&srds_cmplx_sec_lane14->fsm[7].set = 0xfd9b3ab0
&srds_cmplx_sec_lane14->fsm[7].scnd_set = 0xfd9b3ab4
&srds_cmplx_sec_lane14->fsm[7].scnd = 0xfd9b3ab8
&srds_cmplx_sec_lane14->fsm[8].set = 0xfd9b3ac0
&srds_cmplx_sec_lane14->fsm[8].scnd_set = 0xfd9b3ac4
&srds_cmplx_sec_lane14->fsm[8].scnd = 0xfd9b3ac8
&srds_cmplx_sec_lane14->fsm[9].set = 0xfd9b3ad0
&srds_cmplx_sec_lane14->fsm[9].scnd_set = 0xfd9b3ad4
&srds_cmplx_sec_lane14->fsm[9].scnd = 0xfd9b3ad8
&srds_cmplx_sec_lane14->fsm[10].set = 0xfd9b3ae0
&srds_cmplx_sec_lane14->fsm[10].scnd_set = 0xfd9b3ae4
&srds_cmplx_sec_lane14->fsm[10].scnd = 0xfd9b3ae8
&srds_cmplx_sec_lane14->fsm[11].set = 0xfd9b3af0
&srds_cmplx_sec_lane14->fsm[11].scnd_set = 0xfd9b3af4
&srds_cmplx_sec_lane14->fsm[11].scnd = 0xfd9b3af8
&srds_cmplx_sec_lane14->fsm[12].set = 0xfd9b3b00
&srds_cmplx_sec_lane14->fsm[12].scnd_set = 0xfd9b3b04
&srds_cmplx_sec_lane14->fsm[12].scnd = 0xfd9b3b08
&srds_cmplx_sec_lane14->fsm[13].set = 0xfd9b3b10
&srds_cmplx_sec_lane14->fsm[13].scnd_set = 0xfd9b3b14
&srds_cmplx_sec_lane14->fsm[13].scnd = 0xfd9b3b18
&srds_cmplx_sec_lane14->fsm[14].set = 0xfd9b3b20
&srds_cmplx_sec_lane14->fsm[14].scnd_set = 0xfd9b3b24
&srds_cmplx_sec_lane14->fsm[14].scnd = 0xfd9b3b28
&srds_cmplx_sec_lane14->fsm[15].set = 0xfd9b3b30
&srds_cmplx_sec_lane14->fsm[15].scnd_set = 0xfd9b3b34
&srds_cmplx_sec_lane14->fsm[15].scnd = 0xfd9b3b38
&srds_cmplx_sec_lane14->pcie.cfg = 0xfd9b3b40
&srds_cmplx_sec_lane14->core.stat = 0xfd9b3b60
&srds_cmplx_sec_lane14->eth.postdiv = 0xfd9b3b70
&srds_cmplx_sec_lane14->eth.pdiv_msb = 0xfd9b3b74
&srds_cmplx_sec_lane14->eth.pdiv_lsb = 0xfd9b3b78
&srds_cmplx_sec_lane14->comma.det = 0xfd9b3b80
&srds_cmplx_sec_lane14->sata.conf = 0xfd9b3b90
&srds_cmplx_sec_lane14->spico.mem = 0xfd9b3ba0
&srds_cmplx_sec_lane15->int_ctrl_mem[0] = 0xfd9b3c00
&srds_cmplx_sec_lane15->int_ctrl_mem[1] = 0xfd9b3c04
&srds_cmplx_sec_lane15->int_ctrl_mem[2] = 0xfd9b3c08
&srds_cmplx_sec_lane15->int_ctrl_mem[3] = 0xfd9b3c0c
&srds_cmplx_sec_lane15->int_ctrl_mem[4] = 0xfd9b3c10
&srds_cmplx_sec_lane15->int_ctrl_mem[5] = 0xfd9b3c14
&srds_cmplx_sec_lane15->int_ctrl_mem[6] = 0xfd9b3c18
&srds_cmplx_sec_lane15->int_ctrl_mem[7] = 0xfd9b3c1c
&srds_cmplx_sec_lane15->int_ctrl_mem[8] = 0xfd9b3c20
&srds_cmplx_sec_lane15->int_ctrl_mem[9] = 0xfd9b3c24
&srds_cmplx_sec_lane15->int_ctrl_mem[10] = 0xfd9b3c28
&srds_cmplx_sec_lane15->int_ctrl_mem[11] = 0xfd9b3c2c
&srds_cmplx_sec_lane15->int_ctrl_mem[12] = 0xfd9b3c30
&srds_cmplx_sec_lane15->int_ctrl_mem[13] = 0xfd9b3c34
&srds_cmplx_sec_lane15->int_ctrl_mem[14] = 0xfd9b3c38
&srds_cmplx_sec_lane15->int_ctrl_mem[15] = 0xfd9b3c3c
&srds_cmplx_sec_lane15->int_ctrl_mem[16] = 0xfd9b3c40
&srds_cmplx_sec_lane15->int_ctrl_mem[17] = 0xfd9b3c44
&srds_cmplx_sec_lane15->int_ctrl_mem[18] = 0xfd9b3c48
&srds_cmplx_sec_lane15->int_ctrl_mem[19] = 0xfd9b3c4c
&srds_cmplx_sec_lane15->int_ctrl_mem[20] = 0xfd9b3c50
&srds_cmplx_sec_lane15->int_ctrl_mem[21] = 0xfd9b3c54
&srds_cmplx_sec_lane15->int_ctrl_mem[22] = 0xfd9b3c58
&srds_cmplx_sec_lane15->int_ctrl_mem[23] = 0xfd9b3c5c
&srds_cmplx_sec_lane15->int_ctrl_mem[24] = 0xfd9b3c60
&srds_cmplx_sec_lane15->int_ctrl_mem[25] = 0xfd9b3c64
&srds_cmplx_sec_lane15->int_ctrl_mem[26] = 0xfd9b3c68
&srds_cmplx_sec_lane15->int_ctrl_mem[27] = 0xfd9b3c6c
&srds_cmplx_sec_lane15->int_ctrl_mem[28] = 0xfd9b3c70
&srds_cmplx_sec_lane15->int_ctrl_mem[29] = 0xfd9b3c74
&srds_cmplx_sec_lane15->int_ctrl_mem[30] = 0xfd9b3c78
&srds_cmplx_sec_lane15->int_ctrl_mem[31] = 0xfd9b3c7c
&srds_cmplx_sec_lane15->int_ctrl_mem[32] = 0xfd9b3c80
&srds_cmplx_sec_lane15->int_ctrl_mem[33] = 0xfd9b3c84
&srds_cmplx_sec_lane15->int_ctrl_mem[34] = 0xfd9b3c88
&srds_cmplx_sec_lane15->int_ctrl_mem[35] = 0xfd9b3c8c
&srds_cmplx_sec_lane15->int_ctrl_mem[36] = 0xfd9b3c90
&srds_cmplx_sec_lane15->int_ctrl_mem[37] = 0xfd9b3c94
&srds_cmplx_sec_lane15->int_ctrl_mem[38] = 0xfd9b3c98
&srds_cmplx_sec_lane15->int_ctrl_mem[39] = 0xfd9b3c9c
&srds_cmplx_sec_lane15->int_ctrl_mem[40] = 0xfd9b3ca0
&srds_cmplx_sec_lane15->int_ctrl_mem[41] = 0xfd9b3ca4
&srds_cmplx_sec_lane15->int_ctrl_mem[42] = 0xfd9b3ca8
&srds_cmplx_sec_lane15->int_ctrl_mem[43] = 0xfd9b3cac
&srds_cmplx_sec_lane15->int_ctrl_mem[44] = 0xfd9b3cb0
&srds_cmplx_sec_lane15->int_ctrl_mem[45] = 0xfd9b3cb4
&srds_cmplx_sec_lane15->int_ctrl_mem[46] = 0xfd9b3cb8
&srds_cmplx_sec_lane15->int_ctrl_mem[47] = 0xfd9b3cbc
&srds_cmplx_sec_lane15->int_ctrl_mem[48] = 0xfd9b3cc0
&srds_cmplx_sec_lane15->int_ctrl_mem[49] = 0xfd9b3cc4
&srds_cmplx_sec_lane15->int_ctrl_mem[50] = 0xfd9b3cc8
&srds_cmplx_sec_lane15->int_ctrl_mem[51] = 0xfd9b3ccc
&srds_cmplx_sec_lane15->int_ctrl_mem[52] = 0xfd9b3cd0
&srds_cmplx_sec_lane15->int_ctrl_mem[53] = 0xfd9b3cd4
&srds_cmplx_sec_lane15->int_ctrl_mem[54] = 0xfd9b3cd8
&srds_cmplx_sec_lane15->int_ctrl_mem[55] = 0xfd9b3cdc
&srds_cmplx_sec_lane15->int_ctrl_mem[56] = 0xfd9b3ce0
&srds_cmplx_sec_lane15->int_ctrl_mem[57] = 0xfd9b3ce4
&srds_cmplx_sec_lane15->int_ctrl_mem[58] = 0xfd9b3ce8
&srds_cmplx_sec_lane15->int_ctrl_mem[59] = 0xfd9b3cec
&srds_cmplx_sec_lane15->int_ctrl_mem[60] = 0xfd9b3cf0
&srds_cmplx_sec_lane15->int_ctrl_mem[61] = 0xfd9b3cf4
&srds_cmplx_sec_lane15->int_ctrl_mem[62] = 0xfd9b3cf8
&srds_cmplx_sec_lane15->int_ctrl_mem[63] = 0xfd9b3cfc
&srds_cmplx_sec_lane15->gen.version = 0xfd9b3d00
&srds_cmplx_sec_lane15->gen.cntl = 0xfd9b3d10
&srds_cmplx_sec_lane15->gen.i_core_interrupt = 0xfd9b3d20
&srds_cmplx_sec_lane15->gen.i_core_interrupt_res = 0xfd9b3d24
&srds_cmplx_sec_lane15->gen.status = 0xfd9b3d28
&srds_cmplx_sec_lane15->gen.core_to_cntl = 0xfd9b3d30
&srds_cmplx_sec_lane15->gen.tx_override = 0xfd9b3d34
&srds_cmplx_sec_lane15->gen.dbg_rdy_lat_low = 0xfd9b3d38
&srds_cmplx_sec_lane15->ctl[0].sw_scratch = 0xfd9b3e10
&srds_cmplx_sec_lane15->ctl[1].sw_scratch = 0xfd9b3e30
&srds_cmplx_sec_lane15->fsm[0].set = 0xfd9b3e40
&srds_cmplx_sec_lane15->fsm[0].scnd_set = 0xfd9b3e44
&srds_cmplx_sec_lane15->fsm[0].scnd = 0xfd9b3e48
&srds_cmplx_sec_lane15->fsm[1].set = 0xfd9b3e50
&srds_cmplx_sec_lane15->fsm[1].scnd_set = 0xfd9b3e54
&srds_cmplx_sec_lane15->fsm[1].scnd = 0xfd9b3e58
&srds_cmplx_sec_lane15->fsm[2].set = 0xfd9b3e60
&srds_cmplx_sec_lane15->fsm[2].scnd_set = 0xfd9b3e64
&srds_cmplx_sec_lane15->fsm[2].scnd = 0xfd9b3e68
&srds_cmplx_sec_lane15->fsm[3].set = 0xfd9b3e70
&srds_cmplx_sec_lane15->fsm[3].scnd_set = 0xfd9b3e74
&srds_cmplx_sec_lane15->fsm[3].scnd = 0xfd9b3e78
&srds_cmplx_sec_lane15->fsm[4].set = 0xfd9b3e80
&srds_cmplx_sec_lane15->fsm[4].scnd_set = 0xfd9b3e84
&srds_cmplx_sec_lane15->fsm[4].scnd = 0xfd9b3e88
&srds_cmplx_sec_lane15->fsm[5].set = 0xfd9b3e90
&srds_cmplx_sec_lane15->fsm[5].scnd_set = 0xfd9b3e94
&srds_cmplx_sec_lane15->fsm[5].scnd = 0xfd9b3e98
&srds_cmplx_sec_lane15->fsm[6].set = 0xfd9b3ea0
&srds_cmplx_sec_lane15->fsm[6].scnd_set = 0xfd9b3ea4
&srds_cmplx_sec_lane15->fsm[6].scnd = 0xfd9b3ea8
&srds_cmplx_sec_lane15->fsm[7].set = 0xfd9b3eb0
&srds_cmplx_sec_lane15->fsm[7].scnd_set = 0xfd9b3eb4
&srds_cmplx_sec_lane15->fsm[7].scnd = 0xfd9b3eb8
&srds_cmplx_sec_lane15->fsm[8].set = 0xfd9b3ec0
&srds_cmplx_sec_lane15->fsm[8].scnd_set = 0xfd9b3ec4
&srds_cmplx_sec_lane15->fsm[8].scnd = 0xfd9b3ec8
&srds_cmplx_sec_lane15->fsm[9].set = 0xfd9b3ed0
&srds_cmplx_sec_lane15->fsm[9].scnd_set = 0xfd9b3ed4
&srds_cmplx_sec_lane15->fsm[9].scnd = 0xfd9b3ed8
&srds_cmplx_sec_lane15->fsm[10].set = 0xfd9b3ee0
&srds_cmplx_sec_lane15->fsm[10].scnd_set = 0xfd9b3ee4
&srds_cmplx_sec_lane15->fsm[10].scnd = 0xfd9b3ee8
&srds_cmplx_sec_lane15->fsm[11].set = 0xfd9b3ef0
&srds_cmplx_sec_lane15->fsm[11].scnd_set = 0xfd9b3ef4
&srds_cmplx_sec_lane15->fsm[11].scnd = 0xfd9b3ef8
&srds_cmplx_sec_lane15->fsm[12].set = 0xfd9b3f00
&srds_cmplx_sec_lane15->fsm[12].scnd_set = 0xfd9b3f04
&srds_cmplx_sec_lane15->fsm[12].scnd = 0xfd9b3f08
&srds_cmplx_sec_lane15->fsm[13].set = 0xfd9b3f10
&srds_cmplx_sec_lane15->fsm[13].scnd_set = 0xfd9b3f14
&srds_cmplx_sec_lane15->fsm[13].scnd = 0xfd9b3f18
&srds_cmplx_sec_lane15->fsm[14].set = 0xfd9b3f20
&srds_cmplx_sec_lane15->fsm[14].scnd_set = 0xfd9b3f24
&srds_cmplx_sec_lane15->fsm[14].scnd = 0xfd9b3f28
&srds_cmplx_sec_lane15->fsm[15].set = 0xfd9b3f30
&srds_cmplx_sec_lane15->fsm[15].scnd_set = 0xfd9b3f34
&srds_cmplx_sec_lane15->fsm[15].scnd = 0xfd9b3f38
&srds_cmplx_sec_lane15->pcie.cfg = 0xfd9b3f40
&srds_cmplx_sec_lane15->core.stat = 0xfd9b3f60
&srds_cmplx_sec_lane15->eth.postdiv = 0xfd9b3f70
&srds_cmplx_sec_lane15->eth.pdiv_msb = 0xfd9b3f74
&srds_cmplx_sec_lane15->eth.pdiv_lsb = 0xfd9b3f78
&srds_cmplx_sec_lane15->comma.det = 0xfd9b3f80
&srds_cmplx_sec_lane15->sata.conf = 0xfd9b3f90
&srds_cmplx_sec_lane15->spico.mem = 0xfd9b3fa0
&srds_cmplx_hs->gen.version = 0xfd9c0100
&srds_cmplx_hs->tnk_gen.mux = 0xfd9c0500
&srds_cmplx_hs->tnk_gen.tx_clk = 0xfd9c0504
&srds_cmplx_hs->tpr_cfg.main_sel = 0xfd9c0520
&srds_cmplx_hs->tpr_cfg.main_mux = 0xfd9c0524
&srds_cmplx_hs->tpr_cfg.multi_sel = 0xfd9c0528
&srds_cmplx_hs->tpr_cfg.reserv_mux = 0xfd9c052c
&srds_cmplx_hs->tpr_cfg.hs_sel = 0xfd9c0530
&srds_cmplx_hs->tpr_cfg.hs_mux = 0xfd9c0534
&srds_cmplx_hs_sbus_master->int_ctrl_mem[0] = 0xfd9c1000
&srds_cmplx_hs_sbus_master->int_ctrl_mem[1] = 0xfd9c1004
&srds_cmplx_hs_sbus_master->int_ctrl_mem[2] = 0xfd9c1008
&srds_cmplx_hs_sbus_master->int_ctrl_mem[3] = 0xfd9c100c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[4] = 0xfd9c1010
&srds_cmplx_hs_sbus_master->int_ctrl_mem[5] = 0xfd9c1014
&srds_cmplx_hs_sbus_master->int_ctrl_mem[6] = 0xfd9c1018
&srds_cmplx_hs_sbus_master->int_ctrl_mem[7] = 0xfd9c101c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[8] = 0xfd9c1020
&srds_cmplx_hs_sbus_master->int_ctrl_mem[9] = 0xfd9c1024
&srds_cmplx_hs_sbus_master->int_ctrl_mem[10] = 0xfd9c1028
&srds_cmplx_hs_sbus_master->int_ctrl_mem[11] = 0xfd9c102c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[12] = 0xfd9c1030
&srds_cmplx_hs_sbus_master->int_ctrl_mem[13] = 0xfd9c1034
&srds_cmplx_hs_sbus_master->int_ctrl_mem[14] = 0xfd9c1038
&srds_cmplx_hs_sbus_master->int_ctrl_mem[15] = 0xfd9c103c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[16] = 0xfd9c1040
&srds_cmplx_hs_sbus_master->int_ctrl_mem[17] = 0xfd9c1044
&srds_cmplx_hs_sbus_master->int_ctrl_mem[18] = 0xfd9c1048
&srds_cmplx_hs_sbus_master->int_ctrl_mem[19] = 0xfd9c104c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[20] = 0xfd9c1050
&srds_cmplx_hs_sbus_master->int_ctrl_mem[21] = 0xfd9c1054
&srds_cmplx_hs_sbus_master->int_ctrl_mem[22] = 0xfd9c1058
&srds_cmplx_hs_sbus_master->int_ctrl_mem[23] = 0xfd9c105c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[24] = 0xfd9c1060
&srds_cmplx_hs_sbus_master->int_ctrl_mem[25] = 0xfd9c1064
&srds_cmplx_hs_sbus_master->int_ctrl_mem[26] = 0xfd9c1068
&srds_cmplx_hs_sbus_master->int_ctrl_mem[27] = 0xfd9c106c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[28] = 0xfd9c1070
&srds_cmplx_hs_sbus_master->int_ctrl_mem[29] = 0xfd9c1074
&srds_cmplx_hs_sbus_master->int_ctrl_mem[30] = 0xfd9c1078
&srds_cmplx_hs_sbus_master->int_ctrl_mem[31] = 0xfd9c107c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[32] = 0xfd9c1080
&srds_cmplx_hs_sbus_master->int_ctrl_mem[33] = 0xfd9c1084
&srds_cmplx_hs_sbus_master->int_ctrl_mem[34] = 0xfd9c1088
&srds_cmplx_hs_sbus_master->int_ctrl_mem[35] = 0xfd9c108c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[36] = 0xfd9c1090
&srds_cmplx_hs_sbus_master->int_ctrl_mem[37] = 0xfd9c1094
&srds_cmplx_hs_sbus_master->int_ctrl_mem[38] = 0xfd9c1098
&srds_cmplx_hs_sbus_master->int_ctrl_mem[39] = 0xfd9c109c
&srds_cmplx_hs_sbus_master->int_ctrl_mem[40] = 0xfd9c10a0
&srds_cmplx_hs_sbus_master->int_ctrl_mem[41] = 0xfd9c10a4
&srds_cmplx_hs_sbus_master->int_ctrl_mem[42] = 0xfd9c10a8
&srds_cmplx_hs_sbus_master->int_ctrl_mem[43] = 0xfd9c10ac
&srds_cmplx_hs_sbus_master->int_ctrl_mem[44] = 0xfd9c10b0
&srds_cmplx_hs_sbus_master->int_ctrl_mem[45] = 0xfd9c10b4
&srds_cmplx_hs_sbus_master->int_ctrl_mem[46] = 0xfd9c10b8
&srds_cmplx_hs_sbus_master->int_ctrl_mem[47] = 0xfd9c10bc
&srds_cmplx_hs_sbus_master->int_ctrl_mem[48] = 0xfd9c10c0
&srds_cmplx_hs_sbus_master->int_ctrl_mem[49] = 0xfd9c10c4
&srds_cmplx_hs_sbus_master->int_ctrl_mem[50] = 0xfd9c10c8
&srds_cmplx_hs_sbus_master->int_ctrl_mem[51] = 0xfd9c10cc
&srds_cmplx_hs_sbus_master->int_ctrl_mem[52] = 0xfd9c10d0
&srds_cmplx_hs_sbus_master->int_ctrl_mem[53] = 0xfd9c10d4
&srds_cmplx_hs_sbus_master->int_ctrl_mem[54] = 0xfd9c10d8
&srds_cmplx_hs_sbus_master->int_ctrl_mem[55] = 0xfd9c10dc
&srds_cmplx_hs_sbus_master->int_ctrl_mem[56] = 0xfd9c10e0
&srds_cmplx_hs_sbus_master->int_ctrl_mem[57] = 0xfd9c10e4
&srds_cmplx_hs_sbus_master->int_ctrl_mem[58] = 0xfd9c10e8
&srds_cmplx_hs_sbus_master->int_ctrl_mem[59] = 0xfd9c10ec
&srds_cmplx_hs_sbus_master->int_ctrl_mem[60] = 0xfd9c10f0
&srds_cmplx_hs_sbus_master->int_ctrl_mem[61] = 0xfd9c10f4
&srds_cmplx_hs_sbus_master->int_ctrl_mem[62] = 0xfd9c10f8
&srds_cmplx_hs_sbus_master->int_ctrl_mem[63] = 0xfd9c10fc
&srds_cmplx_hs_sbus_master->gen.version = 0xfd9c1100
&srds_cmplx_hs_sbus_master->sbus.cfg = 0xfd9c1210
&srds_cmplx_hs_sbus_master->sbus.ctl = 0xfd9c1214
&srds_cmplx_hs_sbus_master->sbus.reg_0xfe_0x81 = 0xfd9c1218
&srds_cmplx_hs_sbus_master->sbus.reg_0xfe_0x80 = 0xfd9c121c
&srds_cmplx_hs_sbus_master->sbus.core_cmd = 0xfd9c1220
&srds_cmplx_hs_sbus_master->sbus.core_add = 0xfd9c1224
&srds_cmplx_hs_sbus_master->sbus.core_data = 0xfd9c1228
&srds_cmplx_hs_sbus_master->sbus.core_rcv = 0xfd9c122c
&srds_cmplx_hs_sbus_master->sbus.rcv = 0xfd9c1230
&srds_cmplx_hs_sbus_master->sbus.spare_int_cmd = 0xfd9c1234
&srds_cmplx_hs_sbus_master->sbus.spare_add = 0xfd9c1238
&srds_cmplx_hs_sbus_master->sbus.spare_data = 0xfd9c123c
&srds_cmplx_hs_sbus_master->sbus.spare_rcv_res = 0xfd9c1240
&srds_cmplx_hs_sbus_master->sbus.spare_rcv = 0xfd9c1244
&srds_cmplx_hs_sbus_master->sbus.core_mem = 0xfd9c1248
&srds_cmplx_hs_sbus_master->sbus.bist_done = 0xfd9c124c
&srds_cmplx_hs_sbus_master->sbus.sticky = 0xfd9c1254
&srds_cmplx_hs_sbus_master->sbus.rcv_sticky = 0xfd9c1258
&srds_cmplx_hs_sbus_master->sbus.rcv_data_sticky = 0xfd9c125c
&srds_cmplx_hs_sbus_master->rom.ctrl = 0xfd9c1310
&srds_cmplx_hs_sbus_master->twi.data = 0xfd9c1390
&srds_cmplx_hs_sbus_master->twi.wr = 0xfd9c1394
&srds_cmplx_hs_sbus_master->twi.low_address = 0xfd9c1398
&srds_cmplx_hs_sbus_master->spico.cntl = 0xfd9c1410
&srds_cmplx_hs_sbus_master->spico.general_purpose = 0xfd9c1414
&srds_cmplx_hs_sbus_master->spico.alert = 0xfd9c1418
&srds_cmplx_hs_sbus_master->spico.mem = 0xfd9c141c
&srds_cmplx_hs_sbus_master->spico.temp = 0xfd9c1420
&srds_cmplx_hs_sbus_master->spico.sleep = 0xfd9c1424
&srds_cmplx_hs_sbus_master->spico.threshold = 0xfd9c1428
&srds_cmplx_hs_sbus_master->spico.general = 0xfd9c142c
&srds_cmplx_hs_sbus_master->sbm_mutex[0].mutex_lane = 0xfd9c1500
&srds_cmplx_hs_sbus_master->sbm_mutex[1].mutex_lane = 0xfd9c1504
&srds_cmplx_hs_sbus_master->sbm_mutex[2].mutex_lane = 0xfd9c1508
&srds_cmplx_hs_sbus_master->sbm_mutex[3].mutex_lane = 0xfd9c150c
&srds_cmplx_hs_sbus_master->sbm_mutex[4].mutex_lane = 0xfd9c1510
&srds_cmplx_hs_sbus_master->sbm_mutex[5].mutex_lane = 0xfd9c1514
&srds_cmplx_hs_sbus_master->sbm_mutex[6].mutex_lane = 0xfd9c1518
&srds_cmplx_hs_sbus_master->sbm_mutex[7].mutex_lane = 0xfd9c151c
&srds_cmplx_hs_sbus_master->sbm_mutex[8].mutex_lane = 0xfd9c1520
&srds_cmplx_hs_sbus_master->sbm_mutex[9].mutex_lane = 0xfd9c1524
&srds_cmplx_hs_sbus_master->sbm_mutex[10].mutex_lane = 0xfd9c1528
&srds_cmplx_hs_sbus_master->sbm_mutex[11].mutex_lane = 0xfd9c152c
&srds_cmplx_hs_sbus_master->sbm_mutex[12].mutex_lane = 0xfd9c1530
&srds_cmplx_hs_sbus_master->sbm_mutex[13].mutex_lane = 0xfd9c1534
&srds_cmplx_hs_sbus_master->sbm_mutex[14].mutex_lane = 0xfd9c1538
&srds_cmplx_hs_sbus_master->sbm_mutex[15].mutex_lane = 0xfd9c153c
&srds_cmplx_hs_sbus_master->sbm_mutex[16].mutex_lane = 0xfd9c1540
&srds_cmplx_hs_sbus_master->sbm_mutex[17].mutex_lane = 0xfd9c1544
&srds_cmplx_hs_sbus_master->sbm_mutex[18].mutex_lane = 0xfd9c1548
&srds_cmplx_hs_sbus_master->sbm_mutex[19].mutex_lane = 0xfd9c154c
&srds_cmplx_hs_sbus_master->sbm_mutex[20].mutex_lane = 0xfd9c1550
&srds_cmplx_hs_sbus_master->sbm_mutex[21].mutex_lane = 0xfd9c1554
&srds_cmplx_hs_sbus_master->sbm_mutex[22].mutex_lane = 0xfd9c1558
&srds_cmplx_hs_sbus_master->sbm_mutex[23].mutex_lane = 0xfd9c155c
&srds_cmplx_hs_sbus_master->sbm_mutex[24].mutex_lane = 0xfd9c1560
&srds_cmplx_hs_sbus_master->sbm_mutex[25].mutex_lane = 0xfd9c1564
&srds_cmplx_hs_sbus_master->sbm_mutex[26].mutex_lane = 0xfd9c1568
&srds_cmplx_hs_sbus_master->sbm_mutex[27].mutex_lane = 0xfd9c156c
&srds_cmplx_hs_sbus_master->sbm_mutex[28].mutex_lane = 0xfd9c1570
&srds_cmplx_hs_sbus_master->sbm_mutex[29].mutex_lane = 0xfd9c1574
&srds_cmplx_hs_sbus_master->sbm_mutex[30].mutex_lane = 0xfd9c1578
&srds_cmplx_hs_sbus_master->sbm_mutex[31].mutex_lane = 0xfd9c157c
&srds_cmplx_hs_sbus_master->sbm_mutex[32].mutex_lane = 0xfd9c1580
&srds_cmplx_hs_sbus_master->sbm_mutex[33].mutex_lane = 0xfd9c1584
&srds_cmplx_hs_sbus_master->sbm_mutex[34].mutex_lane = 0xfd9c1588
&srds_cmplx_hs_sbus_master->sbm_mutex[35].mutex_lane = 0xfd9c158c
&srds_cmplx_hs_sbus_master->sbm_mutex[36].mutex_lane = 0xfd9c1590
&srds_cmplx_hs_sbus_master->sbm_mutex[37].mutex_lane = 0xfd9c1594
&srds_cmplx_hs_sbus_master->sbm_mutex[38].mutex_lane = 0xfd9c1598
&srds_cmplx_hs_sbus_master->sbm_mutex[39].mutex_lane = 0xfd9c159c
&srds_cmplx_hs_sbus_master->sbm_mutex[40].mutex_lane = 0xfd9c15a0
&srds_cmplx_hs_sbus_master->sbm_mutex[41].mutex_lane = 0xfd9c15a4
&srds_cmplx_hs_sbus_master->sbm_mutex[42].mutex_lane = 0xfd9c15a8
&srds_cmplx_hs_sbus_master->sbm_mutex[43].mutex_lane = 0xfd9c15ac
&srds_cmplx_hs_sbus_master->sbm_mutex[44].mutex_lane = 0xfd9c15b0
&srds_cmplx_hs_sbus_master->sbm_mutex[45].mutex_lane = 0xfd9c15b4
&srds_cmplx_hs_sbus_master->sbm_mutex[46].mutex_lane = 0xfd9c15b8
&srds_cmplx_hs_sbus_master->sbm_mutex[47].mutex_lane = 0xfd9c15bc
&srds_cmplx_hs_sbus_master->sbm_mutex[48].mutex_lane = 0xfd9c15c0
&srds_cmplx_hs_sbus_master->sbm_mutex[49].mutex_lane = 0xfd9c15c4
&srds_cmplx_hs_sbus_master->sbm_mutex[50].mutex_lane = 0xfd9c15c8
&srds_cmplx_hs_sbus_master->sbm_mutex[51].mutex_lane = 0xfd9c15cc
&srds_cmplx_hs_sbus_master->sbm_mutex[52].mutex_lane = 0xfd9c15d0
&srds_cmplx_hs_sbus_master->sbm_mutex[53].mutex_lane = 0xfd9c15d4
&srds_cmplx_hs_sbus_master->sbm_mutex[54].mutex_lane = 0xfd9c15d8
&srds_cmplx_hs_sbus_master->sbm_mutex[55].mutex_lane = 0xfd9c15dc
&srds_cmplx_hs_sbus_master->sbm_mutex[56].mutex_lane = 0xfd9c15e0
&srds_cmplx_hs_sbus_master->sbm_mutex[57].mutex_lane = 0xfd9c15e4
&srds_cmplx_hs_sbus_master->sbm_mutex[58].mutex_lane = 0xfd9c15e8
&srds_cmplx_hs_sbus_master->sbm_mutex[59].mutex_lane = 0xfd9c15ec
&srds_cmplx_hs_sbus_master->sbm_mutex[60].mutex_lane = 0xfd9c15f0
&srds_cmplx_hs_sbus_master->sbm_mutex[61].mutex_lane = 0xfd9c15f4
&srds_cmplx_hs_sbus_master->sbm_mutex[62].mutex_lane = 0xfd9c15f8
&srds_cmplx_hs_sbus_master->sbm_mutex[63].mutex_lane = 0xfd9c15fc
&srds_cmplx_hs_lane0->int_ctrl_mem[0] = 0xfd9d0000
&srds_cmplx_hs_lane0->int_ctrl_mem[1] = 0xfd9d0004
&srds_cmplx_hs_lane0->int_ctrl_mem[2] = 0xfd9d0008
&srds_cmplx_hs_lane0->int_ctrl_mem[3] = 0xfd9d000c
&srds_cmplx_hs_lane0->int_ctrl_mem[4] = 0xfd9d0010
&srds_cmplx_hs_lane0->int_ctrl_mem[5] = 0xfd9d0014
&srds_cmplx_hs_lane0->int_ctrl_mem[6] = 0xfd9d0018
&srds_cmplx_hs_lane0->int_ctrl_mem[7] = 0xfd9d001c
&srds_cmplx_hs_lane0->int_ctrl_mem[8] = 0xfd9d0020
&srds_cmplx_hs_lane0->int_ctrl_mem[9] = 0xfd9d0024
&srds_cmplx_hs_lane0->int_ctrl_mem[10] = 0xfd9d0028
&srds_cmplx_hs_lane0->int_ctrl_mem[11] = 0xfd9d002c
&srds_cmplx_hs_lane0->int_ctrl_mem[12] = 0xfd9d0030
&srds_cmplx_hs_lane0->int_ctrl_mem[13] = 0xfd9d0034
&srds_cmplx_hs_lane0->int_ctrl_mem[14] = 0xfd9d0038
&srds_cmplx_hs_lane0->int_ctrl_mem[15] = 0xfd9d003c
&srds_cmplx_hs_lane0->int_ctrl_mem[16] = 0xfd9d0040
&srds_cmplx_hs_lane0->int_ctrl_mem[17] = 0xfd9d0044
&srds_cmplx_hs_lane0->int_ctrl_mem[18] = 0xfd9d0048
&srds_cmplx_hs_lane0->int_ctrl_mem[19] = 0xfd9d004c
&srds_cmplx_hs_lane0->int_ctrl_mem[20] = 0xfd9d0050
&srds_cmplx_hs_lane0->int_ctrl_mem[21] = 0xfd9d0054
&srds_cmplx_hs_lane0->int_ctrl_mem[22] = 0xfd9d0058
&srds_cmplx_hs_lane0->int_ctrl_mem[23] = 0xfd9d005c
&srds_cmplx_hs_lane0->int_ctrl_mem[24] = 0xfd9d0060
&srds_cmplx_hs_lane0->int_ctrl_mem[25] = 0xfd9d0064
&srds_cmplx_hs_lane0->int_ctrl_mem[26] = 0xfd9d0068
&srds_cmplx_hs_lane0->int_ctrl_mem[27] = 0xfd9d006c
&srds_cmplx_hs_lane0->int_ctrl_mem[28] = 0xfd9d0070
&srds_cmplx_hs_lane0->int_ctrl_mem[29] = 0xfd9d0074
&srds_cmplx_hs_lane0->int_ctrl_mem[30] = 0xfd9d0078
&srds_cmplx_hs_lane0->int_ctrl_mem[31] = 0xfd9d007c
&srds_cmplx_hs_lane0->int_ctrl_mem[32] = 0xfd9d0080
&srds_cmplx_hs_lane0->int_ctrl_mem[33] = 0xfd9d0084
&srds_cmplx_hs_lane0->int_ctrl_mem[34] = 0xfd9d0088
&srds_cmplx_hs_lane0->int_ctrl_mem[35] = 0xfd9d008c
&srds_cmplx_hs_lane0->int_ctrl_mem[36] = 0xfd9d0090
&srds_cmplx_hs_lane0->int_ctrl_mem[37] = 0xfd9d0094
&srds_cmplx_hs_lane0->int_ctrl_mem[38] = 0xfd9d0098
&srds_cmplx_hs_lane0->int_ctrl_mem[39] = 0xfd9d009c
&srds_cmplx_hs_lane0->int_ctrl_mem[40] = 0xfd9d00a0
&srds_cmplx_hs_lane0->int_ctrl_mem[41] = 0xfd9d00a4
&srds_cmplx_hs_lane0->int_ctrl_mem[42] = 0xfd9d00a8
&srds_cmplx_hs_lane0->int_ctrl_mem[43] = 0xfd9d00ac
&srds_cmplx_hs_lane0->int_ctrl_mem[44] = 0xfd9d00b0
&srds_cmplx_hs_lane0->int_ctrl_mem[45] = 0xfd9d00b4
&srds_cmplx_hs_lane0->int_ctrl_mem[46] = 0xfd9d00b8
&srds_cmplx_hs_lane0->int_ctrl_mem[47] = 0xfd9d00bc
&srds_cmplx_hs_lane0->int_ctrl_mem[48] = 0xfd9d00c0
&srds_cmplx_hs_lane0->int_ctrl_mem[49] = 0xfd9d00c4
&srds_cmplx_hs_lane0->int_ctrl_mem[50] = 0xfd9d00c8
&srds_cmplx_hs_lane0->int_ctrl_mem[51] = 0xfd9d00cc
&srds_cmplx_hs_lane0->int_ctrl_mem[52] = 0xfd9d00d0
&srds_cmplx_hs_lane0->int_ctrl_mem[53] = 0xfd9d00d4
&srds_cmplx_hs_lane0->int_ctrl_mem[54] = 0xfd9d00d8
&srds_cmplx_hs_lane0->int_ctrl_mem[55] = 0xfd9d00dc
&srds_cmplx_hs_lane0->int_ctrl_mem[56] = 0xfd9d00e0
&srds_cmplx_hs_lane0->int_ctrl_mem[57] = 0xfd9d00e4
&srds_cmplx_hs_lane0->int_ctrl_mem[58] = 0xfd9d00e8
&srds_cmplx_hs_lane0->int_ctrl_mem[59] = 0xfd9d00ec
&srds_cmplx_hs_lane0->int_ctrl_mem[60] = 0xfd9d00f0
&srds_cmplx_hs_lane0->int_ctrl_mem[61] = 0xfd9d00f4
&srds_cmplx_hs_lane0->int_ctrl_mem[62] = 0xfd9d00f8
&srds_cmplx_hs_lane0->int_ctrl_mem[63] = 0xfd9d00fc
&srds_cmplx_hs_lane0->gen.version = 0xfd9d0100
&srds_cmplx_hs_lane0->gen.cntl = 0xfd9d0110
&srds_cmplx_hs_lane0->gen.i_core_interrupt = 0xfd9d0120
&srds_cmplx_hs_lane0->gen.i_core_interrupt_res = 0xfd9d0124
&srds_cmplx_hs_lane0->gen.status = 0xfd9d0128
&srds_cmplx_hs_lane0->gen.core_to_cntl = 0xfd9d0130
&srds_cmplx_hs_lane0->gen.tx_override = 0xfd9d0134
&srds_cmplx_hs_lane0->gen.dbg_rdy_lat_low = 0xfd9d0138
&srds_cmplx_hs_lane0->ctl[0].sw_scratch = 0xfd9d0210
&srds_cmplx_hs_lane0->ctl[1].sw_scratch = 0xfd9d0230
&srds_cmplx_hs_lane0->fsm[0].set = 0xfd9d0240
&srds_cmplx_hs_lane0->fsm[0].scnd_set = 0xfd9d0244
&srds_cmplx_hs_lane0->fsm[0].scnd = 0xfd9d0248
&srds_cmplx_hs_lane0->fsm[1].set = 0xfd9d0250
&srds_cmplx_hs_lane0->fsm[1].scnd_set = 0xfd9d0254
&srds_cmplx_hs_lane0->fsm[1].scnd = 0xfd9d0258
&srds_cmplx_hs_lane0->fsm[2].set = 0xfd9d0260
&srds_cmplx_hs_lane0->fsm[2].scnd_set = 0xfd9d0264
&srds_cmplx_hs_lane0->fsm[2].scnd = 0xfd9d0268
&srds_cmplx_hs_lane0->fsm[3].set = 0xfd9d0270
&srds_cmplx_hs_lane0->fsm[3].scnd_set = 0xfd9d0274
&srds_cmplx_hs_lane0->fsm[3].scnd = 0xfd9d0278
&srds_cmplx_hs_lane0->fsm[4].set = 0xfd9d0280
&srds_cmplx_hs_lane0->fsm[4].scnd_set = 0xfd9d0284
&srds_cmplx_hs_lane0->fsm[4].scnd = 0xfd9d0288
&srds_cmplx_hs_lane0->fsm[5].set = 0xfd9d0290
&srds_cmplx_hs_lane0->fsm[5].scnd_set = 0xfd9d0294
&srds_cmplx_hs_lane0->fsm[5].scnd = 0xfd9d0298
&srds_cmplx_hs_lane0->fsm[6].set = 0xfd9d02a0
&srds_cmplx_hs_lane0->fsm[6].scnd_set = 0xfd9d02a4
&srds_cmplx_hs_lane0->fsm[6].scnd = 0xfd9d02a8
&srds_cmplx_hs_lane0->fsm[7].set = 0xfd9d02b0
&srds_cmplx_hs_lane0->fsm[7].scnd_set = 0xfd9d02b4
&srds_cmplx_hs_lane0->fsm[7].scnd = 0xfd9d02b8
&srds_cmplx_hs_lane0->fsm[8].set = 0xfd9d02c0
&srds_cmplx_hs_lane0->fsm[8].scnd_set = 0xfd9d02c4
&srds_cmplx_hs_lane0->fsm[8].scnd = 0xfd9d02c8
&srds_cmplx_hs_lane0->fsm[9].set = 0xfd9d02d0
&srds_cmplx_hs_lane0->fsm[9].scnd_set = 0xfd9d02d4
&srds_cmplx_hs_lane0->fsm[9].scnd = 0xfd9d02d8
&srds_cmplx_hs_lane0->fsm[10].set = 0xfd9d02e0
&srds_cmplx_hs_lane0->fsm[10].scnd_set = 0xfd9d02e4
&srds_cmplx_hs_lane0->fsm[10].scnd = 0xfd9d02e8
&srds_cmplx_hs_lane0->fsm[11].set = 0xfd9d02f0
&srds_cmplx_hs_lane0->fsm[11].scnd_set = 0xfd9d02f4
&srds_cmplx_hs_lane0->fsm[11].scnd = 0xfd9d02f8
&srds_cmplx_hs_lane0->fsm[12].set = 0xfd9d0300
&srds_cmplx_hs_lane0->fsm[12].scnd_set = 0xfd9d0304
&srds_cmplx_hs_lane0->fsm[12].scnd = 0xfd9d0308
&srds_cmplx_hs_lane0->fsm[13].set = 0xfd9d0310
&srds_cmplx_hs_lane0->fsm[13].scnd_set = 0xfd9d0314
&srds_cmplx_hs_lane0->fsm[13].scnd = 0xfd9d0318
&srds_cmplx_hs_lane0->fsm[14].set = 0xfd9d0320
&srds_cmplx_hs_lane0->fsm[14].scnd_set = 0xfd9d0324
&srds_cmplx_hs_lane0->fsm[14].scnd = 0xfd9d0328
&srds_cmplx_hs_lane0->fsm[15].set = 0xfd9d0330
&srds_cmplx_hs_lane0->fsm[15].scnd_set = 0xfd9d0334
&srds_cmplx_hs_lane0->fsm[15].scnd = 0xfd9d0338
&srds_cmplx_hs_lane0->pcie.cfg = 0xfd9d0340
&srds_cmplx_hs_lane0->core.stat = 0xfd9d0360
&srds_cmplx_hs_lane0->eth.postdiv = 0xfd9d0370
&srds_cmplx_hs_lane0->eth.pdiv_msb = 0xfd9d0374
&srds_cmplx_hs_lane0->eth.pdiv_lsb = 0xfd9d0378
&srds_cmplx_hs_lane0->comma.det = 0xfd9d0380
&srds_cmplx_hs_lane0->sata.conf = 0xfd9d0390
&srds_cmplx_hs_lane0->spico.mem = 0xfd9d03a0
&srds_cmplx_hs_lane1->int_ctrl_mem[0] = 0xfd9d0400
&srds_cmplx_hs_lane1->int_ctrl_mem[1] = 0xfd9d0404
&srds_cmplx_hs_lane1->int_ctrl_mem[2] = 0xfd9d0408
&srds_cmplx_hs_lane1->int_ctrl_mem[3] = 0xfd9d040c
&srds_cmplx_hs_lane1->int_ctrl_mem[4] = 0xfd9d0410
&srds_cmplx_hs_lane1->int_ctrl_mem[5] = 0xfd9d0414
&srds_cmplx_hs_lane1->int_ctrl_mem[6] = 0xfd9d0418
&srds_cmplx_hs_lane1->int_ctrl_mem[7] = 0xfd9d041c
&srds_cmplx_hs_lane1->int_ctrl_mem[8] = 0xfd9d0420
&srds_cmplx_hs_lane1->int_ctrl_mem[9] = 0xfd9d0424
&srds_cmplx_hs_lane1->int_ctrl_mem[10] = 0xfd9d0428
&srds_cmplx_hs_lane1->int_ctrl_mem[11] = 0xfd9d042c
&srds_cmplx_hs_lane1->int_ctrl_mem[12] = 0xfd9d0430
&srds_cmplx_hs_lane1->int_ctrl_mem[13] = 0xfd9d0434
&srds_cmplx_hs_lane1->int_ctrl_mem[14] = 0xfd9d0438
&srds_cmplx_hs_lane1->int_ctrl_mem[15] = 0xfd9d043c
&srds_cmplx_hs_lane1->int_ctrl_mem[16] = 0xfd9d0440
&srds_cmplx_hs_lane1->int_ctrl_mem[17] = 0xfd9d0444
&srds_cmplx_hs_lane1->int_ctrl_mem[18] = 0xfd9d0448
&srds_cmplx_hs_lane1->int_ctrl_mem[19] = 0xfd9d044c
&srds_cmplx_hs_lane1->int_ctrl_mem[20] = 0xfd9d0450
&srds_cmplx_hs_lane1->int_ctrl_mem[21] = 0xfd9d0454
&srds_cmplx_hs_lane1->int_ctrl_mem[22] = 0xfd9d0458
&srds_cmplx_hs_lane1->int_ctrl_mem[23] = 0xfd9d045c
&srds_cmplx_hs_lane1->int_ctrl_mem[24] = 0xfd9d0460
&srds_cmplx_hs_lane1->int_ctrl_mem[25] = 0xfd9d0464
&srds_cmplx_hs_lane1->int_ctrl_mem[26] = 0xfd9d0468
&srds_cmplx_hs_lane1->int_ctrl_mem[27] = 0xfd9d046c
&srds_cmplx_hs_lane1->int_ctrl_mem[28] = 0xfd9d0470
&srds_cmplx_hs_lane1->int_ctrl_mem[29] = 0xfd9d0474
&srds_cmplx_hs_lane1->int_ctrl_mem[30] = 0xfd9d0478
&srds_cmplx_hs_lane1->int_ctrl_mem[31] = 0xfd9d047c
&srds_cmplx_hs_lane1->int_ctrl_mem[32] = 0xfd9d0480
&srds_cmplx_hs_lane1->int_ctrl_mem[33] = 0xfd9d0484
&srds_cmplx_hs_lane1->int_ctrl_mem[34] = 0xfd9d0488
&srds_cmplx_hs_lane1->int_ctrl_mem[35] = 0xfd9d048c
&srds_cmplx_hs_lane1->int_ctrl_mem[36] = 0xfd9d0490
&srds_cmplx_hs_lane1->int_ctrl_mem[37] = 0xfd9d0494
&srds_cmplx_hs_lane1->int_ctrl_mem[38] = 0xfd9d0498
&srds_cmplx_hs_lane1->int_ctrl_mem[39] = 0xfd9d049c
&srds_cmplx_hs_lane1->int_ctrl_mem[40] = 0xfd9d04a0
&srds_cmplx_hs_lane1->int_ctrl_mem[41] = 0xfd9d04a4
&srds_cmplx_hs_lane1->int_ctrl_mem[42] = 0xfd9d04a8
&srds_cmplx_hs_lane1->int_ctrl_mem[43] = 0xfd9d04ac
&srds_cmplx_hs_lane1->int_ctrl_mem[44] = 0xfd9d04b0
&srds_cmplx_hs_lane1->int_ctrl_mem[45] = 0xfd9d04b4
&srds_cmplx_hs_lane1->int_ctrl_mem[46] = 0xfd9d04b8
&srds_cmplx_hs_lane1->int_ctrl_mem[47] = 0xfd9d04bc
&srds_cmplx_hs_lane1->int_ctrl_mem[48] = 0xfd9d04c0
&srds_cmplx_hs_lane1->int_ctrl_mem[49] = 0xfd9d04c4
&srds_cmplx_hs_lane1->int_ctrl_mem[50] = 0xfd9d04c8
&srds_cmplx_hs_lane1->int_ctrl_mem[51] = 0xfd9d04cc
&srds_cmplx_hs_lane1->int_ctrl_mem[52] = 0xfd9d04d0
&srds_cmplx_hs_lane1->int_ctrl_mem[53] = 0xfd9d04d4
&srds_cmplx_hs_lane1->int_ctrl_mem[54] = 0xfd9d04d8
&srds_cmplx_hs_lane1->int_ctrl_mem[55] = 0xfd9d04dc
&srds_cmplx_hs_lane1->int_ctrl_mem[56] = 0xfd9d04e0
&srds_cmplx_hs_lane1->int_ctrl_mem[57] = 0xfd9d04e4
&srds_cmplx_hs_lane1->int_ctrl_mem[58] = 0xfd9d04e8
&srds_cmplx_hs_lane1->int_ctrl_mem[59] = 0xfd9d04ec
&srds_cmplx_hs_lane1->int_ctrl_mem[60] = 0xfd9d04f0
&srds_cmplx_hs_lane1->int_ctrl_mem[61] = 0xfd9d04f4
&srds_cmplx_hs_lane1->int_ctrl_mem[62] = 0xfd9d04f8
&srds_cmplx_hs_lane1->int_ctrl_mem[63] = 0xfd9d04fc
&srds_cmplx_hs_lane1->gen.version = 0xfd9d0500
&srds_cmplx_hs_lane1->gen.cntl = 0xfd9d0510
&srds_cmplx_hs_lane1->gen.i_core_interrupt = 0xfd9d0520
&srds_cmplx_hs_lane1->gen.i_core_interrupt_res = 0xfd9d0524
&srds_cmplx_hs_lane1->gen.status = 0xfd9d0528
&srds_cmplx_hs_lane1->gen.core_to_cntl = 0xfd9d0530
&srds_cmplx_hs_lane1->gen.tx_override = 0xfd9d0534
&srds_cmplx_hs_lane1->gen.dbg_rdy_lat_low = 0xfd9d0538
&srds_cmplx_hs_lane1->ctl[0].sw_scratch = 0xfd9d0610
&srds_cmplx_hs_lane1->ctl[1].sw_scratch = 0xfd9d0630
&srds_cmplx_hs_lane1->fsm[0].set = 0xfd9d0640
&srds_cmplx_hs_lane1->fsm[0].scnd_set = 0xfd9d0644
&srds_cmplx_hs_lane1->fsm[0].scnd = 0xfd9d0648
&srds_cmplx_hs_lane1->fsm[1].set = 0xfd9d0650
&srds_cmplx_hs_lane1->fsm[1].scnd_set = 0xfd9d0654
&srds_cmplx_hs_lane1->fsm[1].scnd = 0xfd9d0658
&srds_cmplx_hs_lane1->fsm[2].set = 0xfd9d0660
&srds_cmplx_hs_lane1->fsm[2].scnd_set = 0xfd9d0664
&srds_cmplx_hs_lane1->fsm[2].scnd = 0xfd9d0668
&srds_cmplx_hs_lane1->fsm[3].set = 0xfd9d0670
&srds_cmplx_hs_lane1->fsm[3].scnd_set = 0xfd9d0674
&srds_cmplx_hs_lane1->fsm[3].scnd = 0xfd9d0678
&srds_cmplx_hs_lane1->fsm[4].set = 0xfd9d0680
&srds_cmplx_hs_lane1->fsm[4].scnd_set = 0xfd9d0684
&srds_cmplx_hs_lane1->fsm[4].scnd = 0xfd9d0688
&srds_cmplx_hs_lane1->fsm[5].set = 0xfd9d0690
&srds_cmplx_hs_lane1->fsm[5].scnd_set = 0xfd9d0694
&srds_cmplx_hs_lane1->fsm[5].scnd = 0xfd9d0698
&srds_cmplx_hs_lane1->fsm[6].set = 0xfd9d06a0
&srds_cmplx_hs_lane1->fsm[6].scnd_set = 0xfd9d06a4
&srds_cmplx_hs_lane1->fsm[6].scnd = 0xfd9d06a8
&srds_cmplx_hs_lane1->fsm[7].set = 0xfd9d06b0
&srds_cmplx_hs_lane1->fsm[7].scnd_set = 0xfd9d06b4
&srds_cmplx_hs_lane1->fsm[7].scnd = 0xfd9d06b8
&srds_cmplx_hs_lane1->fsm[8].set = 0xfd9d06c0
&srds_cmplx_hs_lane1->fsm[8].scnd_set = 0xfd9d06c4
&srds_cmplx_hs_lane1->fsm[8].scnd = 0xfd9d06c8
&srds_cmplx_hs_lane1->fsm[9].set = 0xfd9d06d0
&srds_cmplx_hs_lane1->fsm[9].scnd_set = 0xfd9d06d4
&srds_cmplx_hs_lane1->fsm[9].scnd = 0xfd9d06d8
&srds_cmplx_hs_lane1->fsm[10].set = 0xfd9d06e0
&srds_cmplx_hs_lane1->fsm[10].scnd_set = 0xfd9d06e4
&srds_cmplx_hs_lane1->fsm[10].scnd = 0xfd9d06e8
&srds_cmplx_hs_lane1->fsm[11].set = 0xfd9d06f0
&srds_cmplx_hs_lane1->fsm[11].scnd_set = 0xfd9d06f4
&srds_cmplx_hs_lane1->fsm[11].scnd = 0xfd9d06f8
&srds_cmplx_hs_lane1->fsm[12].set = 0xfd9d0700
&srds_cmplx_hs_lane1->fsm[12].scnd_set = 0xfd9d0704
&srds_cmplx_hs_lane1->fsm[12].scnd = 0xfd9d0708
&srds_cmplx_hs_lane1->fsm[13].set = 0xfd9d0710
&srds_cmplx_hs_lane1->fsm[13].scnd_set = 0xfd9d0714
&srds_cmplx_hs_lane1->fsm[13].scnd = 0xfd9d0718
&srds_cmplx_hs_lane1->fsm[14].set = 0xfd9d0720
&srds_cmplx_hs_lane1->fsm[14].scnd_set = 0xfd9d0724
&srds_cmplx_hs_lane1->fsm[14].scnd = 0xfd9d0728
&srds_cmplx_hs_lane1->fsm[15].set = 0xfd9d0730
&srds_cmplx_hs_lane1->fsm[15].scnd_set = 0xfd9d0734
&srds_cmplx_hs_lane1->fsm[15].scnd = 0xfd9d0738
&srds_cmplx_hs_lane1->pcie.cfg = 0xfd9d0740
&srds_cmplx_hs_lane1->core.stat = 0xfd9d0760
&srds_cmplx_hs_lane1->eth.postdiv = 0xfd9d0770
&srds_cmplx_hs_lane1->eth.pdiv_msb = 0xfd9d0774
&srds_cmplx_hs_lane1->eth.pdiv_lsb = 0xfd9d0778
&srds_cmplx_hs_lane1->comma.det = 0xfd9d0780
&srds_cmplx_hs_lane1->sata.conf = 0xfd9d0790
&srds_cmplx_hs_lane1->spico.mem = 0xfd9d07a0
&srds_cmplx_hs_lane2->int_ctrl_mem[0] = 0xfd9d0800
&srds_cmplx_hs_lane2->int_ctrl_mem[1] = 0xfd9d0804
&srds_cmplx_hs_lane2->int_ctrl_mem[2] = 0xfd9d0808
&srds_cmplx_hs_lane2->int_ctrl_mem[3] = 0xfd9d080c
&srds_cmplx_hs_lane2->int_ctrl_mem[4] = 0xfd9d0810
&srds_cmplx_hs_lane2->int_ctrl_mem[5] = 0xfd9d0814
&srds_cmplx_hs_lane2->int_ctrl_mem[6] = 0xfd9d0818
&srds_cmplx_hs_lane2->int_ctrl_mem[7] = 0xfd9d081c
&srds_cmplx_hs_lane2->int_ctrl_mem[8] = 0xfd9d0820
&srds_cmplx_hs_lane2->int_ctrl_mem[9] = 0xfd9d0824
&srds_cmplx_hs_lane2->int_ctrl_mem[10] = 0xfd9d0828
&srds_cmplx_hs_lane2->int_ctrl_mem[11] = 0xfd9d082c
&srds_cmplx_hs_lane2->int_ctrl_mem[12] = 0xfd9d0830
&srds_cmplx_hs_lane2->int_ctrl_mem[13] = 0xfd9d0834
&srds_cmplx_hs_lane2->int_ctrl_mem[14] = 0xfd9d0838
&srds_cmplx_hs_lane2->int_ctrl_mem[15] = 0xfd9d083c
&srds_cmplx_hs_lane2->int_ctrl_mem[16] = 0xfd9d0840
&srds_cmplx_hs_lane2->int_ctrl_mem[17] = 0xfd9d0844
&srds_cmplx_hs_lane2->int_ctrl_mem[18] = 0xfd9d0848
&srds_cmplx_hs_lane2->int_ctrl_mem[19] = 0xfd9d084c
&srds_cmplx_hs_lane2->int_ctrl_mem[20] = 0xfd9d0850
&srds_cmplx_hs_lane2->int_ctrl_mem[21] = 0xfd9d0854
&srds_cmplx_hs_lane2->int_ctrl_mem[22] = 0xfd9d0858
&srds_cmplx_hs_lane2->int_ctrl_mem[23] = 0xfd9d085c
&srds_cmplx_hs_lane2->int_ctrl_mem[24] = 0xfd9d0860
&srds_cmplx_hs_lane2->int_ctrl_mem[25] = 0xfd9d0864
&srds_cmplx_hs_lane2->int_ctrl_mem[26] = 0xfd9d0868
&srds_cmplx_hs_lane2->int_ctrl_mem[27] = 0xfd9d086c
&srds_cmplx_hs_lane2->int_ctrl_mem[28] = 0xfd9d0870
&srds_cmplx_hs_lane2->int_ctrl_mem[29] = 0xfd9d0874
&srds_cmplx_hs_lane2->int_ctrl_mem[30] = 0xfd9d0878
&srds_cmplx_hs_lane2->int_ctrl_mem[31] = 0xfd9d087c
&srds_cmplx_hs_lane2->int_ctrl_mem[32] = 0xfd9d0880
&srds_cmplx_hs_lane2->int_ctrl_mem[33] = 0xfd9d0884
&srds_cmplx_hs_lane2->int_ctrl_mem[34] = 0xfd9d0888
&srds_cmplx_hs_lane2->int_ctrl_mem[35] = 0xfd9d088c
&srds_cmplx_hs_lane2->int_ctrl_mem[36] = 0xfd9d0890
&srds_cmplx_hs_lane2->int_ctrl_mem[37] = 0xfd9d0894
&srds_cmplx_hs_lane2->int_ctrl_mem[38] = 0xfd9d0898
&srds_cmplx_hs_lane2->int_ctrl_mem[39] = 0xfd9d089c
&srds_cmplx_hs_lane2->int_ctrl_mem[40] = 0xfd9d08a0
&srds_cmplx_hs_lane2->int_ctrl_mem[41] = 0xfd9d08a4
&srds_cmplx_hs_lane2->int_ctrl_mem[42] = 0xfd9d08a8
&srds_cmplx_hs_lane2->int_ctrl_mem[43] = 0xfd9d08ac
&srds_cmplx_hs_lane2->int_ctrl_mem[44] = 0xfd9d08b0
&srds_cmplx_hs_lane2->int_ctrl_mem[45] = 0xfd9d08b4
&srds_cmplx_hs_lane2->int_ctrl_mem[46] = 0xfd9d08b8
&srds_cmplx_hs_lane2->int_ctrl_mem[47] = 0xfd9d08bc
&srds_cmplx_hs_lane2->int_ctrl_mem[48] = 0xfd9d08c0
&srds_cmplx_hs_lane2->int_ctrl_mem[49] = 0xfd9d08c4
&srds_cmplx_hs_lane2->int_ctrl_mem[50] = 0xfd9d08c8
&srds_cmplx_hs_lane2->int_ctrl_mem[51] = 0xfd9d08cc
&srds_cmplx_hs_lane2->int_ctrl_mem[52] = 0xfd9d08d0
&srds_cmplx_hs_lane2->int_ctrl_mem[53] = 0xfd9d08d4
&srds_cmplx_hs_lane2->int_ctrl_mem[54] = 0xfd9d08d8
&srds_cmplx_hs_lane2->int_ctrl_mem[55] = 0xfd9d08dc
&srds_cmplx_hs_lane2->int_ctrl_mem[56] = 0xfd9d08e0
&srds_cmplx_hs_lane2->int_ctrl_mem[57] = 0xfd9d08e4
&srds_cmplx_hs_lane2->int_ctrl_mem[58] = 0xfd9d08e8
&srds_cmplx_hs_lane2->int_ctrl_mem[59] = 0xfd9d08ec
&srds_cmplx_hs_lane2->int_ctrl_mem[60] = 0xfd9d08f0
&srds_cmplx_hs_lane2->int_ctrl_mem[61] = 0xfd9d08f4
&srds_cmplx_hs_lane2->int_ctrl_mem[62] = 0xfd9d08f8
&srds_cmplx_hs_lane2->int_ctrl_mem[63] = 0xfd9d08fc
&srds_cmplx_hs_lane2->gen.version = 0xfd9d0900
&srds_cmplx_hs_lane2->gen.cntl = 0xfd9d0910
&srds_cmplx_hs_lane2->gen.i_core_interrupt = 0xfd9d0920
&srds_cmplx_hs_lane2->gen.i_core_interrupt_res = 0xfd9d0924
&srds_cmplx_hs_lane2->gen.status = 0xfd9d0928
&srds_cmplx_hs_lane2->gen.core_to_cntl = 0xfd9d0930
&srds_cmplx_hs_lane2->gen.tx_override = 0xfd9d0934
&srds_cmplx_hs_lane2->gen.dbg_rdy_lat_low = 0xfd9d0938
&srds_cmplx_hs_lane2->ctl[0].sw_scratch = 0xfd9d0a10
&srds_cmplx_hs_lane2->ctl[1].sw_scratch = 0xfd9d0a30
&srds_cmplx_hs_lane2->fsm[0].set = 0xfd9d0a40
&srds_cmplx_hs_lane2->fsm[0].scnd_set = 0xfd9d0a44
&srds_cmplx_hs_lane2->fsm[0].scnd = 0xfd9d0a48
&srds_cmplx_hs_lane2->fsm[1].set = 0xfd9d0a50
&srds_cmplx_hs_lane2->fsm[1].scnd_set = 0xfd9d0a54
&srds_cmplx_hs_lane2->fsm[1].scnd = 0xfd9d0a58
&srds_cmplx_hs_lane2->fsm[2].set = 0xfd9d0a60
&srds_cmplx_hs_lane2->fsm[2].scnd_set = 0xfd9d0a64
&srds_cmplx_hs_lane2->fsm[2].scnd = 0xfd9d0a68
&srds_cmplx_hs_lane2->fsm[3].set = 0xfd9d0a70
&srds_cmplx_hs_lane2->fsm[3].scnd_set = 0xfd9d0a74
&srds_cmplx_hs_lane2->fsm[3].scnd = 0xfd9d0a78
&srds_cmplx_hs_lane2->fsm[4].set = 0xfd9d0a80
&srds_cmplx_hs_lane2->fsm[4].scnd_set = 0xfd9d0a84
&srds_cmplx_hs_lane2->fsm[4].scnd = 0xfd9d0a88
&srds_cmplx_hs_lane2->fsm[5].set = 0xfd9d0a90
&srds_cmplx_hs_lane2->fsm[5].scnd_set = 0xfd9d0a94
&srds_cmplx_hs_lane2->fsm[5].scnd = 0xfd9d0a98
&srds_cmplx_hs_lane2->fsm[6].set = 0xfd9d0aa0
&srds_cmplx_hs_lane2->fsm[6].scnd_set = 0xfd9d0aa4
&srds_cmplx_hs_lane2->fsm[6].scnd = 0xfd9d0aa8
&srds_cmplx_hs_lane2->fsm[7].set = 0xfd9d0ab0
&srds_cmplx_hs_lane2->fsm[7].scnd_set = 0xfd9d0ab4
&srds_cmplx_hs_lane2->fsm[7].scnd = 0xfd9d0ab8
&srds_cmplx_hs_lane2->fsm[8].set = 0xfd9d0ac0
&srds_cmplx_hs_lane2->fsm[8].scnd_set = 0xfd9d0ac4
&srds_cmplx_hs_lane2->fsm[8].scnd = 0xfd9d0ac8
&srds_cmplx_hs_lane2->fsm[9].set = 0xfd9d0ad0
&srds_cmplx_hs_lane2->fsm[9].scnd_set = 0xfd9d0ad4
&srds_cmplx_hs_lane2->fsm[9].scnd = 0xfd9d0ad8
&srds_cmplx_hs_lane2->fsm[10].set = 0xfd9d0ae0
&srds_cmplx_hs_lane2->fsm[10].scnd_set = 0xfd9d0ae4
&srds_cmplx_hs_lane2->fsm[10].scnd = 0xfd9d0ae8
&srds_cmplx_hs_lane2->fsm[11].set = 0xfd9d0af0
&srds_cmplx_hs_lane2->fsm[11].scnd_set = 0xfd9d0af4
&srds_cmplx_hs_lane2->fsm[11].scnd = 0xfd9d0af8
&srds_cmplx_hs_lane2->fsm[12].set = 0xfd9d0b00
&srds_cmplx_hs_lane2->fsm[12].scnd_set = 0xfd9d0b04
&srds_cmplx_hs_lane2->fsm[12].scnd = 0xfd9d0b08
&srds_cmplx_hs_lane2->fsm[13].set = 0xfd9d0b10
&srds_cmplx_hs_lane2->fsm[13].scnd_set = 0xfd9d0b14
&srds_cmplx_hs_lane2->fsm[13].scnd = 0xfd9d0b18
&srds_cmplx_hs_lane2->fsm[14].set = 0xfd9d0b20
&srds_cmplx_hs_lane2->fsm[14].scnd_set = 0xfd9d0b24
&srds_cmplx_hs_lane2->fsm[14].scnd = 0xfd9d0b28
&srds_cmplx_hs_lane2->fsm[15].set = 0xfd9d0b30
&srds_cmplx_hs_lane2->fsm[15].scnd_set = 0xfd9d0b34
&srds_cmplx_hs_lane2->fsm[15].scnd = 0xfd9d0b38
&srds_cmplx_hs_lane2->pcie.cfg = 0xfd9d0b40
&srds_cmplx_hs_lane2->core.stat = 0xfd9d0b60
&srds_cmplx_hs_lane2->eth.postdiv = 0xfd9d0b70
&srds_cmplx_hs_lane2->eth.pdiv_msb = 0xfd9d0b74
&srds_cmplx_hs_lane2->eth.pdiv_lsb = 0xfd9d0b78
&srds_cmplx_hs_lane2->comma.det = 0xfd9d0b80
&srds_cmplx_hs_lane2->sata.conf = 0xfd9d0b90
&srds_cmplx_hs_lane2->spico.mem = 0xfd9d0ba0
&srds_cmplx_hs_lane3->int_ctrl_mem[0] = 0xfd9d0c00
&srds_cmplx_hs_lane3->int_ctrl_mem[1] = 0xfd9d0c04
&srds_cmplx_hs_lane3->int_ctrl_mem[2] = 0xfd9d0c08
&srds_cmplx_hs_lane3->int_ctrl_mem[3] = 0xfd9d0c0c
&srds_cmplx_hs_lane3->int_ctrl_mem[4] = 0xfd9d0c10
&srds_cmplx_hs_lane3->int_ctrl_mem[5] = 0xfd9d0c14
&srds_cmplx_hs_lane3->int_ctrl_mem[6] = 0xfd9d0c18
&srds_cmplx_hs_lane3->int_ctrl_mem[7] = 0xfd9d0c1c
&srds_cmplx_hs_lane3->int_ctrl_mem[8] = 0xfd9d0c20
&srds_cmplx_hs_lane3->int_ctrl_mem[9] = 0xfd9d0c24
&srds_cmplx_hs_lane3->int_ctrl_mem[10] = 0xfd9d0c28
&srds_cmplx_hs_lane3->int_ctrl_mem[11] = 0xfd9d0c2c
&srds_cmplx_hs_lane3->int_ctrl_mem[12] = 0xfd9d0c30
&srds_cmplx_hs_lane3->int_ctrl_mem[13] = 0xfd9d0c34
&srds_cmplx_hs_lane3->int_ctrl_mem[14] = 0xfd9d0c38
&srds_cmplx_hs_lane3->int_ctrl_mem[15] = 0xfd9d0c3c
&srds_cmplx_hs_lane3->int_ctrl_mem[16] = 0xfd9d0c40
&srds_cmplx_hs_lane3->int_ctrl_mem[17] = 0xfd9d0c44
&srds_cmplx_hs_lane3->int_ctrl_mem[18] = 0xfd9d0c48
&srds_cmplx_hs_lane3->int_ctrl_mem[19] = 0xfd9d0c4c
&srds_cmplx_hs_lane3->int_ctrl_mem[20] = 0xfd9d0c50
&srds_cmplx_hs_lane3->int_ctrl_mem[21] = 0xfd9d0c54
&srds_cmplx_hs_lane3->int_ctrl_mem[22] = 0xfd9d0c58
&srds_cmplx_hs_lane3->int_ctrl_mem[23] = 0xfd9d0c5c
&srds_cmplx_hs_lane3->int_ctrl_mem[24] = 0xfd9d0c60
&srds_cmplx_hs_lane3->int_ctrl_mem[25] = 0xfd9d0c64
&srds_cmplx_hs_lane3->int_ctrl_mem[26] = 0xfd9d0c68
&srds_cmplx_hs_lane3->int_ctrl_mem[27] = 0xfd9d0c6c
&srds_cmplx_hs_lane3->int_ctrl_mem[28] = 0xfd9d0c70
&srds_cmplx_hs_lane3->int_ctrl_mem[29] = 0xfd9d0c74
&srds_cmplx_hs_lane3->int_ctrl_mem[30] = 0xfd9d0c78
&srds_cmplx_hs_lane3->int_ctrl_mem[31] = 0xfd9d0c7c
&srds_cmplx_hs_lane3->int_ctrl_mem[32] = 0xfd9d0c80
&srds_cmplx_hs_lane3->int_ctrl_mem[33] = 0xfd9d0c84
&srds_cmplx_hs_lane3->int_ctrl_mem[34] = 0xfd9d0c88
&srds_cmplx_hs_lane3->int_ctrl_mem[35] = 0xfd9d0c8c
&srds_cmplx_hs_lane3->int_ctrl_mem[36] = 0xfd9d0c90
&srds_cmplx_hs_lane3->int_ctrl_mem[37] = 0xfd9d0c94
&srds_cmplx_hs_lane3->int_ctrl_mem[38] = 0xfd9d0c98
&srds_cmplx_hs_lane3->int_ctrl_mem[39] = 0xfd9d0c9c
&srds_cmplx_hs_lane3->int_ctrl_mem[40] = 0xfd9d0ca0
&srds_cmplx_hs_lane3->int_ctrl_mem[41] = 0xfd9d0ca4
&srds_cmplx_hs_lane3->int_ctrl_mem[42] = 0xfd9d0ca8
&srds_cmplx_hs_lane3->int_ctrl_mem[43] = 0xfd9d0cac
&srds_cmplx_hs_lane3->int_ctrl_mem[44] = 0xfd9d0cb0
&srds_cmplx_hs_lane3->int_ctrl_mem[45] = 0xfd9d0cb4
&srds_cmplx_hs_lane3->int_ctrl_mem[46] = 0xfd9d0cb8
&srds_cmplx_hs_lane3->int_ctrl_mem[47] = 0xfd9d0cbc
&srds_cmplx_hs_lane3->int_ctrl_mem[48] = 0xfd9d0cc0
&srds_cmplx_hs_lane3->int_ctrl_mem[49] = 0xfd9d0cc4
&srds_cmplx_hs_lane3->int_ctrl_mem[50] = 0xfd9d0cc8
&srds_cmplx_hs_lane3->int_ctrl_mem[51] = 0xfd9d0ccc
&srds_cmplx_hs_lane3->int_ctrl_mem[52] = 0xfd9d0cd0
&srds_cmplx_hs_lane3->int_ctrl_mem[53] = 0xfd9d0cd4
&srds_cmplx_hs_lane3->int_ctrl_mem[54] = 0xfd9d0cd8
&srds_cmplx_hs_lane3->int_ctrl_mem[55] = 0xfd9d0cdc
&srds_cmplx_hs_lane3->int_ctrl_mem[56] = 0xfd9d0ce0
&srds_cmplx_hs_lane3->int_ctrl_mem[57] = 0xfd9d0ce4
&srds_cmplx_hs_lane3->int_ctrl_mem[58] = 0xfd9d0ce8
&srds_cmplx_hs_lane3->int_ctrl_mem[59] = 0xfd9d0cec
&srds_cmplx_hs_lane3->int_ctrl_mem[60] = 0xfd9d0cf0
&srds_cmplx_hs_lane3->int_ctrl_mem[61] = 0xfd9d0cf4
&srds_cmplx_hs_lane3->int_ctrl_mem[62] = 0xfd9d0cf8
&srds_cmplx_hs_lane3->int_ctrl_mem[63] = 0xfd9d0cfc
&srds_cmplx_hs_lane3->gen.version = 0xfd9d0d00
&srds_cmplx_hs_lane3->gen.cntl = 0xfd9d0d10
&srds_cmplx_hs_lane3->gen.i_core_interrupt = 0xfd9d0d20
&srds_cmplx_hs_lane3->gen.i_core_interrupt_res = 0xfd9d0d24
&srds_cmplx_hs_lane3->gen.status = 0xfd9d0d28
&srds_cmplx_hs_lane3->gen.core_to_cntl = 0xfd9d0d30
&srds_cmplx_hs_lane3->gen.tx_override = 0xfd9d0d34
&srds_cmplx_hs_lane3->gen.dbg_rdy_lat_low = 0xfd9d0d38
&srds_cmplx_hs_lane3->ctl[0].sw_scratch = 0xfd9d0e10
&srds_cmplx_hs_lane3->ctl[1].sw_scratch = 0xfd9d0e30
&srds_cmplx_hs_lane3->fsm[0].set = 0xfd9d0e40
&srds_cmplx_hs_lane3->fsm[0].scnd_set = 0xfd9d0e44
&srds_cmplx_hs_lane3->fsm[0].scnd = 0xfd9d0e48
&srds_cmplx_hs_lane3->fsm[1].set = 0xfd9d0e50
&srds_cmplx_hs_lane3->fsm[1].scnd_set = 0xfd9d0e54
&srds_cmplx_hs_lane3->fsm[1].scnd = 0xfd9d0e58
&srds_cmplx_hs_lane3->fsm[2].set = 0xfd9d0e60
&srds_cmplx_hs_lane3->fsm[2].scnd_set = 0xfd9d0e64
&srds_cmplx_hs_lane3->fsm[2].scnd = 0xfd9d0e68
&srds_cmplx_hs_lane3->fsm[3].set = 0xfd9d0e70
&srds_cmplx_hs_lane3->fsm[3].scnd_set = 0xfd9d0e74
&srds_cmplx_hs_lane3->fsm[3].scnd = 0xfd9d0e78
&srds_cmplx_hs_lane3->fsm[4].set = 0xfd9d0e80
&srds_cmplx_hs_lane3->fsm[4].scnd_set = 0xfd9d0e84
&srds_cmplx_hs_lane3->fsm[4].scnd = 0xfd9d0e88
&srds_cmplx_hs_lane3->fsm[5].set = 0xfd9d0e90
&srds_cmplx_hs_lane3->fsm[5].scnd_set = 0xfd9d0e94
&srds_cmplx_hs_lane3->fsm[5].scnd = 0xfd9d0e98
&srds_cmplx_hs_lane3->fsm[6].set = 0xfd9d0ea0
&srds_cmplx_hs_lane3->fsm[6].scnd_set = 0xfd9d0ea4
&srds_cmplx_hs_lane3->fsm[6].scnd = 0xfd9d0ea8
&srds_cmplx_hs_lane3->fsm[7].set = 0xfd9d0eb0
&srds_cmplx_hs_lane3->fsm[7].scnd_set = 0xfd9d0eb4
&srds_cmplx_hs_lane3->fsm[7].scnd = 0xfd9d0eb8
&srds_cmplx_hs_lane3->fsm[8].set = 0xfd9d0ec0
&srds_cmplx_hs_lane3->fsm[8].scnd_set = 0xfd9d0ec4
&srds_cmplx_hs_lane3->fsm[8].scnd = 0xfd9d0ec8
&srds_cmplx_hs_lane3->fsm[9].set = 0xfd9d0ed0
&srds_cmplx_hs_lane3->fsm[9].scnd_set = 0xfd9d0ed4
&srds_cmplx_hs_lane3->fsm[9].scnd = 0xfd9d0ed8
&srds_cmplx_hs_lane3->fsm[10].set = 0xfd9d0ee0
&srds_cmplx_hs_lane3->fsm[10].scnd_set = 0xfd9d0ee4
&srds_cmplx_hs_lane3->fsm[10].scnd = 0xfd9d0ee8
&srds_cmplx_hs_lane3->fsm[11].set = 0xfd9d0ef0
&srds_cmplx_hs_lane3->fsm[11].scnd_set = 0xfd9d0ef4
&srds_cmplx_hs_lane3->fsm[11].scnd = 0xfd9d0ef8
&srds_cmplx_hs_lane3->fsm[12].set = 0xfd9d0f00
&srds_cmplx_hs_lane3->fsm[12].scnd_set = 0xfd9d0f04
&srds_cmplx_hs_lane3->fsm[12].scnd = 0xfd9d0f08
&srds_cmplx_hs_lane3->fsm[13].set = 0xfd9d0f10
&srds_cmplx_hs_lane3->fsm[13].scnd_set = 0xfd9d0f14
&srds_cmplx_hs_lane3->fsm[13].scnd = 0xfd9d0f18
&srds_cmplx_hs_lane3->fsm[14].set = 0xfd9d0f20
&srds_cmplx_hs_lane3->fsm[14].scnd_set = 0xfd9d0f24
&srds_cmplx_hs_lane3->fsm[14].scnd = 0xfd9d0f28
&srds_cmplx_hs_lane3->fsm[15].set = 0xfd9d0f30
&srds_cmplx_hs_lane3->fsm[15].scnd_set = 0xfd9d0f34
&srds_cmplx_hs_lane3->fsm[15].scnd = 0xfd9d0f38
&srds_cmplx_hs_lane3->pcie.cfg = 0xfd9d0f40
&srds_cmplx_hs_lane3->core.stat = 0xfd9d0f60
&srds_cmplx_hs_lane3->eth.postdiv = 0xfd9d0f70
&srds_cmplx_hs_lane3->eth.pdiv_msb = 0xfd9d0f74
&srds_cmplx_hs_lane3->eth.pdiv_lsb = 0xfd9d0f78
&srds_cmplx_hs_lane3->comma.det = 0xfd9d0f80
&srds_cmplx_hs_lane3->sata.conf = 0xfd9d0f90
&srds_cmplx_hs_lane3->spico.mem = 0xfd9d0fa0
&pcie7->axi.ctrl.global = 0xfda00000
&pcie7->axi.ctrl.master_bctl = 0xfda00008
&pcie7->axi.ctrl.master_rctl = 0xfda0000c
&pcie7->axi.ctrl.master_ctl = 0xfda00010
&pcie7->axi.ctrl.master_arctl = 0xfda00014
&pcie7->axi.ctrl.master_awctl = 0xfda00018
&pcie7->axi.ctrl.slave_rctl = 0xfda0001c
&pcie7->axi.ctrl.slv_wctl = 0xfda00020
&pcie7->axi.ctrl.slv_ctl = 0xfda00024
&pcie7->axi.ctrl.dbi_ctl = 0xfda00028
&pcie7->axi.ctrl.tgtid_mask = 0xfda0002c
&pcie7->axi.ob_ctrl.cfg_target_bus = 0xfda00030
&pcie7->axi.ob_ctrl.cfg_control = 0xfda00034
&pcie7->axi.ob_ctrl.io_start_l = 0xfda00038
&pcie7->axi.ob_ctrl.io_start_h = 0xfda0003c
&pcie7->axi.ob_ctrl.io_limit_l = 0xfda00040
&pcie7->axi.ob_ctrl.io_limit_h = 0xfda00044
&pcie7->axi.ob_ctrl.aw_msg_start_l = 0xfda00048
&pcie7->axi.ob_ctrl.aw_msg_start_h = 0xfda0004c
&pcie7->axi.ob_ctrl.aw_msg_limit_l = 0xfda00050
&pcie7->axi.ob_ctrl.aw_msg_limit_h = 0xfda00054
&pcie7->axi.ob_ctrl.ar_msg_start_l = 0xfda00058
&pcie7->axi.ob_ctrl.ar_msg_start_h = 0xfda0005c
&pcie7->axi.ob_ctrl.ar_msg_limit_l = 0xfda00060
&pcie7->axi.ob_ctrl.ar_msg_limit_h = 0xfda00064
&pcie7->axi.ob_ctrl.io_addr_mask_h = 0xfda00068
&pcie7->axi.ob_ctrl.ar_msg_addr_mask_h = 0xfda0006c
&pcie7->axi.ob_ctrl.aw_msg_addr_mask_h = 0xfda00070
&pcie7->axi.ob_ctrl.tgtid_reg_ovrd = 0xfda00074
&pcie7->axi.ob_ctrl.addr_high_reg_ovrd_value = 0xfda00078
&pcie7->axi.ob_ctrl.addr_high_reg_ovrd_sel = 0xfda0007c
&pcie7->axi.ob_ctrl.addr_size_replace = 0xfda00080
&pcie7->axi.msg.addr_high = 0xfda00090
&pcie7->axi.msg.addr_low = 0xfda00094
&pcie7->axi.msg.type = 0xfda00098
&pcie7->axi.pcie_status.debug = 0xfda0009c
&pcie7->axi.rd_parity.log_high = 0xfda000a0
&pcie7->axi.rd_parity.log_low = 0xfda000a4
&pcie7->axi.rd_cmpl.cmpl_log_high = 0xfda000a8
&pcie7->axi.rd_cmpl.cmpl_log_low = 0xfda000ac
&pcie7->axi.rd_to.to_log_high = 0xfda000b0
&pcie7->axi.rd_to.to_log_low = 0xfda000b4
&pcie7->axi.wr_cmpl.wr_cmpl_log_high = 0xfda000b8
&pcie7->axi.wr_cmpl.wr_cmpl_log_low = 0xfda000bc
&pcie7->axi.wr_to.wr_to_log_high = 0xfda000c0
&pcie7->axi.wr_to.wr_to_log_low = 0xfda000c4
&pcie7->axi.pcie_global.conf = 0xfda000c8
&pcie7->axi.parity.en_axi = 0xfda000d0
&pcie7->axi.parity.status_axi = 0xfda000d4
&pcie7->axi.pos_logged.error_low = 0xfda000d8
&pcie7->axi.pos_logged.error_high = 0xfda000dc
&pcie7->axi.ordering.pos_cntl = 0xfda000e0
&pcie7->axi.link_down.reset_extend = 0xfda000e4
&pcie7->axi.pre_configuration.pcie_core_setup = 0xfda000e8
&pcie7->axi.init_fc.cfg = 0xfda000ec
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_0 = 0xfda00100
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_1 = 0xfda00104
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_2 = 0xfda00108
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_3 = 0xfda0010c
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_4 = 0xfda00110
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_5 = 0xfda00114
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_6 = 0xfda00118
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_7 = 0xfda0011c
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_8 = 0xfda00120
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_9 = 0xfda00124
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_10 = 0xfda00128
&pcie7->axi.eq_ovrd_tx_rx_values[0].cfg_11 = 0xfda0012c
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_0 = 0xfda00130
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_1 = 0xfda00134
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_2 = 0xfda00138
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_3 = 0xfda0013c
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_4 = 0xfda00140
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_5 = 0xfda00144
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_6 = 0xfda00148
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_7 = 0xfda0014c
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_8 = 0xfda00150
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_9 = 0xfda00154
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_10 = 0xfda00158
&pcie7->axi.eq_ovrd_tx_rx_values[1].cfg_11 = 0xfda0015c
&pcie7->axi.dbg_outstading_trans_axi.read_master_counter = 0xfda00160
&pcie7->axi.dbg_outstading_trans_axi.write_master_counter = 0xfda00164
&pcie7->axi.dbg_outstading_trans_axi.read_slave_counter = 0xfda00168
&pcie7->axi.device_id.device_rev_id = 0xfda0016c
&pcie7->axi.power_mang_ovrd_cntl.cfg_static_nof_elidle = 0xfda00170
&pcie7->axi.power_mang_ovrd_cntl.cfg_l0s_wait_ovrd = 0xfda00174
&pcie7->axi.power_mang_ovrd_cntl.cfg_l12_wait_ovrd = 0xfda00178
&pcie7->axi.power_mang_ovrd_cntl.cfg_l0s_delay_in_p0s = 0xfda0017c
&pcie7->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12 = 0xfda00180
&pcie7->axi.power_mang_ovrd_cntl.cfg_l12_delay_in_p12_clk_rst = 0xfda00184
&pcie7->axi.power_mang_ovrd_cntl.cfg_delay_powerdown_bus = 0xfda00188
&pcie7->axi.dbg_outstading_trans_axi_write.slave_counter = 0xfda00190
&pcie7->axi.axi_attr_ovrd.write_msg_ctrl_0 = 0xfda001a0
&pcie7->axi.axi_attr_ovrd.write_msg_ctrl_1 = 0xfda001a4
&pcie7->axi.axi_attr_ovrd.read_msg_ctrl_0 = 0xfda001a8
&pcie7->axi.axi_attr_ovrd.read_msg_ctrl_1 = 0xfda001ac
&pcie7->axi.axi_attr_ovrd.pf_sel = 0xfda001b0
&pcie7->axi.axi_attr_ovrd.mapsel = 0xfda001b4
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_0 = 0xfda001c0
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_1 = 0xfda001c4
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_2 = 0xfda001c8
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_3 = 0xfda001cc
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_4 = 0xfda001d0
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_5 = 0xfda001d4
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_6 = 0xfda001d8
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_7 = 0xfda001dc
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_8 = 0xfda001e0
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_9 = 0xfda001e4
&pcie7->axi.pf_axi_attr_ovrd[0].func_ctrl_10 = 0xfda001e8
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_0 = 0xfda00200
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_1 = 0xfda00204
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_2 = 0xfda00208
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_3 = 0xfda0020c
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_4 = 0xfda00210
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_5 = 0xfda00214
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_6 = 0xfda00218
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_7 = 0xfda0021c
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_8 = 0xfda00220
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_9 = 0xfda00224
&pcie7->axi.pf_axi_attr_ovrd[1].func_ctrl_10 = 0xfda00228
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_0 = 0xfda00240
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_1 = 0xfda00244
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_2 = 0xfda00248
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_3 = 0xfda0024c
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_4 = 0xfda00250
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_5 = 0xfda00254
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_6 = 0xfda00258
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_7 = 0xfda0025c
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_8 = 0xfda00260
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_9 = 0xfda00264
&pcie7->axi.pf_axi_attr_ovrd[2].func_ctrl_10 = 0xfda00268
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_0 = 0xfda00280
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_1 = 0xfda00284
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_2 = 0xfda00288
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_3 = 0xfda0028c
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_4 = 0xfda00290
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_5 = 0xfda00294
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_6 = 0xfda00298
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_7 = 0xfda0029c
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_8 = 0xfda002a0
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_9 = 0xfda002a4
&pcie7->axi.pf_axi_attr_ovrd[3].func_ctrl_10 = 0xfda002a8
&pcie7->axi.status.lane0 = 0xfda003c0
&pcie7->axi.status.lane1 = 0xfda003c4
&pcie7->axi.status.lane2 = 0xfda003c8
&pcie7->axi.status.lane3 = 0xfda003cc
&pcie7->axi.status.lane4 = 0xfda003d0
&pcie7->axi.status.lane5 = 0xfda003d4
&pcie7->axi.status.lane6 = 0xfda003d8
&pcie7->axi.status.lane7 = 0xfda003dc
&pcie7->axi.status.lane8 = 0xfda003e0
&pcie7->axi.status.lane9 = 0xfda003e4
&pcie7->axi.status.lane10 = 0xfda003e8
&pcie7->axi.status.lane11 = 0xfda003ec
&pcie7->axi.status.lane12 = 0xfda003f0
&pcie7->axi.status.lane13 = 0xfda003f4
&pcie7->axi.status.lane14 = 0xfda003f8
&pcie7->axi.status.lane15 = 0xfda003fc
&pcie7->axi.status_high.lane0_high = 0xfda00400
&pcie7->axi.status_high.lane1_high = 0xfda00404
&pcie7->axi.status_high.lane2_high = 0xfda00408
&pcie7->axi.status_high.lane3_high = 0xfda0040c
&pcie7->axi.status_high.lane4_high = 0xfda00410
&pcie7->axi.status_high.lane5_high = 0xfda00414
&pcie7->axi.status_high.lane6_high = 0xfda00418
&pcie7->axi.status_high.lane7_high = 0xfda0041c
&pcie7->axi.status_high.lane8_high = 0xfda00420
&pcie7->axi.status_high.lane9_high = 0xfda00424
&pcie7->axi.status_high.lane10_high = 0xfda00428
&pcie7->axi.status_high.lane11_high = 0xfda0042c
&pcie7->axi.status_high.lane12_high = 0xfda00430
&pcie7->axi.status_high.lane13_high = 0xfda00434
&pcie7->axi.status_high.lane14_high = 0xfda00438
&pcie7->axi.status_high.lane15_high = 0xfda0043c
&pcie7->axi.conf.zero_lane0 = 0xfda00440
&pcie7->axi.conf.zero_lane1 = 0xfda00444
&pcie7->axi.conf.zero_lane2 = 0xfda00448
&pcie7->axi.conf.zero_lane3 = 0xfda0044c
&pcie7->axi.conf.zero_lane4 = 0xfda00450
&pcie7->axi.conf.zero_lane5 = 0xfda00454
&pcie7->axi.conf.zero_lane6 = 0xfda00458
&pcie7->axi.conf.zero_lane7 = 0xfda0045c
&pcie7->axi.conf.one_lane0 = 0xfda00460
&pcie7->axi.conf.one_lane1 = 0xfda00464
&pcie7->axi.conf.one_lane2 = 0xfda00468
&pcie7->axi.conf.one_lane3 = 0xfda0046c
&pcie7->axi.conf.one_lane4 = 0xfda00470
&pcie7->axi.conf.one_lane5 = 0xfda00474
&pcie7->axi.conf.one_lane6 = 0xfda00478
&pcie7->axi.conf.one_lane7 = 0xfda0047c
&pcie7->axi.conf.zero_lane8 = 0xfda00480
&pcie7->axi.conf.zero_lane9 = 0xfda00484
&pcie7->axi.conf.zero_lane10 = 0xfda00488
&pcie7->axi.conf.zero_lane11 = 0xfda0048c
&pcie7->axi.conf.zero_lane12 = 0xfda00490
&pcie7->axi.conf.zero_lane13 = 0xfda00494
&pcie7->axi.conf.zero_lane14 = 0xfda00498
&pcie7->axi.conf.zero_lane15 = 0xfda0049c
&pcie7->axi.conf.one_lane8 = 0xfda004a0
&pcie7->axi.conf.one_lane9 = 0xfda004a4
&pcie7->axi.conf.one_lane10 = 0xfda004a8
&pcie7->axi.conf.one_lane11 = 0xfda004ac
&pcie7->axi.conf.one_lane12 = 0xfda004b0
&pcie7->axi.conf.one_lane13 = 0xfda004b4
&pcie7->axi.conf.one_lane14 = 0xfda004b8
&pcie7->axi.conf.one_lane15 = 0xfda004bc
&pcie7->axi.conf_high.zero_lane0_high = 0xfda004c0
&pcie7->axi.conf_high.zero_lane1_high = 0xfda004c4
&pcie7->axi.conf_high.zero_lane2_high = 0xfda004c8
&pcie7->axi.conf_high.zero_lane3_high = 0xfda004cc
&pcie7->axi.conf_high.zero_lane4_high = 0xfda004d0
&pcie7->axi.conf_high.zero_lane5_high = 0xfda004d4
&pcie7->axi.conf_high.zero_lane6_high = 0xfda004d8
&pcie7->axi.conf_high.zero_lane7_high = 0xfda004dc
&pcie7->axi.conf_high.one_lane0_high = 0xfda004e0
&pcie7->axi.conf_high.one_lane1_high = 0xfda004e4
&pcie7->axi.conf_high.one_lane2_high = 0xfda004e8
&pcie7->axi.conf_high.one_lane3_high = 0xfda004ec
&pcie7->axi.conf_high.one_lane4_high = 0xfda004f0
&pcie7->axi.conf_high.one_lane5_high = 0xfda004f4
&pcie7->axi.conf_high.one_lane6_high = 0xfda004f8
&pcie7->axi.conf_high.one_lane7_high = 0xfda004fc
&pcie7->axi.conf_high.zero_lane8_high = 0xfda00500
&pcie7->axi.conf_high.zero_lane9_high = 0xfda00504
&pcie7->axi.conf_high.zero_lane10_high = 0xfda00508
&pcie7->axi.conf_high.zero_lane11_high = 0xfda0050c
&pcie7->axi.conf_high.zero_lane12_high = 0xfda00510
&pcie7->axi.conf_high.zero_lane13_high = 0xfda00514
&pcie7->axi.conf_high.zero_lane14_high = 0xfda00518
&pcie7->axi.conf_high.zero_lane15_high = 0xfda0051c
&pcie7->axi.conf_high.one_lane8_high = 0xfda00520
&pcie7->axi.conf_high.one_lane9_high = 0xfda00524
&pcie7->axi.conf_high.one_lane10_high = 0xfda00528
&pcie7->axi.conf_high.one_lane11_high = 0xfda0052c
&pcie7->axi.conf_high.one_lane12_high = 0xfda00530
&pcie7->axi.conf_high.one_lane13_high = 0xfda00534
&pcie7->axi.conf_high.one_lane14_high = 0xfda00538
&pcie7->axi.conf_high.one_lane15_high = 0xfda0053c
&pcie7->axi.cfg_pclk_generate.cntr_low = 0xfda00540
&pcie7->axi.cfg_pclk_generate.cntr_high = 0xfda00544
&pcie7->axi.cfg_pclk_generate_status.status_low = 0xfda00550
&pcie7->axi.msg_attr_axuser_table.entry_vec = 0xfda00560
&pcie7->axi.msg_attr_axuser_table.code_entry_vec_0 = 0xfda00568
&pcie7->axi.msg_attr_axuser_table.code_entry_vec_1 = 0xfda0056c
&pcie7->axi.cfg_outbound_rd_len.len_shaper = 0xfda00570
&pcie7->axi.mstr_pos.flush = 0xfda00580
&pcie7->axi.mstr_attr_map.ctrl0 = 0xfda00590
&pcie7->axi.mstr_attr_map.ctrl1 = 0xfda00594
&pcie7->axi.mstr_cfgtable[0].entry = 0xfda00600
&pcie7->axi.mstr_cfgtable[1].entry = 0xfda00604
&pcie7->axi.mstr_cfgtable[2].entry = 0xfda00608
&pcie7->axi.mstr_cfgtable[3].entry = 0xfda0060c
&pcie7->axi.mstr_cfgtable[4].entry = 0xfda00610
&pcie7->axi.mstr_cfgtable[5].entry = 0xfda00614
&pcie7->axi.mstr_cfgtable[6].entry = 0xfda00618
&pcie7->axi.mstr_cfgtable[7].entry = 0xfda0061c
&pcie7->axi.mstr_cfgtable[8].entry = 0xfda00620
&pcie7->axi.mstr_cfgtable[9].entry = 0xfda00624
&pcie7->axi.mstr_cfgtable[10].entry = 0xfda00628
&pcie7->axi.mstr_cfgtable[11].entry = 0xfda0062c
&pcie7->axi.mstr_cfgtable[12].entry = 0xfda00630
&pcie7->axi.mstr_cfgtable[13].entry = 0xfda00634
&pcie7->axi.mstr_cfgtable[14].entry = 0xfda00638
&pcie7->axi.mstr_cfgtable[15].entry = 0xfda0063c
&pcie7->axi.mstr_cfgtable[16].entry = 0xfda00640
&pcie7->axi.mstr_cfgtable[17].entry = 0xfda00644
&pcie7->axi.mstr_cfgtable[18].entry = 0xfda00648
&pcie7->axi.mstr_cfgtable[19].entry = 0xfda0064c
&pcie7->axi.mstr_cfgtable[20].entry = 0xfda00650
&pcie7->axi.mstr_cfgtable[21].entry = 0xfda00654
&pcie7->axi.mstr_cfgtable[22].entry = 0xfda00658
&pcie7->axi.mstr_cfgtable[23].entry = 0xfda0065c
&pcie7->axi.mstr_cfgtable[24].entry = 0xfda00660
&pcie7->axi.mstr_cfgtable[25].entry = 0xfda00664
&pcie7->axi.mstr_cfgtable[26].entry = 0xfda00668
&pcie7->axi.mstr_cfgtable[27].entry = 0xfda0066c
&pcie7->axi.mstr_cfgtable[28].entry = 0xfda00670
&pcie7->axi.mstr_cfgtable[29].entry = 0xfda00674
&pcie7->axi.mstr_cfgtable[30].entry = 0xfda00678
&pcie7->axi.mstr_cfgtable[31].entry = 0xfda0067c
&pcie7->axi.int_grp_a.cause = 0xfda00800
&pcie7->axi.int_grp_a.cause_set = 0xfda00808
&pcie7->axi.int_grp_a.mask = 0xfda00810
&pcie7->axi.int_grp_a.mask_clear = 0xfda00818
&pcie7->axi.int_grp_a.status = 0xfda00820
&pcie7->axi.int_grp_a.control = 0xfda00828
&pcie7->axi.int_grp_a.abort_mask = 0xfda00830
&pcie7->axi.int_grp_a.log_mask = 0xfda00838
&pcie7->axi.int_grp_b.cause = 0xfda00840
&pcie7->axi.int_grp_b.cause_set = 0xfda00848
&pcie7->axi.int_grp_b.mask = 0xfda00850
&pcie7->axi.int_grp_b.mask_clear = 0xfda00858
&pcie7->axi.int_grp_b.status = 0xfda00860
&pcie7->axi.int_grp_b.control = 0xfda00868
&pcie7->axi.int_grp_b.abort_mask = 0xfda00870
&pcie7->axi.int_grp_b.log_mask = 0xfda00878
&pcie7->app.global_ctrl.port_init = 0xfda02000
&pcie7->app.global_ctrl.port_status = 0xfda02004
&pcie7->app.global_ctrl.pm_control = 0xfda02008
&pcie7->app.global_ctrl.pended_corr_err_sts_int = 0xfda0200c
&pcie7->app.global_ctrl.pended_uncorr_err_sts_int = 0xfda02010
&pcie7->app.global_ctrl.sris_kp_counter_value = 0xfda02014
&pcie7->app.debug.info_0 = 0xfda02080
&pcie7->app.debug.info_1 = 0xfda02084
&pcie7->app.debug.info_2 = 0xfda02088
&pcie7->app.debug.info_3 = 0xfda0208c
&pcie7->app.ob_ven_msg.control = 0xfda02090
&pcie7->app.ob_ven_msg.param_1 = 0xfda02094
&pcie7->app.ob_ven_msg.param_2 = 0xfda02098
&pcie7->app.ob_ven_msg.data_high = 0xfda0209c
&pcie7->app.ob_ven_msg.data_low = 0xfda020a4
&pcie7->app.ap_user_send_msg.req_info = 0xfda020a8
&pcie7->app.ap_user_send_msg.ack_info = 0xfda020ac
&pcie7->app.link_down.reset_delay = 0xfda02228
&pcie7->app.ctrl_gen.features = 0xfda02230
&pcie7->app.parity.en_core = 0xfda02234
&pcie7->app.parity.status_core = 0xfda02238
&pcie7->app.last_wr.cfg_addr = 0xfda0223c
&pcie7->app.atu.in_mask_pair[0] = 0xfda02240
&pcie7->app.atu.in_mask_pair[1] = 0xfda02244
&pcie7->app.atu.in_mask_pair[2] = 0xfda02248
&pcie7->app.atu.in_mask_pair[3] = 0xfda0224c
&pcie7->app.atu.in_mask_pair[4] = 0xfda02250
&pcie7->app.atu.in_mask_pair[5] = 0xfda02254
&pcie7->app.atu.in_mask_pair[6] = 0xfda02258
&pcie7->app.atu.in_mask_pair[7] = 0xfda0225c
&pcie7->app.atu.in_mask_pair[8] = 0xfda02260
&pcie7->app.atu.in_mask_pair[9] = 0xfda02264
&pcie7->app.atu.in_mask_pair[10] = 0xfda02268
&pcie7->app.atu.in_mask_pair[11] = 0xfda0226c
&pcie7->app.atu.in_mask_pair[12] = 0xfda02270
&pcie7->app.atu.in_mask_pair[13] = 0xfda02274
&pcie7->app.atu.in_mask_pair[14] = 0xfda02278
&pcie7->app.atu.in_mask_pair[15] = 0xfda0227c
&pcie7->app.atu.out_mask_pair[0] = 0xfda02280
&pcie7->app.atu.out_mask_pair[1] = 0xfda02284
&pcie7->app.atu.out_mask_pair[2] = 0xfda02288
&pcie7->app.atu.out_mask_pair[3] = 0xfda0228c
&pcie7->app.atu.out_mask_pair[4] = 0xfda02290
&pcie7->app.atu.out_mask_pair[5] = 0xfda02294
&pcie7->app.atu.out_mask_pair[6] = 0xfda02298
&pcie7->app.atu.out_mask_pair[7] = 0xfda0229c
&pcie7->app.atu.reg_out_mask = 0xfda022a0
&pcie7->app.cfg_func_ext.cfg = 0xfda022e0
&pcie7->app.app_hdr_interface_send.app_hdr_31_0 = 0xfda022e4
&pcie7->app.app_hdr_interface_send.app_hdr_63_32 = 0xfda022e8
&pcie7->app.app_hdr_interface_send.app_hdr_95_64 = 0xfda022ec
&pcie7->app.app_hdr_interface_send.app_hdr_127_96 = 0xfda022f0
&pcie7->app.app_hdr_interface_send.app_err_bus = 0xfda022f4
&pcie7->app.app_hdr_interface_send.app_func_num_advisory = 0xfda022f8
&pcie7->app.app_hdr_interface_send.app_hdr_cmd = 0xfda022fc
&pcie7->app.diag_command.diag_ctrl = 0xfda02300
&pcie7->app.soc_int_per_func[0].status_0 = 0xfda02310
&pcie7->app.soc_int_per_func[0].status_1 = 0xfda02314
&pcie7->app.soc_int_per_func[0].status_2 = 0xfda02318
&pcie7->app.soc_int_per_func[0].status_3 = 0xfda0231c
&pcie7->app.soc_int_per_func[0].status_4 = 0xfda02320
&pcie7->app.soc_int_per_func[0].status_5 = 0xfda02324
&pcie7->app.soc_int_per_func[0].status_6 = 0xfda02328
&pcie7->app.soc_int_per_func[0].mask_inta_leg_0 = 0xfda0232c
&pcie7->app.soc_int_per_func[0].mask_inta_leg_1 = 0xfda02330
&pcie7->app.soc_int_per_func[0].mask_inta_leg_2 = 0xfda02334
&pcie7->app.soc_int_per_func[0].mask_inta_leg_3 = 0xfda02338
&pcie7->app.soc_int_per_func[0].mask_inta_leg_4 = 0xfda0233c
&pcie7->app.soc_int_per_func[0].mask_inta_leg_5 = 0xfda02340
&pcie7->app.soc_int_per_func[0].mask_inta_leg_6 = 0xfda02344
&pcie7->app.soc_int_per_func[0].mask_msi_leg_0 = 0xfda02348
&pcie7->app.soc_int_per_func[0].mask_msi_leg_1 = 0xfda0234c
&pcie7->app.soc_int_per_func[0].mask_msi_leg_2 = 0xfda02350
&pcie7->app.soc_int_per_func[0].mask_msi_leg_3 = 0xfda02354
&pcie7->app.soc_int_per_func[0].mask_msi_leg_4 = 0xfda02358
&pcie7->app.soc_int_per_func[0].mask_msi_leg_5 = 0xfda0235c
&pcie7->app.soc_int_per_func[0].mask_msi_leg_6 = 0xfda02360
&pcie7->app.soc_int_per_func[0].msi_leg_cntl = 0xfda02364
&pcie7->app.soc_int_per_func[1].status_0 = 0xfda02370
&pcie7->app.soc_int_per_func[1].status_1 = 0xfda02374
&pcie7->app.soc_int_per_func[1].status_2 = 0xfda02378
&pcie7->app.soc_int_per_func[1].status_3 = 0xfda0237c
&pcie7->app.soc_int_per_func[1].status_4 = 0xfda02380
&pcie7->app.soc_int_per_func[1].status_5 = 0xfda02384
&pcie7->app.soc_int_per_func[1].status_6 = 0xfda02388
&pcie7->app.soc_int_per_func[1].mask_inta_leg_0 = 0xfda0238c
&pcie7->app.soc_int_per_func[1].mask_inta_leg_1 = 0xfda02390
&pcie7->app.soc_int_per_func[1].mask_inta_leg_2 = 0xfda02394
&pcie7->app.soc_int_per_func[1].mask_inta_leg_3 = 0xfda02398
&pcie7->app.soc_int_per_func[1].mask_inta_leg_4 = 0xfda0239c
&pcie7->app.soc_int_per_func[1].mask_inta_leg_5 = 0xfda023a0
&pcie7->app.soc_int_per_func[1].mask_inta_leg_6 = 0xfda023a4
&pcie7->app.soc_int_per_func[1].mask_msi_leg_0 = 0xfda023a8
&pcie7->app.soc_int_per_func[1].mask_msi_leg_1 = 0xfda023ac
&pcie7->app.soc_int_per_func[1].mask_msi_leg_2 = 0xfda023b0
&pcie7->app.soc_int_per_func[1].mask_msi_leg_3 = 0xfda023b4
&pcie7->app.soc_int_per_func[1].mask_msi_leg_4 = 0xfda023b8
&pcie7->app.soc_int_per_func[1].mask_msi_leg_5 = 0xfda023bc
&pcie7->app.soc_int_per_func[1].mask_msi_leg_6 = 0xfda023c0
&pcie7->app.soc_int_per_func[1].msi_leg_cntl = 0xfda023c4
&pcie7->app.soc_int_per_func[2].status_0 = 0xfda023d0
&pcie7->app.soc_int_per_func[2].status_1 = 0xfda023d4
&pcie7->app.soc_int_per_func[2].status_2 = 0xfda023d8
&pcie7->app.soc_int_per_func[2].status_3 = 0xfda023dc
&pcie7->app.soc_int_per_func[2].status_4 = 0xfda023e0
&pcie7->app.soc_int_per_func[2].status_5 = 0xfda023e4
&pcie7->app.soc_int_per_func[2].status_6 = 0xfda023e8
&pcie7->app.soc_int_per_func[2].mask_inta_leg_0 = 0xfda023ec
&pcie7->app.soc_int_per_func[2].mask_inta_leg_1 = 0xfda023f0
&pcie7->app.soc_int_per_func[2].mask_inta_leg_2 = 0xfda023f4
&pcie7->app.soc_int_per_func[2].mask_inta_leg_3 = 0xfda023f8
&pcie7->app.soc_int_per_func[2].mask_inta_leg_4 = 0xfda023fc
&pcie7->app.soc_int_per_func[2].mask_inta_leg_5 = 0xfda02400
&pcie7->app.soc_int_per_func[2].mask_inta_leg_6 = 0xfda02404
&pcie7->app.soc_int_per_func[2].mask_msi_leg_0 = 0xfda02408
&pcie7->app.soc_int_per_func[2].mask_msi_leg_1 = 0xfda0240c
&pcie7->app.soc_int_per_func[2].mask_msi_leg_2 = 0xfda02410
&pcie7->app.soc_int_per_func[2].mask_msi_leg_3 = 0xfda02414
&pcie7->app.soc_int_per_func[2].mask_msi_leg_4 = 0xfda02418
&pcie7->app.soc_int_per_func[2].mask_msi_leg_5 = 0xfda0241c
&pcie7->app.soc_int_per_func[2].mask_msi_leg_6 = 0xfda02420
&pcie7->app.soc_int_per_func[2].msi_leg_cntl = 0xfda02424
&pcie7->app.soc_int_per_func[3].status_0 = 0xfda02430
&pcie7->app.soc_int_per_func[3].status_1 = 0xfda02434
&pcie7->app.soc_int_per_func[3].status_2 = 0xfda02438
&pcie7->app.soc_int_per_func[3].status_3 = 0xfda0243c
&pcie7->app.soc_int_per_func[3].status_4 = 0xfda02440
&pcie7->app.soc_int_per_func[3].status_5 = 0xfda02444
&pcie7->app.soc_int_per_func[3].status_6 = 0xfda02448
&pcie7->app.soc_int_per_func[3].mask_inta_leg_0 = 0xfda0244c
&pcie7->app.soc_int_per_func[3].mask_inta_leg_1 = 0xfda02450
&pcie7->app.soc_int_per_func[3].mask_inta_leg_2 = 0xfda02454
&pcie7->app.soc_int_per_func[3].mask_inta_leg_3 = 0xfda02458
&pcie7->app.soc_int_per_func[3].mask_inta_leg_4 = 0xfda0245c
&pcie7->app.soc_int_per_func[3].mask_inta_leg_5 = 0xfda02460
&pcie7->app.soc_int_per_func[3].mask_inta_leg_6 = 0xfda02464
&pcie7->app.soc_int_per_func[3].mask_msi_leg_0 = 0xfda02468
&pcie7->app.soc_int_per_func[3].mask_msi_leg_1 = 0xfda0246c
&pcie7->app.soc_int_per_func[3].mask_msi_leg_2 = 0xfda02470
&pcie7->app.soc_int_per_func[3].mask_msi_leg_3 = 0xfda02474
&pcie7->app.soc_int_per_func[3].mask_msi_leg_4 = 0xfda02478
&pcie7->app.soc_int_per_func[3].mask_msi_leg_5 = 0xfda0247c
&pcie7->app.soc_int_per_func[3].mask_msi_leg_6 = 0xfda02480
&pcie7->app.soc_int_per_func[3].msi_leg_cntl = 0xfda02484
&pcie7->app.events_gen_per_func[0].events_gen = 0xfda02490
&pcie7->app.events_gen_per_func[1].events_gen = 0xfda02494
&pcie7->app.events_gen_per_func[2].events_gen = 0xfda02498
&pcie7->app.events_gen_per_func[3].events_gen = 0xfda0249c
&pcie7->app.pm_state_per_func[0].pm_state_per_func = 0xfda024b0
&pcie7->app.pm_state_per_func[1].pm_state_per_func = 0xfda024b4
&pcie7->app.pm_state_per_func[2].pm_state_per_func = 0xfda024b8
&pcie7->app.pm_state_per_func[3].pm_state_per_func = 0xfda024bc
&pcie7->app.cfg_bars_ovrd[0].bar0_mask_lsb = 0xfda02500
&pcie7->app.cfg_bars_ovrd[0].bar0_mask_msb = 0xfda02504
&pcie7->app.cfg_bars_ovrd[0].bar0_limit_lsb = 0xfda02508
&pcie7->app.cfg_bars_ovrd[0].bar0_limit_msb = 0xfda0250c
&pcie7->app.cfg_bars_ovrd[0].bar0_start_lsb = 0xfda02510
&pcie7->app.cfg_bars_ovrd[0].bar0_start_msb = 0xfda02514
&pcie7->app.cfg_bars_ovrd[0].bar0_ctrl = 0xfda02518
&pcie7->app.cfg_bars_ovrd[0].bar1_mask_lsb = 0xfda0251c
&pcie7->app.cfg_bars_ovrd[0].bar1_mask_msb = 0xfda02520
&pcie7->app.cfg_bars_ovrd[0].bar1_limit_lsb = 0xfda02524
&pcie7->app.cfg_bars_ovrd[0].bar1_limit_msb = 0xfda02528
&pcie7->app.cfg_bars_ovrd[0].bar1_start_lsb = 0xfda0252c
&pcie7->app.cfg_bars_ovrd[0].bar1_start_msb = 0xfda02530
&pcie7->app.cfg_bars_ovrd[0].bar1_ctrl = 0xfda02534
&pcie7->app.cfg_bars_ovrd[0].bar2_mask_lsb = 0xfda02538
&pcie7->app.cfg_bars_ovrd[0].bar2_mask_msb = 0xfda0253c
&pcie7->app.cfg_bars_ovrd[0].bar2_limit_lsb = 0xfda02540
&pcie7->app.cfg_bars_ovrd[0].bar2_limit_msb = 0xfda02544
&pcie7->app.cfg_bars_ovrd[0].bar2_start_lsb = 0xfda02548
&pcie7->app.cfg_bars_ovrd[0].bar2_start_msb = 0xfda0254c
&pcie7->app.cfg_bars_ovrd[0].bar2_ctrl = 0xfda02550
&pcie7->app.cfg_bars_ovrd[0].bar3_mask_lsb = 0xfda02554
&pcie7->app.cfg_bars_ovrd[0].bar3_mask_msb = 0xfda02558
&pcie7->app.cfg_bars_ovrd[0].bar3_limit_lsb = 0xfda0255c
&pcie7->app.cfg_bars_ovrd[0].bar3_limit_msb = 0xfda02560
&pcie7->app.cfg_bars_ovrd[0].bar3_start_lsb = 0xfda02564
&pcie7->app.cfg_bars_ovrd[0].bar3_start_msb = 0xfda02568
&pcie7->app.cfg_bars_ovrd[0].bar3_ctrl = 0xfda0256c
&pcie7->app.cfg_bars_ovrd[0].bar4_mask_lsb = 0xfda02570
&pcie7->app.cfg_bars_ovrd[0].bar4_mask_msb = 0xfda02574
&pcie7->app.cfg_bars_ovrd[0].bar4_limit_lsb = 0xfda02578
&pcie7->app.cfg_bars_ovrd[0].bar4_limit_msb = 0xfda0257c
&pcie7->app.cfg_bars_ovrd[0].bar4_start_lsb = 0xfda02580
&pcie7->app.cfg_bars_ovrd[0].bar4_start_msb = 0xfda02584
&pcie7->app.cfg_bars_ovrd[0].bar4_ctrl = 0xfda02588
&pcie7->app.cfg_bars_ovrd[0].bar5_mask_lsb = 0xfda0258c
&pcie7->app.cfg_bars_ovrd[0].bar5_mask_msb = 0xfda02590
&pcie7->app.cfg_bars_ovrd[0].bar5_limit_lsb = 0xfda02594
&pcie7->app.cfg_bars_ovrd[0].bar5_limit_msb = 0xfda02598
&pcie7->app.cfg_bars_ovrd[0].bar5_start_lsb = 0xfda0259c
&pcie7->app.cfg_bars_ovrd[0].bar5_start_msb = 0xfda025a0
&pcie7->app.cfg_bars_ovrd[0].bar5_ctrl = 0xfda025a4
&pcie7->app.cfg_bars_ovrd[1].bar0_mask_lsb = 0xfda025b0
&pcie7->app.cfg_bars_ovrd[1].bar0_mask_msb = 0xfda025b4
&pcie7->app.cfg_bars_ovrd[1].bar0_limit_lsb = 0xfda025b8
&pcie7->app.cfg_bars_ovrd[1].bar0_limit_msb = 0xfda025bc
&pcie7->app.cfg_bars_ovrd[1].bar0_start_lsb = 0xfda025c0
&pcie7->app.cfg_bars_ovrd[1].bar0_start_msb = 0xfda025c4
&pcie7->app.cfg_bars_ovrd[1].bar0_ctrl = 0xfda025c8
&pcie7->app.cfg_bars_ovrd[1].bar1_mask_lsb = 0xfda025cc
&pcie7->app.cfg_bars_ovrd[1].bar1_mask_msb = 0xfda025d0
&pcie7->app.cfg_bars_ovrd[1].bar1_limit_lsb = 0xfda025d4
&pcie7->app.cfg_bars_ovrd[1].bar1_limit_msb = 0xfda025d8
&pcie7->app.cfg_bars_ovrd[1].bar1_start_lsb = 0xfda025dc
&pcie7->app.cfg_bars_ovrd[1].bar1_start_msb = 0xfda025e0
&pcie7->app.cfg_bars_ovrd[1].bar1_ctrl = 0xfda025e4
&pcie7->app.cfg_bars_ovrd[1].bar2_mask_lsb = 0xfda025e8
&pcie7->app.cfg_bars_ovrd[1].bar2_mask_msb = 0xfda025ec
&pcie7->app.cfg_bars_ovrd[1].bar2_limit_lsb = 0xfda025f0
&pcie7->app.cfg_bars_ovrd[1].bar2_limit_msb = 0xfda025f4
&pcie7->app.cfg_bars_ovrd[1].bar2_start_lsb = 0xfda025f8
&pcie7->app.cfg_bars_ovrd[1].bar2_start_msb = 0xfda025fc
&pcie7->app.cfg_bars_ovrd[1].bar2_ctrl = 0xfda02600
&pcie7->app.cfg_bars_ovrd[1].bar3_mask_lsb = 0xfda02604
&pcie7->app.cfg_bars_ovrd[1].bar3_mask_msb = 0xfda02608
&pcie7->app.cfg_bars_ovrd[1].bar3_limit_lsb = 0xfda0260c
&pcie7->app.cfg_bars_ovrd[1].bar3_limit_msb = 0xfda02610
&pcie7->app.cfg_bars_ovrd[1].bar3_start_lsb = 0xfda02614
&pcie7->app.cfg_bars_ovrd[1].bar3_start_msb = 0xfda02618
&pcie7->app.cfg_bars_ovrd[1].bar3_ctrl = 0xfda0261c
&pcie7->app.cfg_bars_ovrd[1].bar4_mask_lsb = 0xfda02620
&pcie7->app.cfg_bars_ovrd[1].bar4_mask_msb = 0xfda02624
&pcie7->app.cfg_bars_ovrd[1].bar4_limit_lsb = 0xfda02628
&pcie7->app.cfg_bars_ovrd[1].bar4_limit_msb = 0xfda0262c
&pcie7->app.cfg_bars_ovrd[1].bar4_start_lsb = 0xfda02630
&pcie7->app.cfg_bars_ovrd[1].bar4_start_msb = 0xfda02634
&pcie7->app.cfg_bars_ovrd[1].bar4_ctrl = 0xfda02638
&pcie7->app.cfg_bars_ovrd[1].bar5_mask_lsb = 0xfda0263c
&pcie7->app.cfg_bars_ovrd[1].bar5_mask_msb = 0xfda02640
&pcie7->app.cfg_bars_ovrd[1].bar5_limit_lsb = 0xfda02644
&pcie7->app.cfg_bars_ovrd[1].bar5_limit_msb = 0xfda02648
&pcie7->app.cfg_bars_ovrd[1].bar5_start_lsb = 0xfda0264c
&pcie7->app.cfg_bars_ovrd[1].bar5_start_msb = 0xfda02650
&pcie7->app.cfg_bars_ovrd[1].bar5_ctrl = 0xfda02654
&pcie7->app.cfg_bars_ovrd[2].bar0_mask_lsb = 0xfda02660
&pcie7->app.cfg_bars_ovrd[2].bar0_mask_msb = 0xfda02664
&pcie7->app.cfg_bars_ovrd[2].bar0_limit_lsb = 0xfda02668
&pcie7->app.cfg_bars_ovrd[2].bar0_limit_msb = 0xfda0266c
&pcie7->app.cfg_bars_ovrd[2].bar0_start_lsb = 0xfda02670
&pcie7->app.cfg_bars_ovrd[2].bar0_start_msb = 0xfda02674
&pcie7->app.cfg_bars_ovrd[2].bar0_ctrl = 0xfda02678
&pcie7->app.cfg_bars_ovrd[2].bar1_mask_lsb = 0xfda0267c
&pcie7->app.cfg_bars_ovrd[2].bar1_mask_msb = 0xfda02680
&pcie7->app.cfg_bars_ovrd[2].bar1_limit_lsb = 0xfda02684
&pcie7->app.cfg_bars_ovrd[2].bar1_limit_msb = 0xfda02688
&pcie7->app.cfg_bars_ovrd[2].bar1_start_lsb = 0xfda0268c
&pcie7->app.cfg_bars_ovrd[2].bar1_start_msb = 0xfda02690
&pcie7->app.cfg_bars_ovrd[2].bar1_ctrl = 0xfda02694
&pcie7->app.cfg_bars_ovrd[2].bar2_mask_lsb = 0xfda02698
&pcie7->app.cfg_bars_ovrd[2].bar2_mask_msb = 0xfda0269c
&pcie7->app.cfg_bars_ovrd[2].bar2_limit_lsb = 0xfda026a0
&pcie7->app.cfg_bars_ovrd[2].bar2_limit_msb = 0xfda026a4
&pcie7->app.cfg_bars_ovrd[2].bar2_start_lsb = 0xfda026a8
&pcie7->app.cfg_bars_ovrd[2].bar2_start_msb = 0xfda026ac
&pcie7->app.cfg_bars_ovrd[2].bar2_ctrl = 0xfda026b0
&pcie7->app.cfg_bars_ovrd[2].bar3_mask_lsb = 0xfda026b4
&pcie7->app.cfg_bars_ovrd[2].bar3_mask_msb = 0xfda026b8
&pcie7->app.cfg_bars_ovrd[2].bar3_limit_lsb = 0xfda026bc
&pcie7->app.cfg_bars_ovrd[2].bar3_limit_msb = 0xfda026c0
&pcie7->app.cfg_bars_ovrd[2].bar3_start_lsb = 0xfda026c4
&pcie7->app.cfg_bars_ovrd[2].bar3_start_msb = 0xfda026c8
&pcie7->app.cfg_bars_ovrd[2].bar3_ctrl = 0xfda026cc
&pcie7->app.cfg_bars_ovrd[2].bar4_mask_lsb = 0xfda026d0
&pcie7->app.cfg_bars_ovrd[2].bar4_mask_msb = 0xfda026d4
&pcie7->app.cfg_bars_ovrd[2].bar4_limit_lsb = 0xfda026d8
&pcie7->app.cfg_bars_ovrd[2].bar4_limit_msb = 0xfda026dc
&pcie7->app.cfg_bars_ovrd[2].bar4_start_lsb = 0xfda026e0
&pcie7->app.cfg_bars_ovrd[2].bar4_start_msb = 0xfda026e4
&pcie7->app.cfg_bars_ovrd[2].bar4_ctrl = 0xfda026e8
&pcie7->app.cfg_bars_ovrd[2].bar5_mask_lsb = 0xfda026ec
&pcie7->app.cfg_bars_ovrd[2].bar5_mask_msb = 0xfda026f0
&pcie7->app.cfg_bars_ovrd[2].bar5_limit_lsb = 0xfda026f4
&pcie7->app.cfg_bars_ovrd[2].bar5_limit_msb = 0xfda026f8
&pcie7->app.cfg_bars_ovrd[2].bar5_start_lsb = 0xfda026fc
&pcie7->app.cfg_bars_ovrd[2].bar5_start_msb = 0xfda02700
&pcie7->app.cfg_bars_ovrd[2].bar5_ctrl = 0xfda02704
&pcie7->app.cfg_bars_ovrd[3].bar0_mask_lsb = 0xfda02710
&pcie7->app.cfg_bars_ovrd[3].bar0_mask_msb = 0xfda02714
&pcie7->app.cfg_bars_ovrd[3].bar0_limit_lsb = 0xfda02718
&pcie7->app.cfg_bars_ovrd[3].bar0_limit_msb = 0xfda0271c
&pcie7->app.cfg_bars_ovrd[3].bar0_start_lsb = 0xfda02720
&pcie7->app.cfg_bars_ovrd[3].bar0_start_msb = 0xfda02724
&pcie7->app.cfg_bars_ovrd[3].bar0_ctrl = 0xfda02728
&pcie7->app.cfg_bars_ovrd[3].bar1_mask_lsb = 0xfda0272c
&pcie7->app.cfg_bars_ovrd[3].bar1_mask_msb = 0xfda02730
&pcie7->app.cfg_bars_ovrd[3].bar1_limit_lsb = 0xfda02734
&pcie7->app.cfg_bars_ovrd[3].bar1_limit_msb = 0xfda02738
&pcie7->app.cfg_bars_ovrd[3].bar1_start_lsb = 0xfda0273c
&pcie7->app.cfg_bars_ovrd[3].bar1_start_msb = 0xfda02740
&pcie7->app.cfg_bars_ovrd[3].bar1_ctrl = 0xfda02744
&pcie7->app.cfg_bars_ovrd[3].bar2_mask_lsb = 0xfda02748
&pcie7->app.cfg_bars_ovrd[3].bar2_mask_msb = 0xfda0274c
&pcie7->app.cfg_bars_ovrd[3].bar2_limit_lsb = 0xfda02750
&pcie7->app.cfg_bars_ovrd[3].bar2_limit_msb = 0xfda02754
&pcie7->app.cfg_bars_ovrd[3].bar2_start_lsb = 0xfda02758
&pcie7->app.cfg_bars_ovrd[3].bar2_start_msb = 0xfda0275c
&pcie7->app.cfg_bars_ovrd[3].bar2_ctrl = 0xfda02760
&pcie7->app.cfg_bars_ovrd[3].bar3_mask_lsb = 0xfda02764
&pcie7->app.cfg_bars_ovrd[3].bar3_mask_msb = 0xfda02768
&pcie7->app.cfg_bars_ovrd[3].bar3_limit_lsb = 0xfda0276c
&pcie7->app.cfg_bars_ovrd[3].bar3_limit_msb = 0xfda02770
&pcie7->app.cfg_bars_ovrd[3].bar3_start_lsb = 0xfda02774
&pcie7->app.cfg_bars_ovrd[3].bar3_start_msb = 0xfda02778
&pcie7->app.cfg_bars_ovrd[3].bar3_ctrl = 0xfda0277c
&pcie7->app.cfg_bars_ovrd[3].bar4_mask_lsb = 0xfda02780
&pcie7->app.cfg_bars_ovrd[3].bar4_mask_msb = 0xfda02784
&pcie7->app.cfg_bars_ovrd[3].bar4_limit_lsb = 0xfda02788
&pcie7->app.cfg_bars_ovrd[3].bar4_limit_msb = 0xfda0278c
&pcie7->app.cfg_bars_ovrd[3].bar4_start_lsb = 0xfda02790
&pcie7->app.cfg_bars_ovrd[3].bar4_start_msb = 0xfda02794
&pcie7->app.cfg_bars_ovrd[3].bar4_ctrl = 0xfda02798
&pcie7->app.cfg_bars_ovrd[3].bar5_mask_lsb = 0xfda0279c
&pcie7->app.cfg_bars_ovrd[3].bar5_mask_msb = 0xfda027a0
&pcie7->app.cfg_bars_ovrd[3].bar5_limit_lsb = 0xfda027a4
&pcie7->app.cfg_bars_ovrd[3].bar5_limit_msb = 0xfda027a8
&pcie7->app.cfg_bars_ovrd[3].bar5_start_lsb = 0xfda027ac
&pcie7->app.cfg_bars_ovrd[3].bar5_start_msb = 0xfda027b0
&pcie7->app.cfg_bars_ovrd[3].bar5_ctrl = 0xfda027b4
&pcie7->app.ap_err[0].hdr_log = 0xfda02ac0
&pcie7->app.ap_err[1].hdr_log = 0xfda02ac4
&pcie7->app.ap_err[2].hdr_log = 0xfda02ac8
&pcie7->app.ap_err[3].hdr_log = 0xfda02acc
&pcie7->app.ap_err[4].hdr_log = 0xfda02ad0
&pcie7->app.status_per_func[0].status_per_func = 0xfda02b00
&pcie7->app.status_per_func[1].status_per_func = 0xfda02b04
&pcie7->app.status_per_func[2].status_per_func = 0xfda02b08
&pcie7->app.status_per_func[3].status_per_func = 0xfda02b0c
&pcie7->app.cfg_rxstandby.ext_cntl_0 = 0xfda02c00
&pcie7->app.cfg_rxstandby.ext_cntl_1 = 0xfda02c04
&pcie7->app.cfg_rxstandby.ext_cntl_2 = 0xfda02c08
&pcie7->app.cfg_rxstandby.ext_cntl_3 = 0xfda02c0c
&pcie7->app.cfg_blockalign.cfg_ext_cntl_0 = 0xfda02c10
&pcie7->app.cfg_blockalign.cfg_ext_cntl_1 = 0xfda02c14
&pcie7->app.cfg_blockalign.cfg_ext_cntl_2 = 0xfda02c18
&pcie7->app.cfg_blockalign.cfg_ext_cntl_3 = 0xfda02c1c
&pcie7->app.cfg_eieos_when_rcvylock_pset_req.cntl_0 = 0xfda02c20
&pcie7->app.cfg_eqctrl_stars.eqctrl_wa_stars = 0xfda02c24
&pcie7->app.cfg_eqpa_stars.eqpa_wa_stars = 0xfda02c28
&pcie7->app.cfg_eqctrl_rev.eqctrl_wa_rev = 0xfda02c2c
&pcie7->app.cfg_eqpa_rev.eqpa_wa_rev = 0xfda02c30
&pcie7->app.cfg_rmlh_startblock_star.startblock_star = 0xfda02c34
&pcie7->app.cfg_rxstandby_control.core_rxstandby_control = 0xfda02c38
&pcie7->app.int_grp_a.cause = 0xfda03000
&pcie7->app.int_grp_a.cause_set = 0xfda03008
&pcie7->app.int_grp_a.mask = 0xfda03010
&pcie7->app.int_grp_a.mask_clear = 0xfda03018
&pcie7->app.int_grp_a.status = 0xfda03020
&pcie7->app.int_grp_a.control = 0xfda03028
&pcie7->app.int_grp_a.abort_mask = 0xfda03030
&pcie7->app.int_grp_a.log_mask = 0xfda03038
&pcie7->app.int_grp_b.cause = 0xfda03040
&pcie7->app.int_grp_b.cause_set = 0xfda03048
&pcie7->app.int_grp_b.mask = 0xfda03050
&pcie7->app.int_grp_b.mask_clear = 0xfda03058
&pcie7->app.int_grp_b.status = 0xfda03060
&pcie7->app.int_grp_b.control = 0xfda03068
&pcie7->app.int_grp_b.abort_mask = 0xfda03070
&pcie7->app.int_grp_b.log_mask = 0xfda03078
&pcie7->app.int_grp_c.cause = 0xfda03080
&pcie7->app.int_grp_c.cause_set = 0xfda03088
&pcie7->app.int_grp_c.mask = 0xfda03090
&pcie7->app.int_grp_c.mask_clear = 0xfda03098
&pcie7->app.int_grp_c.status = 0xfda030a0
&pcie7->app.int_grp_c.control = 0xfda030a8
&pcie7->app.int_grp_c.abort_mask = 0xfda030b0
&pcie7->app.int_grp_c.log_mask = 0xfda030b8
&pcie7->app.int_grp_d.cause = 0xfda030c0
&pcie7->app.int_grp_d.cause_set = 0xfda030c8
&pcie7->app.int_grp_d.mask = 0xfda030d0
&pcie7->app.int_grp_d.mask_clear = 0xfda030d8
&pcie7->app.int_grp_d.status = 0xfda030e0
&pcie7->app.int_grp_d.control = 0xfda030e8
&pcie7->app.int_grp_d.abort_mask = 0xfda030f0
&pcie7->app.int_grp_d.log_mask = 0xfda030f8
&pcie7->core_space.func[0].pcie_pm_cap_base = 0xfda10040
&pcie7->core_space.func[0].pcie_cap_base = 0xfda10070
&pcie7->core_space.func[0].pcie_dev_cap_base = 0xfda10074
&pcie7->core_space.func[0].pcie_dev_ctrl_status = 0xfda10078
&pcie7->core_space.func[0].pcie_link_cap_base = 0xfda1007c
&pcie7->core_space.func[0].pcie_link_ctrl_status = 0xfda10080
&pcie7->core_space.func[0].msix_cap_base = 0xfda100b0
&pcie7->core_space.func[0].aer.header = 0xfda10100
&pcie7->core_space.func[0].aer.uncorr_err_stat = 0xfda10104
&pcie7->core_space.func[0].aer.uncorr_err_mask = 0xfda10108
&pcie7->core_space.func[0].aer.uncorr_err_severity = 0xfda1010c
&pcie7->core_space.func[0].aer.corr_err_stat = 0xfda10110
&pcie7->core_space.func[0].aer.corr_err_mask = 0xfda10114
&pcie7->core_space.func[0].aer.cap_and_ctrl = 0xfda10118
&pcie7->core_space.func[0].aer.header_log[0] = 0xfda1011c
&pcie7->core_space.func[0].aer.header_log[1] = 0xfda10120
&pcie7->core_space.func[0].aer.header_log[2] = 0xfda10124
&pcie7->core_space.func[0].aer.header_log[3] = 0xfda10128
&pcie7->core_space.func[0].aer.root_err_cmd = 0xfda1012c
&pcie7->core_space.func[0].aer.root_err_stat = 0xfda10130
&pcie7->core_space.func[0].aer.err_src_id = 0xfda10134
&pcie7->core_space.func[0].pcie_sec_ext_cap_base = 0xfda10158
&pcie7->core_space.func[0].tph_cap_base = 0xfda10178
&pcie7->core_space.func[0].tph_cap_base_x16 = 0xfda10188
&pcie7->core_space.func[0].port_regs.ack_lat_rply_timer = 0xfda10700
&pcie7->core_space.func[0].port_regs.ack_f_aspm_ctrl = 0xfda1070c
&pcie7->core_space.func[0].port_regs.port_link_ctrl = 0xfda10710
&pcie7->core_space.func[0].port_regs.timer_ctrl_max_func_num = 0xfda10718
&pcie7->core_space.func[0].port_regs.filter_mask_reg_1 = 0xfda1071c
&pcie7->core_space.func[0].port_regs.vc0_posted_rcv_q_ctrl = 0xfda10748
&pcie7->core_space.func[0].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfda1074c
&pcie7->core_space.func[0].port_regs.vc0_comp_rcv_q_ctrl = 0xfda10750
&pcie7->core_space.func[0].port_regs.gen2_ctrl = 0xfda1080c
&pcie7->core_space.func[0].port_regs.gen3_ctrl = 0xfda10890
&pcie7->core_space.func[0].port_regs.gen3_eq_fs_lf = 0xfda10894
&pcie7->core_space.func[0].port_regs.gen3_eq_preset_to_coef_map = 0xfda10898
&pcie7->core_space.func[0].port_regs.gen3_eq_preset_idx = 0xfda1089c
&pcie7->core_space.func[0].port_regs.gen3_eq_status = 0xfda108a4
&pcie7->core_space.func[0].port_regs.gen3_eq_ctrl = 0xfda108a8
&pcie7->core_space.func[0].port_regs.gen3_eq_fb_mode_dir_chg = 0xfda108ac
&pcie7->core_space.func[0].port_regs.pipe_loopback_ctrl = 0xfda108b8
&pcie7->core_space.func[0].port_regs.rd_only_wr_en = 0xfda108bc
&pcie7->core_space.func[0].port_regs.axi_slave_err_resp = 0xfda108d0
&pcie7->core_space.func[0].port_regs.iatu.index = 0xfda10900
&pcie7->core_space.func[0].port_regs.iatu.cr1 = 0xfda10904
&pcie7->core_space.func[0].port_regs.iatu.cr2 = 0xfda10908
&pcie7->core_space.func[0].port_regs.iatu.lower_base_addr = 0xfda1090c
&pcie7->core_space.func[0].port_regs.iatu.upper_base_addr = 0xfda10910
&pcie7->core_space.func[0].port_regs.iatu.limit_addr = 0xfda10914
&pcie7->core_space.func[0].port_regs.iatu.lower_target_addr = 0xfda10918
&pcie7->core_space.func[0].port_regs.iatu.upper_target_addr = 0xfda1091c
&pcie7->core_space.func[0].port_regs.iatu.cr3 = 0xfda10920
&pcie7->core_space.func[1].pcie_pm_cap_base = 0xfda11040
&pcie7->core_space.func[1].pcie_cap_base = 0xfda11070
&pcie7->core_space.func[1].pcie_dev_cap_base = 0xfda11074
&pcie7->core_space.func[1].pcie_dev_ctrl_status = 0xfda11078
&pcie7->core_space.func[1].pcie_link_cap_base = 0xfda1107c
&pcie7->core_space.func[1].pcie_link_ctrl_status = 0xfda11080
&pcie7->core_space.func[1].msix_cap_base = 0xfda110b0
&pcie7->core_space.func[1].aer.header = 0xfda11100
&pcie7->core_space.func[1].aer.uncorr_err_stat = 0xfda11104
&pcie7->core_space.func[1].aer.uncorr_err_mask = 0xfda11108
&pcie7->core_space.func[1].aer.uncorr_err_severity = 0xfda1110c
&pcie7->core_space.func[1].aer.corr_err_stat = 0xfda11110
&pcie7->core_space.func[1].aer.corr_err_mask = 0xfda11114
&pcie7->core_space.func[1].aer.cap_and_ctrl = 0xfda11118
&pcie7->core_space.func[1].aer.header_log[0] = 0xfda1111c
&pcie7->core_space.func[1].aer.header_log[1] = 0xfda11120
&pcie7->core_space.func[1].aer.header_log[2] = 0xfda11124
&pcie7->core_space.func[1].aer.header_log[3] = 0xfda11128
&pcie7->core_space.func[1].aer.root_err_cmd = 0xfda1112c
&pcie7->core_space.func[1].aer.root_err_stat = 0xfda11130
&pcie7->core_space.func[1].aer.err_src_id = 0xfda11134
&pcie7->core_space.func[1].pcie_sec_ext_cap_base = 0xfda11158
&pcie7->core_space.func[1].tph_cap_base = 0xfda11178
&pcie7->core_space.func[1].tph_cap_base_x16 = 0xfda11188
&pcie7->core_space.func[1].port_regs.ack_lat_rply_timer = 0xfda11700
&pcie7->core_space.func[1].port_regs.ack_f_aspm_ctrl = 0xfda1170c
&pcie7->core_space.func[1].port_regs.port_link_ctrl = 0xfda11710
&pcie7->core_space.func[1].port_regs.timer_ctrl_max_func_num = 0xfda11718
&pcie7->core_space.func[1].port_regs.filter_mask_reg_1 = 0xfda1171c
&pcie7->core_space.func[1].port_regs.vc0_posted_rcv_q_ctrl = 0xfda11748
&pcie7->core_space.func[1].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfda1174c
&pcie7->core_space.func[1].port_regs.vc0_comp_rcv_q_ctrl = 0xfda11750
&pcie7->core_space.func[1].port_regs.gen2_ctrl = 0xfda1180c
&pcie7->core_space.func[1].port_regs.gen3_ctrl = 0xfda11890
&pcie7->core_space.func[1].port_regs.gen3_eq_fs_lf = 0xfda11894
&pcie7->core_space.func[1].port_regs.gen3_eq_preset_to_coef_map = 0xfda11898
&pcie7->core_space.func[1].port_regs.gen3_eq_preset_idx = 0xfda1189c
&pcie7->core_space.func[1].port_regs.gen3_eq_status = 0xfda118a4
&pcie7->core_space.func[1].port_regs.gen3_eq_ctrl = 0xfda118a8
&pcie7->core_space.func[1].port_regs.gen3_eq_fb_mode_dir_chg = 0xfda118ac
&pcie7->core_space.func[1].port_regs.pipe_loopback_ctrl = 0xfda118b8
&pcie7->core_space.func[1].port_regs.rd_only_wr_en = 0xfda118bc
&pcie7->core_space.func[1].port_regs.axi_slave_err_resp = 0xfda118d0
&pcie7->core_space.func[1].port_regs.iatu.index = 0xfda11900
&pcie7->core_space.func[1].port_regs.iatu.cr1 = 0xfda11904
&pcie7->core_space.func[1].port_regs.iatu.cr2 = 0xfda11908
&pcie7->core_space.func[1].port_regs.iatu.lower_base_addr = 0xfda1190c
&pcie7->core_space.func[1].port_regs.iatu.upper_base_addr = 0xfda11910
&pcie7->core_space.func[1].port_regs.iatu.limit_addr = 0xfda11914
&pcie7->core_space.func[1].port_regs.iatu.lower_target_addr = 0xfda11918
&pcie7->core_space.func[1].port_regs.iatu.upper_target_addr = 0xfda1191c
&pcie7->core_space.func[1].port_regs.iatu.cr3 = 0xfda11920
&pcie7->core_space.func[2].pcie_pm_cap_base = 0xfda12040
&pcie7->core_space.func[2].pcie_cap_base = 0xfda12070
&pcie7->core_space.func[2].pcie_dev_cap_base = 0xfda12074
&pcie7->core_space.func[2].pcie_dev_ctrl_status = 0xfda12078
&pcie7->core_space.func[2].pcie_link_cap_base = 0xfda1207c
&pcie7->core_space.func[2].pcie_link_ctrl_status = 0xfda12080
&pcie7->core_space.func[2].msix_cap_base = 0xfda120b0
&pcie7->core_space.func[2].aer.header = 0xfda12100
&pcie7->core_space.func[2].aer.uncorr_err_stat = 0xfda12104
&pcie7->core_space.func[2].aer.uncorr_err_mask = 0xfda12108
&pcie7->core_space.func[2].aer.uncorr_err_severity = 0xfda1210c
&pcie7->core_space.func[2].aer.corr_err_stat = 0xfda12110
&pcie7->core_space.func[2].aer.corr_err_mask = 0xfda12114
&pcie7->core_space.func[2].aer.cap_and_ctrl = 0xfda12118
&pcie7->core_space.func[2].aer.header_log[0] = 0xfda1211c
&pcie7->core_space.func[2].aer.header_log[1] = 0xfda12120
&pcie7->core_space.func[2].aer.header_log[2] = 0xfda12124
&pcie7->core_space.func[2].aer.header_log[3] = 0xfda12128
&pcie7->core_space.func[2].aer.root_err_cmd = 0xfda1212c
&pcie7->core_space.func[2].aer.root_err_stat = 0xfda12130
&pcie7->core_space.func[2].aer.err_src_id = 0xfda12134
&pcie7->core_space.func[2].pcie_sec_ext_cap_base = 0xfda12158
&pcie7->core_space.func[2].tph_cap_base = 0xfda12178
&pcie7->core_space.func[2].tph_cap_base_x16 = 0xfda12188
&pcie7->core_space.func[2].port_regs.ack_lat_rply_timer = 0xfda12700
&pcie7->core_space.func[2].port_regs.ack_f_aspm_ctrl = 0xfda1270c
&pcie7->core_space.func[2].port_regs.port_link_ctrl = 0xfda12710
&pcie7->core_space.func[2].port_regs.timer_ctrl_max_func_num = 0xfda12718
&pcie7->core_space.func[2].port_regs.filter_mask_reg_1 = 0xfda1271c
&pcie7->core_space.func[2].port_regs.vc0_posted_rcv_q_ctrl = 0xfda12748
&pcie7->core_space.func[2].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfda1274c
&pcie7->core_space.func[2].port_regs.vc0_comp_rcv_q_ctrl = 0xfda12750
&pcie7->core_space.func[2].port_regs.gen2_ctrl = 0xfda1280c
&pcie7->core_space.func[2].port_regs.gen3_ctrl = 0xfda12890
&pcie7->core_space.func[2].port_regs.gen3_eq_fs_lf = 0xfda12894
&pcie7->core_space.func[2].port_regs.gen3_eq_preset_to_coef_map = 0xfda12898
&pcie7->core_space.func[2].port_regs.gen3_eq_preset_idx = 0xfda1289c
&pcie7->core_space.func[2].port_regs.gen3_eq_status = 0xfda128a4
&pcie7->core_space.func[2].port_regs.gen3_eq_ctrl = 0xfda128a8
&pcie7->core_space.func[2].port_regs.gen3_eq_fb_mode_dir_chg = 0xfda128ac
&pcie7->core_space.func[2].port_regs.pipe_loopback_ctrl = 0xfda128b8
&pcie7->core_space.func[2].port_regs.rd_only_wr_en = 0xfda128bc
&pcie7->core_space.func[2].port_regs.axi_slave_err_resp = 0xfda128d0
&pcie7->core_space.func[2].port_regs.iatu.index = 0xfda12900
&pcie7->core_space.func[2].port_regs.iatu.cr1 = 0xfda12904
&pcie7->core_space.func[2].port_regs.iatu.cr2 = 0xfda12908
&pcie7->core_space.func[2].port_regs.iatu.lower_base_addr = 0xfda1290c
&pcie7->core_space.func[2].port_regs.iatu.upper_base_addr = 0xfda12910
&pcie7->core_space.func[2].port_regs.iatu.limit_addr = 0xfda12914
&pcie7->core_space.func[2].port_regs.iatu.lower_target_addr = 0xfda12918
&pcie7->core_space.func[2].port_regs.iatu.upper_target_addr = 0xfda1291c
&pcie7->core_space.func[2].port_regs.iatu.cr3 = 0xfda12920
&pcie7->core_space.func[3].pcie_pm_cap_base = 0xfda13040
&pcie7->core_space.func[3].pcie_cap_base = 0xfda13070
&pcie7->core_space.func[3].pcie_dev_cap_base = 0xfda13074
&pcie7->core_space.func[3].pcie_dev_ctrl_status = 0xfda13078
&pcie7->core_space.func[3].pcie_link_cap_base = 0xfda1307c
&pcie7->core_space.func[3].pcie_link_ctrl_status = 0xfda13080
&pcie7->core_space.func[3].msix_cap_base = 0xfda130b0
&pcie7->core_space.func[3].aer.header = 0xfda13100
&pcie7->core_space.func[3].aer.uncorr_err_stat = 0xfda13104
&pcie7->core_space.func[3].aer.uncorr_err_mask = 0xfda13108
&pcie7->core_space.func[3].aer.uncorr_err_severity = 0xfda1310c
&pcie7->core_space.func[3].aer.corr_err_stat = 0xfda13110
&pcie7->core_space.func[3].aer.corr_err_mask = 0xfda13114
&pcie7->core_space.func[3].aer.cap_and_ctrl = 0xfda13118
&pcie7->core_space.func[3].aer.header_log[0] = 0xfda1311c
&pcie7->core_space.func[3].aer.header_log[1] = 0xfda13120
&pcie7->core_space.func[3].aer.header_log[2] = 0xfda13124
&pcie7->core_space.func[3].aer.header_log[3] = 0xfda13128
&pcie7->core_space.func[3].aer.root_err_cmd = 0xfda1312c
&pcie7->core_space.func[3].aer.root_err_stat = 0xfda13130
&pcie7->core_space.func[3].aer.err_src_id = 0xfda13134
&pcie7->core_space.func[3].pcie_sec_ext_cap_base = 0xfda13158
&pcie7->core_space.func[3].tph_cap_base = 0xfda13178
&pcie7->core_space.func[3].tph_cap_base_x16 = 0xfda13188
&pcie7->core_space.func[3].port_regs.ack_lat_rply_timer = 0xfda13700
&pcie7->core_space.func[3].port_regs.ack_f_aspm_ctrl = 0xfda1370c
&pcie7->core_space.func[3].port_regs.port_link_ctrl = 0xfda13710
&pcie7->core_space.func[3].port_regs.timer_ctrl_max_func_num = 0xfda13718
&pcie7->core_space.func[3].port_regs.filter_mask_reg_1 = 0xfda1371c
&pcie7->core_space.func[3].port_regs.vc0_posted_rcv_q_ctrl = 0xfda13748
&pcie7->core_space.func[3].port_regs.vc0_non_posted_rcv_q_ctrl = 0xfda1374c
&pcie7->core_space.func[3].port_regs.vc0_comp_rcv_q_ctrl = 0xfda13750
&pcie7->core_space.func[3].port_regs.gen2_ctrl = 0xfda1380c
&pcie7->core_space.func[3].port_regs.gen3_ctrl = 0xfda13890
&pcie7->core_space.func[3].port_regs.gen3_eq_fs_lf = 0xfda13894
&pcie7->core_space.func[3].port_regs.gen3_eq_preset_to_coef_map = 0xfda13898
&pcie7->core_space.func[3].port_regs.gen3_eq_preset_idx = 0xfda1389c
&pcie7->core_space.func[3].port_regs.gen3_eq_status = 0xfda138a4
&pcie7->core_space.func[3].port_regs.gen3_eq_ctrl = 0xfda138a8
&pcie7->core_space.func[3].port_regs.gen3_eq_fb_mode_dir_chg = 0xfda138ac
&pcie7->core_space.func[3].port_regs.pipe_loopback_ctrl = 0xfda138b8
&pcie7->core_space.func[3].port_regs.rd_only_wr_en = 0xfda138bc
&pcie7->core_space.func[3].port_regs.axi_slave_err_resp = 0xfda138d0
&pcie7->core_space.func[3].port_regs.iatu.index = 0xfda13900
&pcie7->core_space.func[3].port_regs.iatu.cr1 = 0xfda13904
&pcie7->core_space.func[3].port_regs.iatu.cr2 = 0xfda13908
&pcie7->core_space.func[3].port_regs.iatu.lower_base_addr = 0xfda1390c
&pcie7->core_space.func[3].port_regs.iatu.upper_base_addr = 0xfda13910
&pcie7->core_space.func[3].port_regs.iatu.limit_addr = 0xfda13914
&pcie7->core_space.func[3].port_regs.iatu.lower_target_addr = 0xfda13918
&pcie7->core_space.func[3].port_regs.iatu.upper_target_addr = 0xfda1391c
&pcie7->core_space.func[3].port_regs.iatu.cr3 = 0xfda13920
