// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:

    DMux8Way(in=load, sel=address[9..11], a=loadA, b=loadB, c=loadC,
            d=loadD, e=loadE, f=loadF, g=loadG, h=loadH);

    RAM512(in=in, load=loadA, address=address[0..8], out=mem0);
    RAM512(in=in, load=loadB, address=address[0..8], out=mem1);
    RAM512(in=in, load=loadC, address=address[0..8], out=mem2);
    RAM512(in=in, load=loadD, address=address[0..8], out=mem3);
    RAM512(in=in, load=loadE, address=address[0..8], out=mem4);
    RAM512(in=in, load=loadF, address=address[0..8], out=mem5);
    RAM512(in=in, load=loadG, address=address[0..8], out=mem6);
    RAM512(in=in, load=loadH, address=address[0..8], out=mem7);

    Mux8Way16(a=mem0, b=mem1, c=mem2, d=mem3,
            e=mem4, f=mem5, g=mem6, h=mem7, sel=address[9..11], out=out);
}
