

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Thu Oct 20 22:06:32 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        baseline
* Solution:       loop_unrolling
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      707|      709| 7.070 us | 7.090 us |  707|  709|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |      192|      193|         3|          -|          -|    64|    no    |
        |- MAC     |      512|      512|         4|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     183|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|     188|    267|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|  5|  10|    0|   128|    5|     1|          640|
    |shift_reg_U  |fir_shift_reg  |        2|  0|   0|    0|   128|   32|     1|         4096|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |               |        2|  5|  10|    0|   256|   37|     2|         4736|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln38_fu_227_p2     |     *    |      2|  0|  20|          32|           5|
    |acc_fu_232_p2          |     +    |      0|  0|  39|          32|          32|
    |add_ln31_1_fu_185_p2   |     +    |      0|  0|  15|           8|           3|
    |add_ln31_fu_164_p2     |     +    |      0|  0|  15|           8|           2|
    |i_fu_218_p2            |     +    |      0|  0|  15|           8|           2|
    |icmp_ln30_1_fu_175_p2  |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln30_fu_158_p2    |   icmp   |      0|  0|  11|           8|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      2|  0| 126|         104|          46|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_0_reg_130       |   9|          2|   32|         64|
    |ap_NS_fsm           |  47|         10|    1|         10|
    |i_0_0_reg_118       |   9|          2|    8|         16|
    |i_1_reg_143         |   9|          2|    8|         16|
    |shift_reg_address0  |  21|          4|    7|         28|
    |shift_reg_address1  |  21|          4|    7|         28|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 131|         27|   95|        258|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_0_reg_130             |  32|   0|   32|          0|
    |add_ln31_1_reg_261        |   8|   0|    8|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |c_load_reg_294            |   5|   0|    5|          0|
    |i_0_0_cast_reg_242        |  32|   0|   32|          0|
    |i_0_0_reg_118             |   8|   0|    8|          0|
    |i_1_reg_143               |   8|   0|    8|          0|
    |i_reg_284                 |   8|   0|    8|          0|
    |icmp_ln30_1_reg_257       |   1|   0|    1|          0|
    |icmp_ln30_reg_247         |   1|   0|    1|          0|
    |mul_ln38_reg_299          |  32|   0|   32|          0|
    |shift_reg_addr_reg_251    |   7|   0|    7|          0|
    |shift_reg_load_1_reg_289  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 183|   0|  183|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

