// Seed: 3430009599
module module_0 #(
    parameter id_17 = 32'd0,
    parameter id_19 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    _id_19,
    id_20
);
  input wire id_20;
  inout wire _id_19;
  input wire id_18;
  input wire _id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 'b0 ==  id_17 : id_19] id_21;
  assign module_1._id_8 = 0;
  assign id_13 = id_4;
endmodule
module module_1 #(
    parameter id_8 = 32'd41
) (
    input  tri1  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri   id_4,
    inout  tri0  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    inout  tri   _id_8
);
  assign id_8 = -1'b0 ? id_6 : id_2;
  always @(posedge -1 + 1) $clog2(id_8);
  ;
  logic [id_8 : 1  -  -1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_8,
      id_10,
      id_8,
      id_10
  );
endmodule
