{
  "DESIGN_NAME": "pe",
  "VERILOG_FILES": [ "../src/pkg.v", "../src/pe.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk_i"
}
