#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun 15 08:30:23 2024
# Process ID: 58116
# Current directory: C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent60824 C:\Users\MrEve\Documents\Power Inverter\V1.0\Vivado\V1\V1.xpr
# Log file: C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/vivado.log
# Journal file: C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1\vivado.jou
# Running On: DESKTOP-JVS6NIM, OS: Windows, CPU Frequency: 4691 MHz, CPU Physical cores: 24, Host memory: 33440 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {0.5 -140 -282} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {833.33} \
  CONFIG.CLKOUT1_JITTER {479.872} \
  CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
  CONFIG.MMCM_CLKIN1_PERIOD {83.333} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.500} \
  CONFIG.PRIM_IN_FREQ {12} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins microblaze_0/Clk] [get_bd_pins clk_wiz_0/clk_out1]
file mkdir C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1
file mkdir C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1
file mkdir C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1/new
file mkdir C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1/new
file mkdir C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1/new
file mkdir C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1/new
file mkdir C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1
file mkdir {C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1/new}
close [ open {C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1/new/spartan-constraints.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/MrEve/Documents/Power Inverter/V1.0/Vivado/V1/V1.srcs/constrs_1/new/spartan-constraints.xdc}}
save_bd_design
