#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x59a5d53cd180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x59a5d5359b50 .scope package, "npu_pkg" "npu_pkg" 3 9;
 .timescale 0 0;
P_0x59a5d53cf910 .param/l "ACC_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
P_0x59a5d53cf950 .param/l "ACT_BUF_SIZE" 0 3 28, +C4<00000000000001000000000000000000>;
P_0x59a5d53cf990 .param/l "AXIL_ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000100000>;
P_0x59a5d53cf9d0 .param/l "AXIL_DATA_WIDTH" 0 3 38, +C4<00000000000000000000000000100000>;
P_0x59a5d53cfa10 .param/l "AXI_ADDR_WIDTH" 0 3 33, +C4<00000000000000000000000000101000>;
P_0x59a5d53cfa50 .param/l "AXI_DATA_WIDTH" 0 3 32, +C4<00000000000000000000000010000000>;
P_0x59a5d53cfa90 .param/l "AXI_ID_WIDTH" 0 3 34, +C4<00000000000000000000000000001000>;
P_0x59a5d53cfad0 .param/l "AXI_STRB_WIDTH" 0 3 35, +C4<00000000000000000000000000010000>;
P_0x59a5d53cfb10 .param/l "DATA_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x59a5d53cfb50 .param/l "INST_BUF_SIZE" 0 3 29, +C4<00000000000000000100000000000000>;
P_0x59a5d53cfb90 .param/l "NPU_VERSION" 1 3 157, C4<00000000000000010000000000000000>;
P_0x59a5d53cfbd0 .param/l "NUM_PES" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x59a5d53cfc10 .param/l "OUTPUT_WIDTH" 0 3 24, +C4<00000000000000000000000000001000>;
P_0x59a5d53cfc50 .param/l "PE_COLS" 0 3 17, +C4<00000000000000000000000000010000>;
P_0x59a5d53cfc90 .param/l "PE_ROWS" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x59a5d53cfcd0 .param/l "REG_CONFIG" 1 3 148, C4<000000010100>;
P_0x59a5d53cfd10 .param/l "REG_CTRL" 1 3 143, C4<000000000000>;
P_0x59a5d53cfd50 .param/l "REG_DMA_CTRL" 1 3 150, C4<000100000000>;
P_0x59a5d53cfd90 .param/l "REG_DMA_DST" 1 3 153, C4<000100001100>;
P_0x59a5d53cfdd0 .param/l "REG_DMA_LEN" 1 3 154, C4<000100010000>;
P_0x59a5d53cfe10 .param/l "REG_DMA_SRC" 1 3 152, C4<000100001000>;
P_0x59a5d53cfe50 .param/l "REG_DMA_STATUS" 1 3 151, C4<000100000100>;
P_0x59a5d53cfe90 .param/l "REG_IRQ_EN" 1 3 145, C4<000000001000>;
P_0x59a5d53cfed0 .param/l "REG_IRQ_STATUS" 1 3 146, C4<000000001100>;
P_0x59a5d53cff10 .param/l "REG_PERF_CNT" 1 3 149, C4<000000100000>;
P_0x59a5d53cff50 .param/l "REG_STATUS" 1 3 144, C4<000000000100>;
P_0x59a5d53cff90 .param/l "REG_VERSION" 1 3 147, C4<000000010000>;
P_0x59a5d53cffd0 .param/l "WEIGHT_BUF_SIZE" 0 3 27, +C4<00000000000001000000000000000000>;
P_0x59a5d53d0010 .param/l "WEIGHT_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
enum0x59a5d52974e0 .enum4 (4)
   "OP_NOP" 4'b0000,
   "OP_CONV" 4'b0001,
   "OP_FC" 4'b0010,
   "OP_POOL" 4'b0011,
   "OP_ACT" 4'b0100,
   "OP_LOAD" 4'b0101,
   "OP_STORE" 4'b0110,
   "OP_SYNC" 4'b0111,
   "OP_ADD" 4'b1000,
   "OP_MUL" 4'b1001,
   "OP_CONCAT" 4'b1010,
   "OP_SPLIT" 4'b1011
 ;
enum0x59a5d52cd460 .enum4 (3)
   "ACT_NONE" 3'b000,
   "ACT_RELU" 3'b001,
   "ACT_RELU6" 3'b010,
   "ACT_SIGMOID" 3'b011,
   "ACT_TANH" 3'b100,
   "ACT_SWISH" 3'b101,
   "ACT_GELU" 3'b110
 ;
enum0x59a5d530f900 .enum4 (2)
   "POOL_MAX" 2'b00,
   "POOL_AVG" 2'b01,
   "POOL_GLOBAL" 2'b10
 ;
enum0x59a5d5310090 .enum4 (2)
   "FMT_INT8" 2'b00,
   "FMT_INT16" 2'b01,
   "FMT_FP16" 2'b10,
   "FMT_BF16" 2'b11
 ;
S_0x59a5d53af070 .scope autofunction.vec2.u32, "calc_conv_output_size" "calc_conv_output_size" 3 164, 3 164 0, S_0x59a5d5359b50;
 .timescale 0 0;
; Variable calc_conv_output_size is bool return value of scope S_0x59a5d53af070
v0x59a5d536a900_0 .var/2s "dilation", 31 0;
v0x59a5d536a9d0_0 .var/2s "effective_kernel", 31 0;
v0x59a5d5364c10_0 .var/2s "input_size", 31 0;
v0x59a5d5364ce0_0 .var/2s "kernel_size", 31 0;
v0x59a5d53c6be0_0 .var/2s "padding", 31 0;
v0x59a5d53caca0_0 .var/2s "stride", 31 0;
TD_npu_pkg.calc_conv_output_size ;
    %load/vec4 v0x59a5d5364ce0_0;
    %subi 1, 0, 32;
    %load/vec4 v0x59a5d536a900_0;
    %mul;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x59a5d536a9d0_0, 0, 32;
    %load/vec4 v0x59a5d5364c10_0;
    %load/vec4 v0x59a5d53c6be0_0;
    %muli 2, 0, 32;
    %add;
    %load/vec4 v0x59a5d536a9d0_0;
    %sub;
    %load/vec4 v0x59a5d53caca0_0;
    %div/s;
    %addi 1, 0, 32;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to calc_conv_output_size (store_vec4_to_lval)
    %disable S_0x59a5d53af070;
    %end;
S_0x59a5d535abb0 .scope autofunction.vec4.s32, "saturate" "saturate" 3 176, 3 176 0, S_0x59a5d5359b50;
 .timescale 0 0;
v0x59a5d53d4e20_0 .var/s "max_val", 47 0;
v0x59a5d53d4f00_0 .var/s "min_val", 47 0;
; Variable saturate is vec4 return value of scope S_0x59a5d535abb0
v0x59a5d53d50a0_0 .var/s "value", 47 0;
v0x59a5d53d5180_0 .var/2s "width", 31 0;
TD_npu_pkg.saturate ;
    %fork t_1, S_0x59a5d535abb0;
    %jmp t_0;
    .scope S_0x59a5d535abb0;
t_1 ;
    %pushi/vec4 1, 0, 48;
    %load/vec4 v0x59a5d53d5180_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 48;
    %store/vec4 v0x59a5d53d4e20_0, 0, 48;
    %pushi/vec4 1, 0, 48;
    %load/vec4 v0x59a5d53d5180_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %pushi/vec4 1, 0, 48;
    %add;
    %store/vec4 v0x59a5d53d4f00_0, 0, 48;
    %load/vec4 v0x59a5d53d4e20_0;
    %load/vec4 v0x59a5d53d50a0_0;
    %cmp/s;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x59a5d53d4e20_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to saturate (store_vec4_to_lval)
    %disable S_0x59a5d535abb0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x59a5d53d50a0_0;
    %load/vec4 v0x59a5d53d4f00_0;
    %cmp/s;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x59a5d53d4f00_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to saturate (store_vec4_to_lval)
    %disable S_0x59a5d535abb0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x59a5d53d50a0_0;
    %parti/s 32, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to saturate (store_vec4_to_lval)
    %disable S_0x59a5d535abb0;
T_1.3 ;
T_1.1 ;
    %end;
    .scope S_0x59a5d535abb0;
t_0 %join;
    %end;
S_0x59a5d53aecd0 .scope module, "pe_array_tb" "pe_array_tb" 4 8;
 .timescale -9 -12;
P_0x59a5d53b76e0 .param/l "ACC_WIDTH" 0 4 18, +C4<00000000000000000000000000100000>;
P_0x59a5d53b7720 .param/l "CLK_PERIOD" 0 4 14, +C4<00000000000000000000000000001010>;
P_0x59a5d53b7760 .param/l "COLS" 0 4 16, +C4<00000000000000000000000000000100>;
P_0x59a5d53b77a0 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000001000>;
P_0x59a5d53b77e0 .param/l "ROWS" 0 4 15, +C4<00000000000000000000000000000100>;
L_0x59a5d5406540 .functor BUFZ 32, L_0x59a5d53f9400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d54065b0 .functor BUFZ 32, L_0x59a5d53fa130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406680 .functor BUFZ 32, L_0x59a5d53fae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d54066f0 .functor BUFZ 32, L_0x59a5d53fbbe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406800 .functor BUFZ 32, L_0x59a5d53fc8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d54068a0 .functor BUFZ 32, L_0x59a5d53fd5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406790 .functor BUFZ 32, L_0x59a5d53fe2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d54069f0 .functor BUFZ 32, L_0x59a5d53fefb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406b20 .functor BUFZ 32, L_0x59a5d53ffca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406bc0 .functor BUFZ 32, L_0x59a5d54009b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406d00 .functor BUFZ 32, L_0x59a5d54016d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406da0 .functor BUFZ 32, L_0x59a5d5402430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406ef0 .functor BUFZ 32, L_0x59a5d5403140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5406f90 .functor BUFZ 32, L_0x59a5d5403e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d54070f0 .functor BUFZ 32, L_0x59a5d5404b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5407190 .functor BUFZ 32, L_0x59a5d5405b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x59a5d5407300 .functor BUFZ 1, v0x59a5d53da110_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d54073a0 .functor BUFZ 1, v0x59a5d53dbbe0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407520 .functor BUFZ 1, v0x59a5d53dd870_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d54075c0 .functor BUFZ 1, v0x59a5d53df3b0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407750 .functor BUFZ 1, v0x59a5d53e13a0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d54077f0 .functor BUFZ 1, v0x59a5d53e2ec0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407990 .functor BUFZ 1, v0x59a5d53e4a30_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407a30 .functor BUFZ 1, v0x59a5d53e65e0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407be0 .functor BUFZ 1, v0x59a5d53e88f0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407c80 .functor BUFZ 1, v0x59a5d53ea470_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407e40 .functor BUFZ 1, v0x59a5d53ec030_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407ee0 .functor BUFZ 1, v0x59a5d53edbe0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407d20 .functor BUFZ 1, v0x59a5d53efab0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5407dc0 .functor BUFZ 1, v0x59a5d53f1630_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d5408220 .functor BUFZ 1, v0x59a5d53f31f0_0, C4<0>, C4<0>, C4<0>;
L_0x59a5d54082c0 .functor BUFZ 1, v0x59a5d53f4da0_0, C4<0>, C4<0>, C4<0>;
v0x59a5d53f7990 .array/s "acc_out", 15 0, 31 0;
v0x59a5d53f7a30 .array "acc_valid", 15 0, 0 0;
v0x59a5d53f7be0_0 .var "clear_acc", 0 0;
v0x59a5d53f7cb0_0 .var "clk", 0 0;
v0x59a5d53f7d50 .array/s "data_in", 0 3, 7 0;
v0x59a5d53f7e70_0 .var "enable", 0 0;
v0x59a5d53f7f10_0 .var/2s "errors", 31 0;
v0x59a5d53f7ff0 .array/s "expected", 15 0, 31 0;
v0x59a5d53f80b0_0 .var "load_weight", 3 0;
v0x59a5d53f8230 .array/s "matrix_a", 15 0, 7 0;
v0x59a5d53f82d0 .array/s "matrix_w", 15 0, 7 0;
v0x59a5d53f8390_0 .var "rst_n", 0 0;
v0x59a5d53f8430 .array/s "weight_in", 0 3, 7 0;
S_0x59a5d53b4680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 81, 4 81 0, S_0x59a5d53aecd0;
 .timescale -9 -12;
v0x59a5d53d5490_0 .var/2s "i", 31 0;
S_0x59a5d53b49c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 82, 4 82 0, S_0x59a5d53b4680;
 .timescale -9 -12;
v0x59a5d53d5390_0 .var/2s "j", 31 0;
S_0x59a5d53b4d60 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 4 189, 4 189 0, S_0x59a5d53aecd0;
 .timescale -9 -12;
v0x59a5d53d5750_0 .var/2s "i", 31 0;
S_0x59a5d535a380 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 4 190, 4 190 0, S_0x59a5d53b4d60;
 .timescale -9 -12;
v0x59a5d53d5650_0 .var/2s "j", 31 0;
S_0x59a5d53d5850 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 89, 4 89 0, S_0x59a5d53aecd0;
 .timescale -9 -12;
v0x59a5d53d6010_0 .var/2s "i", 31 0;
S_0x59a5d53d5a30 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 90, 4 90 0, S_0x59a5d53d5850;
 .timescale -9 -12;
v0x59a5d53d5f10_0 .var/2s "j", 31 0;
S_0x59a5d53d5c10 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 92, 4 92 0, S_0x59a5d53d5a30;
 .timescale -9 -12;
v0x59a5d53d5e10_0 .var/2s "k", 31 0;
S_0x59a5d53d6110 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 115, 4 115 0, S_0x59a5d53aecd0;
 .timescale -9 -12;
v0x59a5d53d62f0_0 .var/2s "i", 31 0;
S_0x59a5d53d63f0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 116, 4 116 0, S_0x59a5d53aecd0;
 .timescale -9 -12;
v0x59a5d53d6620_0 .var/2s "i", 31 0;
S_0x59a5d53d6720 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 4 131, 4 131 0, S_0x59a5d53aecd0;
 .timescale -9 -12;
v0x59a5d53d6c40_0 .var/2s "row", 31 0;
E_0x59a5d52e2080 .event posedge, v0x59a5d53d9a90_0;
S_0x59a5d53d6940 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 4 134, 4 134 0, S_0x59a5d53d6720;
 .timescale -9 -12;
v0x59a5d53d6b40_0 .var/2s "col", 31 0;
S_0x59a5d53d6d40 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 160, 4 160 0, S_0x59a5d53aecd0;
 .timescale -9 -12;
v0x59a5d53d7520_0 .var/2s "cycle", 31 0;
S_0x59a5d53d6f20 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 4 164, 4 164 0, S_0x59a5d53d6d40;
 .timescale -9 -12;
v0x59a5d53d7420_0 .var/2s "row", 31 0;
S_0x59a5d53d7120 .scope begin, "$unm_blk_18" "$unm_blk_18" 4 164, 4 164 0, S_0x59a5d53d6f20;
 .timescale -9 -12;
v0x59a5d53d7320_0 .var/2s "col_idx", 31 0;
S_0x59a5d53d7620 .scope module, "dut" "pe_array" 4 45, 5 6 0, S_0x59a5d53aecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 4 "load_weight";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 32 "weight_in";
    .port_info 7 /OUTPUT 512 "acc_out";
    .port_info 8 /OUTPUT 16 "acc_valid";
P_0x59a5d53d7800 .param/l "ACC_WIDTH" 0 5 13, +C4<00000000000000000000000000100000>;
P_0x59a5d53d7840 .param/l "COLS" 0 5 10, +C4<00000000000000000000000000000100>;
P_0x59a5d53d7880 .param/l "DATA_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
P_0x59a5d53d78c0 .param/l "ROWS" 0 5 9, +C4<00000000000000000000000000000100>;
P_0x59a5d53d7900 .param/l "WEIGHT_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
v0x59a5d53f5c40 .array "acc_out", 15 0;
v0x59a5d53f5c40_0 .net/s v0x59a5d53f5c40 0, 31 0, L_0x59a5d53f9400; 1 drivers
v0x59a5d53f5c40_1 .net/s v0x59a5d53f5c40 1, 31 0, L_0x59a5d53fa130; 1 drivers
v0x59a5d53f5c40_2 .net/s v0x59a5d53f5c40 2, 31 0, L_0x59a5d53fae40; 1 drivers
v0x59a5d53f5c40_3 .net/s v0x59a5d53f5c40 3, 31 0, L_0x59a5d53fbbe0; 1 drivers
v0x59a5d53f5c40_4 .net/s v0x59a5d53f5c40 4, 31 0, L_0x59a5d53fc8b0; 1 drivers
v0x59a5d53f5c40_5 .net/s v0x59a5d53f5c40 5, 31 0, L_0x59a5d53fd5c0; 1 drivers
v0x59a5d53f5c40_6 .net/s v0x59a5d53f5c40 6, 31 0, L_0x59a5d53fe2e0; 1 drivers
v0x59a5d53f5c40_7 .net/s v0x59a5d53f5c40 7, 31 0, L_0x59a5d53fefb0; 1 drivers
v0x59a5d53f5c40_8 .net/s v0x59a5d53f5c40 8, 31 0, L_0x59a5d53ffca0; 1 drivers
v0x59a5d53f5c40_9 .net/s v0x59a5d53f5c40 9, 31 0, L_0x59a5d54009b0; 1 drivers
v0x59a5d53f5c40_10 .net/s v0x59a5d53f5c40 10, 31 0, L_0x59a5d54016d0; 1 drivers
v0x59a5d53f5c40_11 .net/s v0x59a5d53f5c40 11, 31 0, L_0x59a5d5402430; 1 drivers
v0x59a5d53f5c40_12 .net/s v0x59a5d53f5c40 12, 31 0, L_0x59a5d5403140; 1 drivers
v0x59a5d53f5c40_13 .net/s v0x59a5d53f5c40 13, 31 0, L_0x59a5d5403e60; 1 drivers
v0x59a5d53f5c40_14 .net/s v0x59a5d53f5c40 14, 31 0, L_0x59a5d5404b90; 1 drivers
v0x59a5d53f5c40_15 .net/s v0x59a5d53f5c40 15, 31 0, L_0x59a5d5405b10; 1 drivers
v0x59a5d53f6000 .array "acc_valid", 15 0;
v0x59a5d53f6000_0 .net v0x59a5d53f6000 0, 0 0, v0x59a5d53da110_0; 1 drivers
v0x59a5d53f6000_1 .net v0x59a5d53f6000 1, 0 0, v0x59a5d53dbbe0_0; 1 drivers
v0x59a5d53f6000_2 .net v0x59a5d53f6000 2, 0 0, v0x59a5d53dd870_0; 1 drivers
v0x59a5d53f6000_3 .net v0x59a5d53f6000 3, 0 0, v0x59a5d53df3b0_0; 1 drivers
v0x59a5d53f6000_4 .net v0x59a5d53f6000 4, 0 0, v0x59a5d53e13a0_0; 1 drivers
v0x59a5d53f6000_5 .net v0x59a5d53f6000 5, 0 0, v0x59a5d53e2ec0_0; 1 drivers
v0x59a5d53f6000_6 .net v0x59a5d53f6000 6, 0 0, v0x59a5d53e4a30_0; 1 drivers
v0x59a5d53f6000_7 .net v0x59a5d53f6000 7, 0 0, v0x59a5d53e65e0_0; 1 drivers
v0x59a5d53f6000_8 .net v0x59a5d53f6000 8, 0 0, v0x59a5d53e88f0_0; 1 drivers
v0x59a5d53f6000_9 .net v0x59a5d53f6000 9, 0 0, v0x59a5d53ea470_0; 1 drivers
v0x59a5d53f6000_10 .net v0x59a5d53f6000 10, 0 0, v0x59a5d53ec030_0; 1 drivers
v0x59a5d53f6000_11 .net v0x59a5d53f6000 11, 0 0, v0x59a5d53edbe0_0; 1 drivers
v0x59a5d53f6000_12 .net v0x59a5d53f6000 12, 0 0, v0x59a5d53efab0_0; 1 drivers
v0x59a5d53f6000_13 .net v0x59a5d53f6000 13, 0 0, v0x59a5d53f1630_0; 1 drivers
v0x59a5d53f6000_14 .net v0x59a5d53f6000 14, 0 0, v0x59a5d53f31f0_0; 1 drivers
v0x59a5d53f6000_15 .net v0x59a5d53f6000 15, 0 0, v0x59a5d53f4da0_0; 1 drivers
v0x59a5d53f63a0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  1 drivers
v0x59a5d53f6680_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  1 drivers
v0x59a5d53f6930 .array "data_h", 19 0;
v0x59a5d53f6930_0 .net/s v0x59a5d53f6930 0, 7 0, L_0x59a5d537fea0; 1 drivers
v0x59a5d53f6930_1 .net/s v0x59a5d53f6930 1, 7 0, v0x59a5d53d9d10_0; 1 drivers
v0x59a5d53f6930_2 .net/s v0x59a5d53f6930 2, 7 0, v0x59a5d53db7e0_0; 1 drivers
v0x59a5d53f6930_3 .net/s v0x59a5d53f6930 3, 7 0, v0x59a5d53dd300_0; 1 drivers
v0x59a5d53f6930_4 .net/s v0x59a5d53f6930 4, 7 0, L_0x59a5d53fbad0; 1 drivers
v0x59a5d53f6930_5 .net/s v0x59a5d53f6930 5, 7 0, L_0x59a5d537a1b0; 1 drivers
v0x59a5d53f6930_6 .net/s v0x59a5d53f6930 6, 7 0, v0x59a5d53e0e40_0; 1 drivers
v0x59a5d53f6930_7 .net/s v0x59a5d53f6930 7, 7 0, v0x59a5d53e29f0_0; 1 drivers
v0x59a5d53f6930_8 .net/s v0x59a5d53f6930 8, 7 0, v0x59a5d53e4560_0; 1 drivers
v0x59a5d53f6930_9 .net/s v0x59a5d53f6930 9, 7 0, L_0x59a5d53feea0; 1 drivers
v0x59a5d53f6930_10 .net/s v0x59a5d53f6930 10, 7 0, L_0x59a5d53744c0; 1 drivers
v0x59a5d53f6930_11 .net/s v0x59a5d53f6930 11, 7 0, v0x59a5d53e8200_0; 1 drivers
v0x59a5d53f6930_12 .net/s v0x59a5d53f6930 12, 7 0, v0x59a5d53e9fa0_0; 1 drivers
v0x59a5d53f6930_13 .net/s v0x59a5d53f6930 13, 7 0, v0x59a5d53ebb60_0; 1 drivers
v0x59a5d53f6930_14 .net/s v0x59a5d53f6930 14, 7 0, L_0x59a5d5402320; 1 drivers
v0x59a5d53f6930_15 .net/s v0x59a5d53f6930 15, 7 0, L_0x59a5d536e7d0; 1 drivers
v0x59a5d53f6930_16 .net/s v0x59a5d53f6930 16, 7 0, v0x59a5d53ef5e0_0; 1 drivers
v0x59a5d53f6930_17 .net/s v0x59a5d53f6930 17, 7 0, v0x59a5d53f1160_0; 1 drivers
v0x59a5d53f6930_18 .net/s v0x59a5d53f6930 18, 7 0, v0x59a5d53f2d20_0; 1 drivers
v0x59a5d53f6930_19 .net/s v0x59a5d53f6930 19, 7 0, L_0x59a5d5405a00; 1 drivers
v0x59a5d53f7d50_0 .array/port v0x59a5d53f7d50, 0;
v0x59a5d53f6e90 .array "data_in", 0 3;
v0x59a5d53f6e90_0 .net/s v0x59a5d53f6e90 0, 7 0, v0x59a5d53f7d50_0; 1 drivers
v0x59a5d53f7d50_1 .array/port v0x59a5d53f7d50, 1;
v0x59a5d53f6e90_1 .net/s v0x59a5d53f6e90 1, 7 0, v0x59a5d53f7d50_1; 1 drivers
v0x59a5d53f7d50_2 .array/port v0x59a5d53f7d50, 2;
v0x59a5d53f6e90_2 .net/s v0x59a5d53f6e90 2, 7 0, v0x59a5d53f7d50_2; 1 drivers
v0x59a5d53f7d50_3 .array/port v0x59a5d53f7d50, 3;
v0x59a5d53f6e90_3 .net/s v0x59a5d53f6e90 3, 7 0, v0x59a5d53f7d50_3; 1 drivers
v0x59a5d53f6f30_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  1 drivers
v0x59a5d53f71e0_0 .net "load_weight", 3 0, v0x59a5d53f80b0_0;  1 drivers
v0x59a5d53f7280_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  1 drivers
v0x59a5d53f8430_0 .array/port v0x59a5d53f8430, 0;
v0x59a5d53f7530 .array "weight_in", 0 3;
v0x59a5d53f7530_0 .net/s v0x59a5d53f7530 0, 7 0, v0x59a5d53f8430_0; 1 drivers
v0x59a5d53f8430_1 .array/port v0x59a5d53f8430, 1;
v0x59a5d53f7530_1 .net/s v0x59a5d53f7530 1, 7 0, v0x59a5d53f8430_1; 1 drivers
v0x59a5d53f8430_2 .array/port v0x59a5d53f8430, 2;
v0x59a5d53f7530_2 .net/s v0x59a5d53f7530 2, 7 0, v0x59a5d53f8430_2; 1 drivers
v0x59a5d53f8430_3 .array/port v0x59a5d53f8430, 3;
v0x59a5d53f7530_3 .net/s v0x59a5d53f7530 3, 7 0, v0x59a5d53f8430_3; 1 drivers
v0x59a5d53f75d0 .array "weight_v", 19 0;
v0x59a5d53f75d0_0 .net/s v0x59a5d53f75d0 0, 7 0, L_0x59a5d5368ae0; 1 drivers
v0x59a5d53f75d0_1 .net/s v0x59a5d53f75d0 1, 7 0, L_0x59a5d5362df0; 1 drivers
v0x59a5d53f75d0_2 .net/s v0x59a5d53f75d0 2, 7 0, L_0x59a5d53c6a50; 1 drivers
v0x59a5d53f75d0_3 .net/s v0x59a5d53f75d0 3, 7 0, L_0x59a5d53f8860; 1 drivers
v0x59a5d53f75d0_4 .net/s v0x59a5d53f75d0 4, 7 0, L_0x59a5d53f96c0; 1 drivers
v0x59a5d53f75d0_5 .net/s v0x59a5d53f75d0 5, 7 0, L_0x59a5d53fa3a0; 1 drivers
v0x59a5d53f75d0_6 .net/s v0x59a5d53f75d0 6, 7 0, L_0x59a5d53fb0b0; 1 drivers
v0x59a5d53f75d0_7 .net/s v0x59a5d53f75d0 7, 7 0, L_0x59a5d53fbe80; 1 drivers
v0x59a5d53f75d0_8 .net/s v0x59a5d53f75d0 8, 7 0, L_0x59a5d53fcb20; 1 drivers
v0x59a5d53f75d0_9 .net/s v0x59a5d53f75d0 9, 7 0, L_0x59a5d53fd870; 1 drivers
v0x59a5d53f75d0_10 .net/s v0x59a5d53f75d0 10, 7 0, L_0x59a5d53fe550; 1 drivers
v0x59a5d53f75d0_11 .net/s v0x59a5d53f75d0 11, 7 0, L_0x59a5d53ff270; 1 drivers
v0x59a5d53f75d0_12 .net/s v0x59a5d53f75d0 12, 7 0, L_0x59a5d53fff10; 1 drivers
v0x59a5d53f75d0_13 .net/s v0x59a5d53f75d0 13, 7 0, L_0x59a5d5400c80; 1 drivers
v0x59a5d53f75d0_14 .net/s v0x59a5d53f75d0 14, 7 0, L_0x59a5d5401940; 1 drivers
v0x59a5d53f75d0_15 .net/s v0x59a5d53f75d0 15, 7 0, L_0x59a5d5402710; 1 drivers
v0x59a5d53f75d0_16 .net/s v0x59a5d53f75d0 16, 7 0, L_0x59a5d54033b0; 1 drivers
v0x59a5d53f75d0_17 .net/s v0x59a5d53f75d0 17, 7 0, L_0x59a5d54026a0; 1 drivers
v0x59a5d53f75d0_18 .net/s v0x59a5d53f75d0 18, 7 0, L_0x59a5d5405010; 1 drivers
v0x59a5d53f75d0_19 .net/s v0x59a5d53f75d0 19, 7 0, L_0x59a5d5405e10; 1 drivers
L_0x59a5d53f95d0 .part v0x59a5d53f80b0_0, 0, 1;
L_0x59a5d53fa300 .part v0x59a5d53f80b0_0, 0, 1;
L_0x59a5d53fb010 .part v0x59a5d53f80b0_0, 0, 1;
L_0x59a5d53fbdb0 .part v0x59a5d53f80b0_0, 0, 1;
L_0x59a5d53fca80 .part v0x59a5d53f80b0_0, 1, 1;
L_0x59a5d53fd790 .part v0x59a5d53f80b0_0, 1, 1;
L_0x59a5d53fe4b0 .part v0x59a5d53f80b0_0, 1, 1;
L_0x59a5d53ff180 .part v0x59a5d53f80b0_0, 1, 1;
L_0x59a5d53ffe70 .part v0x59a5d53f80b0_0, 2, 1;
L_0x59a5d5400b80 .part v0x59a5d53f80b0_0, 2, 1;
L_0x59a5d54018a0 .part v0x59a5d53f80b0_0, 2, 1;
L_0x59a5d5402600 .part v0x59a5d53f80b0_0, 2, 1;
L_0x59a5d5403310 .part v0x59a5d53f80b0_0, 3, 1;
L_0x59a5d5404030 .part v0x59a5d53f80b0_0, 3, 1;
L_0x59a5d5404d60 .part v0x59a5d53f80b0_0, 3, 1;
L_0x59a5d5405ce0 .part v0x59a5d53f80b0_0, 3, 1;
S_0x59a5d53d7c10 .scope generate, "gen_data_in[0]" "gen_data_in[0]" 5 48, 5 48 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53d7e30 .param/l "r" 0 5 48, +C4<00>;
L_0x59a5d537fea0 .functor BUFZ 8, v0x59a5d53f7d50_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53d7f10 .scope generate, "gen_data_in[1]" "gen_data_in[1]" 5 48, 5 48 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53d8110 .param/l "r" 0 5 48, +C4<01>;
L_0x59a5d537a1b0 .functor BUFZ 8, v0x59a5d53f7d50_1, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53d81d0 .scope generate, "gen_data_in[2]" "gen_data_in[2]" 5 48, 5 48 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53d83b0 .param/l "r" 0 5 48, +C4<010>;
L_0x59a5d53744c0 .functor BUFZ 8, v0x59a5d53f7d50_2, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53d8470 .scope generate, "gen_data_in[3]" "gen_data_in[3]" 5 48, 5 48 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53d8650 .param/l "r" 0 5 48, +C4<011>;
L_0x59a5d536e7d0 .functor BUFZ 8, v0x59a5d53f7d50_3, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53d8730 .scope generate, "gen_row[0]" "gen_row[0]" 5 65, 5 65 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53d8960 .param/l "r" 0 5 65, +C4<00>;
S_0x59a5d53d8a40 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x59a5d53d8730;
 .timescale 0 0;
P_0x59a5d53d8c40 .param/l "c" 0 5 66, +C4<00>;
L_0x59a5d53f96c0 .functor BUFZ 8, L_0x59a5d5368ae0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53d8d20 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53d8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d5297620 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d5297660 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d52976a0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53f9400 .functor BUFZ 32, v0x59a5d53d9750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53d9190_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53f8940;  1 drivers
v0x59a5d53d9290_0 .net *"_ivl_10", 31 0, L_0x59a5d53f91c0;  1 drivers
v0x59a5d53d9370_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53f8a10;  1 drivers
v0x59a5d53d9460_0 .net *"_ivl_7", 0 0, L_0x59a5d53f8c80;  1 drivers
v0x59a5d53d9540_0 .net *"_ivl_8", 15 0, L_0x59a5d53f8da0;  1 drivers
v0x59a5d53d9670_0 .net/s "acc_out", 31 0, L_0x59a5d53f9400;  alias, 1 drivers
v0x59a5d53d9750_0 .var/s "acc_reg", 31 0;
v0x59a5d53d9830_0 .net "acc_valid", 0 0, v0x59a5d53da110_0;  alias, 1 drivers
v0x59a5d53d98f0_0 .net/s "add_result", 31 0, L_0x59a5d53f92a0;  1 drivers
v0x59a5d53d99d0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53d9a90_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53d9b50_0 .net/s "data_in", 7 0, L_0x59a5d537fea0;  alias, 1 drivers
v0x59a5d53d9c30_0 .net/s "data_out", 7 0, v0x59a5d53d9d10_0;  alias, 1 drivers
v0x59a5d53d9d10_0 .var/s "data_reg", 7 0;
v0x59a5d53d9df0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53d9eb0_0 .net "load_weight", 0 0, L_0x59a5d53f95d0;  1 drivers
v0x59a5d53d9f70_0 .net/s "mult_result", 15 0, L_0x59a5d53f8b10;  1 drivers
v0x59a5d53da050_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53da110_0 .var "valid_reg", 0 0;
v0x59a5d53da1d0_0 .net/s "weight_in", 7 0, L_0x59a5d5368ae0;  alias, 1 drivers
v0x59a5d53da2b0_0 .var/s "weight_reg", 7 0;
E_0x59a5d52e5000/0 .event negedge, v0x59a5d53da050_0;
E_0x59a5d52e5000/1 .event posedge, v0x59a5d53d9a90_0;
E_0x59a5d52e5000 .event/or E_0x59a5d52e5000/0, E_0x59a5d52e5000/1;
L_0x59a5d53f8940 .extend/s 16, L_0x59a5d537fea0;
L_0x59a5d53f8a10 .extend/s 16, v0x59a5d53da2b0_0;
L_0x59a5d53f8b10 .arith/mult 16, L_0x59a5d53f8940, L_0x59a5d53f8a10;
L_0x59a5d53f8c80 .part L_0x59a5d53f8b10, 15, 1;
LS_0x59a5d53f8da0_0_0 .concat [ 1 1 1 1], L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80;
LS_0x59a5d53f8da0_0_4 .concat [ 1 1 1 1], L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80;
LS_0x59a5d53f8da0_0_8 .concat [ 1 1 1 1], L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80;
LS_0x59a5d53f8da0_0_12 .concat [ 1 1 1 1], L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80, L_0x59a5d53f8c80;
L_0x59a5d53f8da0 .concat [ 4 4 4 4], LS_0x59a5d53f8da0_0_0, LS_0x59a5d53f8da0_0_4, LS_0x59a5d53f8da0_0_8, LS_0x59a5d53f8da0_0_12;
L_0x59a5d53f91c0 .concat [ 16 16 0 0], L_0x59a5d53f8b10, L_0x59a5d53f8da0;
L_0x59a5d53f92a0 .arith/sum 32, v0x59a5d53d9750_0, L_0x59a5d53f91c0;
S_0x59a5d53da530 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x59a5d53d8730;
 .timescale 0 0;
P_0x59a5d53da700 .param/l "c" 0 5 66, +C4<01>;
L_0x59a5d53fa3a0 .functor BUFZ 8, L_0x59a5d5362df0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53da7c0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53da530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53da9a0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53da9e0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53daa20 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53fa130 .functor BUFZ 32, v0x59a5d53db280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53dacc0_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53f9780;  1 drivers
v0x59a5d53dadc0_0 .net *"_ivl_10", 31 0, L_0x59a5d53f9ef0;  1 drivers
v0x59a5d53daea0_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53f9820;  1 drivers
v0x59a5d53daf90_0 .net *"_ivl_7", 0 0, L_0x59a5d53f99b0;  1 drivers
v0x59a5d53db070_0 .net *"_ivl_8", 15 0, L_0x59a5d53f9ad0;  1 drivers
v0x59a5d53db1a0_0 .net/s "acc_out", 31 0, L_0x59a5d53fa130;  alias, 1 drivers
v0x59a5d53db280_0 .var/s "acc_reg", 31 0;
v0x59a5d53db360_0 .net "acc_valid", 0 0, v0x59a5d53dbbe0_0;  alias, 1 drivers
v0x59a5d53db420_0 .net/s "add_result", 31 0, L_0x59a5d53f9fd0;  1 drivers
v0x59a5d53db500_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53db5a0_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53db670_0 .net/s "data_in", 7 0, v0x59a5d53d9d10_0;  alias, 1 drivers
v0x59a5d53db740_0 .net/s "data_out", 7 0, v0x59a5d53db7e0_0;  alias, 1 drivers
v0x59a5d53db7e0_0 .var/s "data_reg", 7 0;
v0x59a5d53db8c0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53db990_0 .net "load_weight", 0 0, L_0x59a5d53fa300;  1 drivers
v0x59a5d53dba30_0 .net/s "mult_result", 15 0, L_0x59a5d53f98c0;  1 drivers
v0x59a5d53dbb10_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53dbbe0_0 .var "valid_reg", 0 0;
v0x59a5d53dbc80_0 .net/s "weight_in", 7 0, L_0x59a5d5362df0;  alias, 1 drivers
v0x59a5d53dbd60_0 .var/s "weight_reg", 7 0;
L_0x59a5d53f9780 .extend/s 16, v0x59a5d53d9d10_0;
L_0x59a5d53f9820 .extend/s 16, v0x59a5d53dbd60_0;
L_0x59a5d53f98c0 .arith/mult 16, L_0x59a5d53f9780, L_0x59a5d53f9820;
L_0x59a5d53f99b0 .part L_0x59a5d53f98c0, 15, 1;
LS_0x59a5d53f9ad0_0_0 .concat [ 1 1 1 1], L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0;
LS_0x59a5d53f9ad0_0_4 .concat [ 1 1 1 1], L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0;
LS_0x59a5d53f9ad0_0_8 .concat [ 1 1 1 1], L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0;
LS_0x59a5d53f9ad0_0_12 .concat [ 1 1 1 1], L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0, L_0x59a5d53f99b0;
L_0x59a5d53f9ad0 .concat [ 4 4 4 4], LS_0x59a5d53f9ad0_0_0, LS_0x59a5d53f9ad0_0_4, LS_0x59a5d53f9ad0_0_8, LS_0x59a5d53f9ad0_0_12;
L_0x59a5d53f9ef0 .concat [ 16 16 0 0], L_0x59a5d53f98c0, L_0x59a5d53f9ad0;
L_0x59a5d53f9fd0 .arith/sum 32, v0x59a5d53db280_0, L_0x59a5d53f9ef0;
S_0x59a5d53dbfe0 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x59a5d53d8730;
 .timescale 0 0;
P_0x59a5d53dc1c0 .param/l "c" 0 5 66, +C4<010>;
L_0x59a5d53fb0b0 .functor BUFZ 8, L_0x59a5d53c6a50, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53dc280 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53dbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53dc460 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53dc4a0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53dc4e0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53fae40 .functor BUFZ 32, v0x59a5d53dcd70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53dc7b0_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53fa460;  1 drivers
v0x59a5d53dc8b0_0 .net *"_ivl_10", 31 0, L_0x59a5d53fac00;  1 drivers
v0x59a5d53dc990_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53fa500;  1 drivers
v0x59a5d53dca80_0 .net *"_ivl_7", 0 0, L_0x59a5d53fa6c0;  1 drivers
v0x59a5d53dcb60_0 .net *"_ivl_8", 15 0, L_0x59a5d53fa7e0;  1 drivers
v0x59a5d53dcc90_0 .net/s "acc_out", 31 0, L_0x59a5d53fae40;  alias, 1 drivers
v0x59a5d53dcd70_0 .var/s "acc_reg", 31 0;
v0x59a5d53dce50_0 .net "acc_valid", 0 0, v0x59a5d53dd870_0;  alias, 1 drivers
v0x59a5d53dcf10_0 .net/s "add_result", 31 0, L_0x59a5d53face0;  1 drivers
v0x59a5d53dcff0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53dd090_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53dd180_0 .net/s "data_in", 7 0, v0x59a5d53db7e0_0;  alias, 1 drivers
v0x59a5d53dd240_0 .net/s "data_out", 7 0, v0x59a5d53dd300_0;  alias, 1 drivers
v0x59a5d53dd300_0 .var/s "data_reg", 7 0;
v0x59a5d53dd3e0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53dd4d0_0 .net "load_weight", 0 0, L_0x59a5d53fb010;  1 drivers
v0x59a5d53dd590_0 .net/s "mult_result", 15 0, L_0x59a5d53fa5a0;  1 drivers
v0x59a5d53dd780_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53dd870_0 .var "valid_reg", 0 0;
v0x59a5d53dd930_0 .net/s "weight_in", 7 0, L_0x59a5d53c6a50;  alias, 1 drivers
v0x59a5d53dda10_0 .var/s "weight_reg", 7 0;
L_0x59a5d53fa460 .extend/s 16, v0x59a5d53db7e0_0;
L_0x59a5d53fa500 .extend/s 16, v0x59a5d53dda10_0;
L_0x59a5d53fa5a0 .arith/mult 16, L_0x59a5d53fa460, L_0x59a5d53fa500;
L_0x59a5d53fa6c0 .part L_0x59a5d53fa5a0, 15, 1;
LS_0x59a5d53fa7e0_0_0 .concat [ 1 1 1 1], L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0;
LS_0x59a5d53fa7e0_0_4 .concat [ 1 1 1 1], L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0;
LS_0x59a5d53fa7e0_0_8 .concat [ 1 1 1 1], L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0;
LS_0x59a5d53fa7e0_0_12 .concat [ 1 1 1 1], L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0, L_0x59a5d53fa6c0;
L_0x59a5d53fa7e0 .concat [ 4 4 4 4], LS_0x59a5d53fa7e0_0_0, LS_0x59a5d53fa7e0_0_4, LS_0x59a5d53fa7e0_0_8, LS_0x59a5d53fa7e0_0_12;
L_0x59a5d53fac00 .concat [ 16 16 0 0], L_0x59a5d53fa5a0, L_0x59a5d53fa7e0;
L_0x59a5d53face0 .arith/sum 32, v0x59a5d53dcd70_0, L_0x59a5d53fac00;
S_0x59a5d53ddc90 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x59a5d53d8730;
 .timescale 0 0;
P_0x59a5d53dde90 .param/l "c" 0 5 66, +C4<011>;
L_0x59a5d53fbe80 .functor BUFZ 8, L_0x59a5d53f8860, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53ddf70 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53ddc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53de150 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53de190 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53de1d0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53fbad0 .functor BUFZ 8, v0x59a5d53deee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59a5d53fbbe0 .functor BUFZ 32, v0x59a5d53de9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53de410_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53fb120;  1 drivers
v0x59a5d53de510_0 .net *"_ivl_10", 31 0, L_0x59a5d53fb950;  1 drivers
v0x59a5d53de5f0_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53fb250;  1 drivers
v0x59a5d53de6b0_0 .net *"_ivl_7", 0 0, L_0x59a5d53fb410;  1 drivers
v0x59a5d53de790_0 .net *"_ivl_8", 15 0, L_0x59a5d53fb530;  1 drivers
v0x59a5d53de8c0_0 .net/s "acc_out", 31 0, L_0x59a5d53fbbe0;  alias, 1 drivers
v0x59a5d53de9a0_0 .var/s "acc_reg", 31 0;
v0x59a5d53dea80_0 .net "acc_valid", 0 0, v0x59a5d53df3b0_0;  alias, 1 drivers
v0x59a5d53deb40_0 .net/s "add_result", 31 0, L_0x59a5d53fba30;  1 drivers
v0x59a5d53dec20_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53decc0_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53ded60_0 .net/s "data_in", 7 0, v0x59a5d53dd300_0;  alias, 1 drivers
v0x59a5d53dee20_0 .net/s "data_out", 7 0, L_0x59a5d53fbad0;  alias, 1 drivers
v0x59a5d53deee0_0 .var/s "data_reg", 7 0;
v0x59a5d53defc0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53df060_0 .net "load_weight", 0 0, L_0x59a5d53fbdb0;  1 drivers
v0x59a5d53df120_0 .net/s "mult_result", 15 0, L_0x59a5d53fb2f0;  1 drivers
v0x59a5d53df310_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53df3b0_0 .var "valid_reg", 0 0;
v0x59a5d53df470_0 .net/s "weight_in", 7 0, L_0x59a5d53f8860;  alias, 1 drivers
v0x59a5d53df550_0 .var/s "weight_reg", 7 0;
L_0x59a5d53fb120 .extend/s 16, v0x59a5d53dd300_0;
L_0x59a5d53fb250 .extend/s 16, v0x59a5d53df550_0;
L_0x59a5d53fb2f0 .arith/mult 16, L_0x59a5d53fb120, L_0x59a5d53fb250;
L_0x59a5d53fb410 .part L_0x59a5d53fb2f0, 15, 1;
LS_0x59a5d53fb530_0_0 .concat [ 1 1 1 1], L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410;
LS_0x59a5d53fb530_0_4 .concat [ 1 1 1 1], L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410;
LS_0x59a5d53fb530_0_8 .concat [ 1 1 1 1], L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410;
LS_0x59a5d53fb530_0_12 .concat [ 1 1 1 1], L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410, L_0x59a5d53fb410;
L_0x59a5d53fb530 .concat [ 4 4 4 4], LS_0x59a5d53fb530_0_0, LS_0x59a5d53fb530_0_4, LS_0x59a5d53fb530_0_8, LS_0x59a5d53fb530_0_12;
L_0x59a5d53fb950 .concat [ 16 16 0 0], L_0x59a5d53fb2f0, L_0x59a5d53fb530;
L_0x59a5d53fba30 .arith/sum 32, v0x59a5d53de9a0_0, L_0x59a5d53fb950;
S_0x59a5d53df7d0 .scope generate, "gen_row[1]" "gen_row[1]" 5 65, 5 65 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53df980 .param/l "r" 0 5 65, +C4<01>;
S_0x59a5d53dfa60 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x59a5d53df7d0;
 .timescale 0 0;
P_0x59a5d53dfc60 .param/l "c" 0 5 66, +C4<00>;
L_0x59a5d53fcb20 .functor BUFZ 8, L_0x59a5d53f96c0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53dfd40 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53dfa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53dff20 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53dff60 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53dffa0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53fc8b0 .functor BUFZ 32, v0x59a5d53e0830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53e0270_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53fbf40;  1 drivers
v0x59a5d53e0370_0 .net *"_ivl_10", 31 0, L_0x59a5d53fc670;  1 drivers
v0x59a5d53e0450_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53fbfe0;  1 drivers
v0x59a5d53e0540_0 .net *"_ivl_7", 0 0, L_0x59a5d53fc1c0;  1 drivers
v0x59a5d53e0620_0 .net *"_ivl_8", 15 0, L_0x59a5d53fc2e0;  1 drivers
v0x59a5d53e0750_0 .net/s "acc_out", 31 0, L_0x59a5d53fc8b0;  alias, 1 drivers
v0x59a5d53e0830_0 .var/s "acc_reg", 31 0;
v0x59a5d53e0910_0 .net "acc_valid", 0 0, v0x59a5d53e13a0_0;  alias, 1 drivers
v0x59a5d53e09d0_0 .net/s "add_result", 31 0, L_0x59a5d53fc750;  1 drivers
v0x59a5d53e0ab0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53e0b50_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53e0c80_0 .net/s "data_in", 7 0, L_0x59a5d537a1b0;  alias, 1 drivers
v0x59a5d53e0d60_0 .net/s "data_out", 7 0, v0x59a5d53e0e40_0;  alias, 1 drivers
v0x59a5d53e0e40_0 .var/s "data_reg", 7 0;
v0x59a5d53e0f20_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53e1050_0 .net "load_weight", 0 0, L_0x59a5d53fca80;  1 drivers
v0x59a5d53e1110_0 .net/s "mult_result", 15 0, L_0x59a5d53fc080;  1 drivers
v0x59a5d53e1300_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53e13a0_0 .var "valid_reg", 0 0;
v0x59a5d53e1460_0 .net/s "weight_in", 7 0, L_0x59a5d53f96c0;  alias, 1 drivers
v0x59a5d53e1540_0 .var/s "weight_reg", 7 0;
L_0x59a5d53fbf40 .extend/s 16, L_0x59a5d537a1b0;
L_0x59a5d53fbfe0 .extend/s 16, v0x59a5d53e1540_0;
L_0x59a5d53fc080 .arith/mult 16, L_0x59a5d53fbf40, L_0x59a5d53fbfe0;
L_0x59a5d53fc1c0 .part L_0x59a5d53fc080, 15, 1;
LS_0x59a5d53fc2e0_0_0 .concat [ 1 1 1 1], L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0;
LS_0x59a5d53fc2e0_0_4 .concat [ 1 1 1 1], L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0;
LS_0x59a5d53fc2e0_0_8 .concat [ 1 1 1 1], L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0;
LS_0x59a5d53fc2e0_0_12 .concat [ 1 1 1 1], L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0, L_0x59a5d53fc1c0;
L_0x59a5d53fc2e0 .concat [ 4 4 4 4], LS_0x59a5d53fc2e0_0_0, LS_0x59a5d53fc2e0_0_4, LS_0x59a5d53fc2e0_0_8, LS_0x59a5d53fc2e0_0_12;
L_0x59a5d53fc670 .concat [ 16 16 0 0], L_0x59a5d53fc080, L_0x59a5d53fc2e0;
L_0x59a5d53fc750 .arith/sum 32, v0x59a5d53e0830_0, L_0x59a5d53fc670;
S_0x59a5d53e17c0 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x59a5d53df7d0;
 .timescale 0 0;
P_0x59a5d53dd480 .param/l "c" 0 5 66, +C4<01>;
L_0x59a5d53fd870 .functor BUFZ 8, L_0x59a5d53fa3a0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53e1a00 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53e17c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53e1b90 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53e1bd0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53e1c10 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53fd5c0 .functor BUFZ 32, v0x59a5d53e24b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53e1f40_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53fcbe0;  1 drivers
v0x59a5d53e2040_0 .net *"_ivl_10", 31 0, L_0x59a5d53fd380;  1 drivers
v0x59a5d53e2120_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53fcc80;  1 drivers
v0x59a5d53e2210_0 .net *"_ivl_7", 0 0, L_0x59a5d53fce40;  1 drivers
v0x59a5d53e22f0_0 .net *"_ivl_8", 15 0, L_0x59a5d53fcf60;  1 drivers
v0x59a5d53e23d0_0 .net/s "acc_out", 31 0, L_0x59a5d53fd5c0;  alias, 1 drivers
v0x59a5d53e24b0_0 .var/s "acc_reg", 31 0;
v0x59a5d53e2590_0 .net "acc_valid", 0 0, v0x59a5d53e2ec0_0;  alias, 1 drivers
v0x59a5d53e2650_0 .net/s "add_result", 31 0, L_0x59a5d53fd460;  1 drivers
v0x59a5d53e2730_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53e27d0_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53e2870_0 .net/s "data_in", 7 0, v0x59a5d53e0e40_0;  alias, 1 drivers
v0x59a5d53e2930_0 .net/s "data_out", 7 0, v0x59a5d53e29f0_0;  alias, 1 drivers
v0x59a5d53e29f0_0 .var/s "data_reg", 7 0;
v0x59a5d53e2ad0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53e2b70_0 .net "load_weight", 0 0, L_0x59a5d53fd790;  1 drivers
v0x59a5d53e2c30_0 .net/s "mult_result", 15 0, L_0x59a5d53fcd20;  1 drivers
v0x59a5d53e2e20_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53e2ec0_0 .var "valid_reg", 0 0;
v0x59a5d53e2f80_0 .net/s "weight_in", 7 0, L_0x59a5d53fa3a0;  alias, 1 drivers
v0x59a5d53e3060_0 .var/s "weight_reg", 7 0;
L_0x59a5d53fcbe0 .extend/s 16, v0x59a5d53e0e40_0;
L_0x59a5d53fcc80 .extend/s 16, v0x59a5d53e3060_0;
L_0x59a5d53fcd20 .arith/mult 16, L_0x59a5d53fcbe0, L_0x59a5d53fcc80;
L_0x59a5d53fce40 .part L_0x59a5d53fcd20, 15, 1;
LS_0x59a5d53fcf60_0_0 .concat [ 1 1 1 1], L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40;
LS_0x59a5d53fcf60_0_4 .concat [ 1 1 1 1], L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40;
LS_0x59a5d53fcf60_0_8 .concat [ 1 1 1 1], L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40;
LS_0x59a5d53fcf60_0_12 .concat [ 1 1 1 1], L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40, L_0x59a5d53fce40;
L_0x59a5d53fcf60 .concat [ 4 4 4 4], LS_0x59a5d53fcf60_0_0, LS_0x59a5d53fcf60_0_4, LS_0x59a5d53fcf60_0_8, LS_0x59a5d53fcf60_0_12;
L_0x59a5d53fd380 .concat [ 16 16 0 0], L_0x59a5d53fcd20, L_0x59a5d53fcf60;
L_0x59a5d53fd460 .arith/sum 32, v0x59a5d53e24b0_0, L_0x59a5d53fd380;
S_0x59a5d53e32e0 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x59a5d53df7d0;
 .timescale 0 0;
P_0x59a5d53e06c0 .param/l "c" 0 5 66, +C4<010>;
L_0x59a5d53fe550 .functor BUFZ 8, L_0x59a5d53fb0b0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53e3530 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53e3710 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53e3750 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53e3790 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53fe2e0 .functor BUFZ 32, v0x59a5d53e4020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53e3a60_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53fd930;  1 drivers
v0x59a5d53e3b60_0 .net *"_ivl_10", 31 0, L_0x59a5d53fe0a0;  1 drivers
v0x59a5d53e3c40_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53fd9d0;  1 drivers
v0x59a5d53e3d30_0 .net *"_ivl_7", 0 0, L_0x59a5d53fdb60;  1 drivers
v0x59a5d53e3e10_0 .net *"_ivl_8", 15 0, L_0x59a5d53fdc80;  1 drivers
v0x59a5d53e3f40_0 .net/s "acc_out", 31 0, L_0x59a5d53fe2e0;  alias, 1 drivers
v0x59a5d53e4020_0 .var/s "acc_reg", 31 0;
v0x59a5d53e4100_0 .net "acc_valid", 0 0, v0x59a5d53e4a30_0;  alias, 1 drivers
v0x59a5d53e41c0_0 .net/s "add_result", 31 0, L_0x59a5d53fe180;  1 drivers
v0x59a5d53e42a0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53e4340_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53e43e0_0 .net/s "data_in", 7 0, v0x59a5d53e29f0_0;  alias, 1 drivers
v0x59a5d53e44a0_0 .net/s "data_out", 7 0, v0x59a5d53e4560_0;  alias, 1 drivers
v0x59a5d53e4560_0 .var/s "data_reg", 7 0;
v0x59a5d53e4640_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53e46e0_0 .net "load_weight", 0 0, L_0x59a5d53fe4b0;  1 drivers
v0x59a5d53e47a0_0 .net/s "mult_result", 15 0, L_0x59a5d53fda70;  1 drivers
v0x59a5d53e4990_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53e4a30_0 .var "valid_reg", 0 0;
v0x59a5d53e4af0_0 .net/s "weight_in", 7 0, L_0x59a5d53fb0b0;  alias, 1 drivers
v0x59a5d53e4bd0_0 .var/s "weight_reg", 7 0;
L_0x59a5d53fd930 .extend/s 16, v0x59a5d53e29f0_0;
L_0x59a5d53fd9d0 .extend/s 16, v0x59a5d53e4bd0_0;
L_0x59a5d53fda70 .arith/mult 16, L_0x59a5d53fd930, L_0x59a5d53fd9d0;
L_0x59a5d53fdb60 .part L_0x59a5d53fda70, 15, 1;
LS_0x59a5d53fdc80_0_0 .concat [ 1 1 1 1], L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60;
LS_0x59a5d53fdc80_0_4 .concat [ 1 1 1 1], L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60;
LS_0x59a5d53fdc80_0_8 .concat [ 1 1 1 1], L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60;
LS_0x59a5d53fdc80_0_12 .concat [ 1 1 1 1], L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60, L_0x59a5d53fdb60;
L_0x59a5d53fdc80 .concat [ 4 4 4 4], LS_0x59a5d53fdc80_0_0, LS_0x59a5d53fdc80_0_4, LS_0x59a5d53fdc80_0_8, LS_0x59a5d53fdc80_0_12;
L_0x59a5d53fe0a0 .concat [ 16 16 0 0], L_0x59a5d53fda70, L_0x59a5d53fdc80;
L_0x59a5d53fe180 .arith/sum 32, v0x59a5d53e4020_0, L_0x59a5d53fe0a0;
S_0x59a5d53e4e50 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x59a5d53df7d0;
 .timescale 0 0;
P_0x59a5d53e5000 .param/l "c" 0 5 66, +C4<011>;
L_0x59a5d53ff270 .functor BUFZ 8, L_0x59a5d53fbe80, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53e50e0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53e4e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53e52c0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53e5300 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53e5340 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53feea0 .functor BUFZ 8, v0x59a5d53e6110_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59a5d53fefb0 .functor BUFZ 32, v0x59a5d53e5bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53e5610_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53fe610;  1 drivers
v0x59a5d53e5710_0 .net *"_ivl_10", 31 0, L_0x59a5d53fed20;  1 drivers
v0x59a5d53e57f0_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53fe6b0;  1 drivers
v0x59a5d53e58e0_0 .net *"_ivl_7", 0 0, L_0x59a5d53fe870;  1 drivers
v0x59a5d53e59c0_0 .net *"_ivl_8", 15 0, L_0x59a5d53fe990;  1 drivers
v0x59a5d53e5af0_0 .net/s "acc_out", 31 0, L_0x59a5d53fefb0;  alias, 1 drivers
v0x59a5d53e5bd0_0 .var/s "acc_reg", 31 0;
v0x59a5d53e5cb0_0 .net "acc_valid", 0 0, v0x59a5d53e65e0_0;  alias, 1 drivers
v0x59a5d53e5d70_0 .net/s "add_result", 31 0, L_0x59a5d53fee00;  1 drivers
v0x59a5d53e5e50_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53e5ef0_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53e5f90_0 .net/s "data_in", 7 0, v0x59a5d53e4560_0;  alias, 1 drivers
v0x59a5d53e6050_0 .net/s "data_out", 7 0, L_0x59a5d53feea0;  alias, 1 drivers
v0x59a5d53e6110_0 .var/s "data_reg", 7 0;
v0x59a5d53e61f0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53e6290_0 .net "load_weight", 0 0, L_0x59a5d53ff180;  1 drivers
v0x59a5d53e6350_0 .net/s "mult_result", 15 0, L_0x59a5d53fe750;  1 drivers
v0x59a5d53e6540_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53e65e0_0 .var "valid_reg", 0 0;
v0x59a5d53e66a0_0 .net/s "weight_in", 7 0, L_0x59a5d53fbe80;  alias, 1 drivers
v0x59a5d53e6780_0 .var/s "weight_reg", 7 0;
L_0x59a5d53fe610 .extend/s 16, v0x59a5d53e4560_0;
L_0x59a5d53fe6b0 .extend/s 16, v0x59a5d53e6780_0;
L_0x59a5d53fe750 .arith/mult 16, L_0x59a5d53fe610, L_0x59a5d53fe6b0;
L_0x59a5d53fe870 .part L_0x59a5d53fe750, 15, 1;
LS_0x59a5d53fe990_0_0 .concat [ 1 1 1 1], L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870;
LS_0x59a5d53fe990_0_4 .concat [ 1 1 1 1], L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870;
LS_0x59a5d53fe990_0_8 .concat [ 1 1 1 1], L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870;
LS_0x59a5d53fe990_0_12 .concat [ 1 1 1 1], L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870, L_0x59a5d53fe870;
L_0x59a5d53fe990 .concat [ 4 4 4 4], LS_0x59a5d53fe990_0_0, LS_0x59a5d53fe990_0_4, LS_0x59a5d53fe990_0_8, LS_0x59a5d53fe990_0_12;
L_0x59a5d53fed20 .concat [ 16 16 0 0], L_0x59a5d53fe750, L_0x59a5d53fe990;
L_0x59a5d53fee00 .arith/sum 32, v0x59a5d53e5bd0_0, L_0x59a5d53fed20;
S_0x59a5d53e6a00 .scope generate, "gen_row[2]" "gen_row[2]" 5 65, 5 65 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53e6bb0 .param/l "r" 0 5 65, +C4<010>;
S_0x59a5d53e6c90 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x59a5d53e6a00;
 .timescale 0 0;
P_0x59a5d53e6e90 .param/l "c" 0 5 66, +C4<00>;
L_0x59a5d53fff10 .functor BUFZ 8, L_0x59a5d53fcb20, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53e6f70 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53e6c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53e7150 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53e7190 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53e71d0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d53ffca0 .functor BUFZ 32, v0x59a5d53e7a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53e74a0_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53ff330;  1 drivers
v0x59a5d53e75a0_0 .net *"_ivl_10", 31 0, L_0x59a5d53ffa60;  1 drivers
v0x59a5d53e7680_0 .net/s *"_ivl_2", 15 0, L_0x59a5d53ff3d0;  1 drivers
v0x59a5d53e7770_0 .net *"_ivl_7", 0 0, L_0x59a5d53ff5b0;  1 drivers
v0x59a5d53e7850_0 .net *"_ivl_8", 15 0, L_0x59a5d53ff6d0;  1 drivers
v0x59a5d53e7980_0 .net/s "acc_out", 31 0, L_0x59a5d53ffca0;  alias, 1 drivers
v0x59a5d53e7a60_0 .var/s "acc_reg", 31 0;
v0x59a5d53e7b40_0 .net "acc_valid", 0 0, v0x59a5d53e88f0_0;  alias, 1 drivers
v0x59a5d53e7c00_0 .net/s "add_result", 31 0, L_0x59a5d53ffb40;  1 drivers
v0x59a5d53e7ce0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53e7e90_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53e8040_0 .net/s "data_in", 7 0, L_0x59a5d53744c0;  alias, 1 drivers
v0x59a5d53e8120_0 .net/s "data_out", 7 0, v0x59a5d53e8200_0;  alias, 1 drivers
v0x59a5d53e8200_0 .var/s "data_reg", 7 0;
v0x59a5d53e82e0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53e8490_0 .net "load_weight", 0 0, L_0x59a5d53ffe70;  1 drivers
v0x59a5d53e8550_0 .net/s "mult_result", 15 0, L_0x59a5d53ff470;  1 drivers
v0x59a5d53e8740_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53e88f0_0 .var "valid_reg", 0 0;
v0x59a5d53e89b0_0 .net/s "weight_in", 7 0, L_0x59a5d53fcb20;  alias, 1 drivers
v0x59a5d53e8a90_0 .var/s "weight_reg", 7 0;
L_0x59a5d53ff330 .extend/s 16, L_0x59a5d53744c0;
L_0x59a5d53ff3d0 .extend/s 16, v0x59a5d53e8a90_0;
L_0x59a5d53ff470 .arith/mult 16, L_0x59a5d53ff330, L_0x59a5d53ff3d0;
L_0x59a5d53ff5b0 .part L_0x59a5d53ff470, 15, 1;
LS_0x59a5d53ff6d0_0_0 .concat [ 1 1 1 1], L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0;
LS_0x59a5d53ff6d0_0_4 .concat [ 1 1 1 1], L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0;
LS_0x59a5d53ff6d0_0_8 .concat [ 1 1 1 1], L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0;
LS_0x59a5d53ff6d0_0_12 .concat [ 1 1 1 1], L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0, L_0x59a5d53ff5b0;
L_0x59a5d53ff6d0 .concat [ 4 4 4 4], LS_0x59a5d53ff6d0_0_0, LS_0x59a5d53ff6d0_0_4, LS_0x59a5d53ff6d0_0_8, LS_0x59a5d53ff6d0_0_12;
L_0x59a5d53ffa60 .concat [ 16 16 0 0], L_0x59a5d53ff470, L_0x59a5d53ff6d0;
L_0x59a5d53ffb40 .arith/sum 32, v0x59a5d53e7a60_0, L_0x59a5d53ffa60;
S_0x59a5d53e8d10 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x59a5d53e6a00;
 .timescale 0 0;
P_0x59a5d53e8ee0 .param/l "c" 0 5 66, +C4<01>;
L_0x59a5d5400c80 .functor BUFZ 8, L_0x59a5d53fd870, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53e8fa0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53e8d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53e9180 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53e91c0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53e9200 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d54009b0 .functor BUFZ 32, v0x59a5d53e9a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53e94a0_0 .net/s *"_ivl_0", 15 0, L_0x59a5d53fffd0;  1 drivers
v0x59a5d53e95a0_0 .net *"_ivl_10", 31 0, L_0x59a5d5400770;  1 drivers
v0x59a5d53e9680_0 .net/s *"_ivl_2", 15 0, L_0x59a5d5400070;  1 drivers
v0x59a5d53e9770_0 .net *"_ivl_7", 0 0, L_0x59a5d5400230;  1 drivers
v0x59a5d53e9850_0 .net *"_ivl_8", 15 0, L_0x59a5d5400350;  1 drivers
v0x59a5d53e9980_0 .net/s "acc_out", 31 0, L_0x59a5d54009b0;  alias, 1 drivers
v0x59a5d53e9a60_0 .var/s "acc_reg", 31 0;
v0x59a5d53e9b40_0 .net "acc_valid", 0 0, v0x59a5d53ea470_0;  alias, 1 drivers
v0x59a5d53e9c00_0 .net/s "add_result", 31 0, L_0x59a5d5400850;  1 drivers
v0x59a5d53e9ce0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53e9d80_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53e9e20_0 .net/s "data_in", 7 0, v0x59a5d53e8200_0;  alias, 1 drivers
v0x59a5d53e9ee0_0 .net/s "data_out", 7 0, v0x59a5d53e9fa0_0;  alias, 1 drivers
v0x59a5d53e9fa0_0 .var/s "data_reg", 7 0;
v0x59a5d53ea080_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53ea120_0 .net "load_weight", 0 0, L_0x59a5d5400b80;  1 drivers
v0x59a5d53ea1e0_0 .net/s "mult_result", 15 0, L_0x59a5d5400110;  1 drivers
v0x59a5d53ea3d0_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53ea470_0 .var "valid_reg", 0 0;
v0x59a5d53ea530_0 .net/s "weight_in", 7 0, L_0x59a5d53fd870;  alias, 1 drivers
v0x59a5d53ea610_0 .var/s "weight_reg", 7 0;
L_0x59a5d53fffd0 .extend/s 16, v0x59a5d53e8200_0;
L_0x59a5d5400070 .extend/s 16, v0x59a5d53ea610_0;
L_0x59a5d5400110 .arith/mult 16, L_0x59a5d53fffd0, L_0x59a5d5400070;
L_0x59a5d5400230 .part L_0x59a5d5400110, 15, 1;
LS_0x59a5d5400350_0_0 .concat [ 1 1 1 1], L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230;
LS_0x59a5d5400350_0_4 .concat [ 1 1 1 1], L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230;
LS_0x59a5d5400350_0_8 .concat [ 1 1 1 1], L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230;
LS_0x59a5d5400350_0_12 .concat [ 1 1 1 1], L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230, L_0x59a5d5400230;
L_0x59a5d5400350 .concat [ 4 4 4 4], LS_0x59a5d5400350_0_0, LS_0x59a5d5400350_0_4, LS_0x59a5d5400350_0_8, LS_0x59a5d5400350_0_12;
L_0x59a5d5400770 .concat [ 16 16 0 0], L_0x59a5d5400110, L_0x59a5d5400350;
L_0x59a5d5400850 .arith/sum 32, v0x59a5d53e9a60_0, L_0x59a5d5400770;
S_0x59a5d53ea890 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x59a5d53e6a00;
 .timescale 0 0;
P_0x59a5d53eaa70 .param/l "c" 0 5 66, +C4<010>;
L_0x59a5d5401940 .functor BUFZ 8, L_0x59a5d53fe550, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53eab30 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53ea890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53ead10 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53ead50 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53ead90 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d54016d0 .functor BUFZ 32, v0x59a5d53eb620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53eb060_0 .net/s *"_ivl_0", 15 0, L_0x59a5d5400cf0;  1 drivers
v0x59a5d53eb160_0 .net *"_ivl_10", 31 0, L_0x59a5d5401490;  1 drivers
v0x59a5d53eb240_0 .net/s *"_ivl_2", 15 0, L_0x59a5d5400d90;  1 drivers
v0x59a5d53eb330_0 .net *"_ivl_7", 0 0, L_0x59a5d5400f50;  1 drivers
v0x59a5d53eb410_0 .net *"_ivl_8", 15 0, L_0x59a5d5401070;  1 drivers
v0x59a5d53eb540_0 .net/s "acc_out", 31 0, L_0x59a5d54016d0;  alias, 1 drivers
v0x59a5d53eb620_0 .var/s "acc_reg", 31 0;
v0x59a5d53eb700_0 .net "acc_valid", 0 0, v0x59a5d53ec030_0;  alias, 1 drivers
v0x59a5d53eb7c0_0 .net/s "add_result", 31 0, L_0x59a5d5401570;  1 drivers
v0x59a5d53eb8a0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53eb940_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53eb9e0_0 .net/s "data_in", 7 0, v0x59a5d53e9fa0_0;  alias, 1 drivers
v0x59a5d53ebaa0_0 .net/s "data_out", 7 0, v0x59a5d53ebb60_0;  alias, 1 drivers
v0x59a5d53ebb60_0 .var/s "data_reg", 7 0;
v0x59a5d53ebc40_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53ebce0_0 .net "load_weight", 0 0, L_0x59a5d54018a0;  1 drivers
v0x59a5d53ebda0_0 .net/s "mult_result", 15 0, L_0x59a5d5400e30;  1 drivers
v0x59a5d53ebf90_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53ec030_0 .var "valid_reg", 0 0;
v0x59a5d53ec0f0_0 .net/s "weight_in", 7 0, L_0x59a5d53fe550;  alias, 1 drivers
v0x59a5d53ec1d0_0 .var/s "weight_reg", 7 0;
L_0x59a5d5400cf0 .extend/s 16, v0x59a5d53e9fa0_0;
L_0x59a5d5400d90 .extend/s 16, v0x59a5d53ec1d0_0;
L_0x59a5d5400e30 .arith/mult 16, L_0x59a5d5400cf0, L_0x59a5d5400d90;
L_0x59a5d5400f50 .part L_0x59a5d5400e30, 15, 1;
LS_0x59a5d5401070_0_0 .concat [ 1 1 1 1], L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50;
LS_0x59a5d5401070_0_4 .concat [ 1 1 1 1], L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50;
LS_0x59a5d5401070_0_8 .concat [ 1 1 1 1], L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50;
LS_0x59a5d5401070_0_12 .concat [ 1 1 1 1], L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50, L_0x59a5d5400f50;
L_0x59a5d5401070 .concat [ 4 4 4 4], LS_0x59a5d5401070_0_0, LS_0x59a5d5401070_0_4, LS_0x59a5d5401070_0_8, LS_0x59a5d5401070_0_12;
L_0x59a5d5401490 .concat [ 16 16 0 0], L_0x59a5d5400e30, L_0x59a5d5401070;
L_0x59a5d5401570 .arith/sum 32, v0x59a5d53eb620_0, L_0x59a5d5401490;
S_0x59a5d53ec450 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x59a5d53e6a00;
 .timescale 0 0;
P_0x59a5d53ec600 .param/l "c" 0 5 66, +C4<011>;
L_0x59a5d5402710 .functor BUFZ 8, L_0x59a5d53ff270, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53ec6e0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53ec450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53ec8c0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53ec900 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53ec940 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d5402320 .functor BUFZ 8, v0x59a5d53ed710_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59a5d5402430 .functor BUFZ 32, v0x59a5d53ed1d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53ecc10_0 .net/s *"_ivl_0", 15 0, L_0x59a5d5401a00;  1 drivers
v0x59a5d53ecd10_0 .net *"_ivl_10", 31 0, L_0x59a5d54021a0;  1 drivers
v0x59a5d53ecdf0_0 .net/s *"_ivl_2", 15 0, L_0x59a5d5401aa0;  1 drivers
v0x59a5d53ecee0_0 .net *"_ivl_7", 0 0, L_0x59a5d5401c60;  1 drivers
v0x59a5d53ecfc0_0 .net *"_ivl_8", 15 0, L_0x59a5d5401d80;  1 drivers
v0x59a5d53ed0f0_0 .net/s "acc_out", 31 0, L_0x59a5d5402430;  alias, 1 drivers
v0x59a5d53ed1d0_0 .var/s "acc_reg", 31 0;
v0x59a5d53ed2b0_0 .net "acc_valid", 0 0, v0x59a5d53edbe0_0;  alias, 1 drivers
v0x59a5d53ed370_0 .net/s "add_result", 31 0, L_0x59a5d5402280;  1 drivers
v0x59a5d53ed450_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53ed4f0_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53ed590_0 .net/s "data_in", 7 0, v0x59a5d53ebb60_0;  alias, 1 drivers
v0x59a5d53ed650_0 .net/s "data_out", 7 0, L_0x59a5d5402320;  alias, 1 drivers
v0x59a5d53ed710_0 .var/s "data_reg", 7 0;
v0x59a5d53ed7f0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53ed890_0 .net "load_weight", 0 0, L_0x59a5d5402600;  1 drivers
v0x59a5d53ed950_0 .net/s "mult_result", 15 0, L_0x59a5d5401b40;  1 drivers
v0x59a5d53edb40_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53edbe0_0 .var "valid_reg", 0 0;
v0x59a5d53edca0_0 .net/s "weight_in", 7 0, L_0x59a5d53ff270;  alias, 1 drivers
v0x59a5d53edd80_0 .var/s "weight_reg", 7 0;
L_0x59a5d5401a00 .extend/s 16, v0x59a5d53ebb60_0;
L_0x59a5d5401aa0 .extend/s 16, v0x59a5d53edd80_0;
L_0x59a5d5401b40 .arith/mult 16, L_0x59a5d5401a00, L_0x59a5d5401aa0;
L_0x59a5d5401c60 .part L_0x59a5d5401b40, 15, 1;
LS_0x59a5d5401d80_0_0 .concat [ 1 1 1 1], L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60;
LS_0x59a5d5401d80_0_4 .concat [ 1 1 1 1], L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60;
LS_0x59a5d5401d80_0_8 .concat [ 1 1 1 1], L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60;
LS_0x59a5d5401d80_0_12 .concat [ 1 1 1 1], L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60, L_0x59a5d5401c60;
L_0x59a5d5401d80 .concat [ 4 4 4 4], LS_0x59a5d5401d80_0_0, LS_0x59a5d5401d80_0_4, LS_0x59a5d5401d80_0_8, LS_0x59a5d5401d80_0_12;
L_0x59a5d54021a0 .concat [ 16 16 0 0], L_0x59a5d5401b40, L_0x59a5d5401d80;
L_0x59a5d5402280 .arith/sum 32, v0x59a5d53ed1d0_0, L_0x59a5d54021a0;
S_0x59a5d53ee000 .scope generate, "gen_row[3]" "gen_row[3]" 5 65, 5 65 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53ee1b0 .param/l "r" 0 5 65, +C4<011>;
S_0x59a5d53ee290 .scope generate, "gen_col[0]" "gen_col[0]" 5 66, 5 66 0, S_0x59a5d53ee000;
 .timescale 0 0;
P_0x59a5d53ee490 .param/l "c" 0 5 66, +C4<00>;
L_0x59a5d54033b0 .functor BUFZ 8, L_0x59a5d53fff10, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53ee570 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53ee290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53ee750 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53ee790 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53ee7d0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d5403140 .functor BUFZ 32, v0x59a5d53ef060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53eeaa0_0 .net/s *"_ivl_0", 15 0, L_0x59a5d54027d0;  1 drivers
v0x59a5d53eeba0_0 .net *"_ivl_10", 31 0, L_0x59a5d5402f00;  1 drivers
v0x59a5d53eec80_0 .net/s *"_ivl_2", 15 0, L_0x59a5d5402870;  1 drivers
v0x59a5d53eed70_0 .net *"_ivl_7", 0 0, L_0x59a5d5402a50;  1 drivers
v0x59a5d53eee50_0 .net *"_ivl_8", 15 0, L_0x59a5d5402b70;  1 drivers
v0x59a5d53eef80_0 .net/s "acc_out", 31 0, L_0x59a5d5403140;  alias, 1 drivers
v0x59a5d53ef060_0 .var/s "acc_reg", 31 0;
v0x59a5d53ef140_0 .net "acc_valid", 0 0, v0x59a5d53efab0_0;  alias, 1 drivers
v0x59a5d53ef200_0 .net/s "add_result", 31 0, L_0x59a5d5402fe0;  1 drivers
v0x59a5d53ef2e0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53ef380_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53ef420_0 .net/s "data_in", 7 0, L_0x59a5d536e7d0;  alias, 1 drivers
v0x59a5d53ef500_0 .net/s "data_out", 7 0, v0x59a5d53ef5e0_0;  alias, 1 drivers
v0x59a5d53ef5e0_0 .var/s "data_reg", 7 0;
v0x59a5d53ef6c0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53ef760_0 .net "load_weight", 0 0, L_0x59a5d5403310;  1 drivers
v0x59a5d53ef820_0 .net/s "mult_result", 15 0, L_0x59a5d5402910;  1 drivers
v0x59a5d53efa10_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53efab0_0 .var "valid_reg", 0 0;
v0x59a5d53efb70_0 .net/s "weight_in", 7 0, L_0x59a5d53fff10;  alias, 1 drivers
v0x59a5d53efc50_0 .var/s "weight_reg", 7 0;
L_0x59a5d54027d0 .extend/s 16, L_0x59a5d536e7d0;
L_0x59a5d5402870 .extend/s 16, v0x59a5d53efc50_0;
L_0x59a5d5402910 .arith/mult 16, L_0x59a5d54027d0, L_0x59a5d5402870;
L_0x59a5d5402a50 .part L_0x59a5d5402910, 15, 1;
LS_0x59a5d5402b70_0_0 .concat [ 1 1 1 1], L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50;
LS_0x59a5d5402b70_0_4 .concat [ 1 1 1 1], L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50;
LS_0x59a5d5402b70_0_8 .concat [ 1 1 1 1], L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50;
LS_0x59a5d5402b70_0_12 .concat [ 1 1 1 1], L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50, L_0x59a5d5402a50;
L_0x59a5d5402b70 .concat [ 4 4 4 4], LS_0x59a5d5402b70_0_0, LS_0x59a5d5402b70_0_4, LS_0x59a5d5402b70_0_8, LS_0x59a5d5402b70_0_12;
L_0x59a5d5402f00 .concat [ 16 16 0 0], L_0x59a5d5402910, L_0x59a5d5402b70;
L_0x59a5d5402fe0 .arith/sum 32, v0x59a5d53ef060_0, L_0x59a5d5402f00;
S_0x59a5d53efed0 .scope generate, "gen_col[1]" "gen_col[1]" 5 66, 5 66 0, S_0x59a5d53ee000;
 .timescale 0 0;
P_0x59a5d53f00a0 .param/l "c" 0 5 66, +C4<01>;
L_0x59a5d54026a0 .functor BUFZ 8, L_0x59a5d5400c80, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53f0160 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53efed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53f0340 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53f0380 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53f03c0 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d5403e60 .functor BUFZ 32, v0x59a5d53f0c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53f0660_0 .net/s *"_ivl_0", 15 0, L_0x59a5d5403420;  1 drivers
v0x59a5d53f0760_0 .net *"_ivl_10", 31 0, L_0x59a5d5403c20;  1 drivers
v0x59a5d53f0840_0 .net/s *"_ivl_2", 15 0, L_0x59a5d54034c0;  1 drivers
v0x59a5d53f0930_0 .net *"_ivl_7", 0 0, L_0x59a5d54036e0;  1 drivers
v0x59a5d53f0a10_0 .net *"_ivl_8", 15 0, L_0x59a5d5403800;  1 drivers
v0x59a5d53f0b40_0 .net/s "acc_out", 31 0, L_0x59a5d5403e60;  alias, 1 drivers
v0x59a5d53f0c20_0 .var/s "acc_reg", 31 0;
v0x59a5d53f0d00_0 .net "acc_valid", 0 0, v0x59a5d53f1630_0;  alias, 1 drivers
v0x59a5d53f0dc0_0 .net/s "add_result", 31 0, L_0x59a5d5403d00;  1 drivers
v0x59a5d53f0ea0_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53f0f40_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53f0fe0_0 .net/s "data_in", 7 0, v0x59a5d53ef5e0_0;  alias, 1 drivers
v0x59a5d53f10a0_0 .net/s "data_out", 7 0, v0x59a5d53f1160_0;  alias, 1 drivers
v0x59a5d53f1160_0 .var/s "data_reg", 7 0;
v0x59a5d53f1240_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53f12e0_0 .net "load_weight", 0 0, L_0x59a5d5404030;  1 drivers
v0x59a5d53f13a0_0 .net/s "mult_result", 15 0, L_0x59a5d54035c0;  1 drivers
v0x59a5d53f1590_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53f1630_0 .var "valid_reg", 0 0;
v0x59a5d53f16f0_0 .net/s "weight_in", 7 0, L_0x59a5d5400c80;  alias, 1 drivers
v0x59a5d53f17d0_0 .var/s "weight_reg", 7 0;
L_0x59a5d5403420 .extend/s 16, v0x59a5d53ef5e0_0;
L_0x59a5d54034c0 .extend/s 16, v0x59a5d53f17d0_0;
L_0x59a5d54035c0 .arith/mult 16, L_0x59a5d5403420, L_0x59a5d54034c0;
L_0x59a5d54036e0 .part L_0x59a5d54035c0, 15, 1;
LS_0x59a5d5403800_0_0 .concat [ 1 1 1 1], L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0;
LS_0x59a5d5403800_0_4 .concat [ 1 1 1 1], L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0;
LS_0x59a5d5403800_0_8 .concat [ 1 1 1 1], L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0;
LS_0x59a5d5403800_0_12 .concat [ 1 1 1 1], L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0, L_0x59a5d54036e0;
L_0x59a5d5403800 .concat [ 4 4 4 4], LS_0x59a5d5403800_0_0, LS_0x59a5d5403800_0_4, LS_0x59a5d5403800_0_8, LS_0x59a5d5403800_0_12;
L_0x59a5d5403c20 .concat [ 16 16 0 0], L_0x59a5d54035c0, L_0x59a5d5403800;
L_0x59a5d5403d00 .arith/sum 32, v0x59a5d53f0c20_0, L_0x59a5d5403c20;
S_0x59a5d53f1a50 .scope generate, "gen_col[2]" "gen_col[2]" 5 66, 5 66 0, S_0x59a5d53ee000;
 .timescale 0 0;
P_0x59a5d53f1c30 .param/l "c" 0 5 66, +C4<010>;
L_0x59a5d5405010 .functor BUFZ 8, L_0x59a5d5401940, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53f1cf0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53f1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53f1ed0 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53f1f10 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53f1f50 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d5404b90 .functor BUFZ 32, v0x59a5d53f27e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53f2220_0 .net/s *"_ivl_0", 15 0, L_0x59a5d5404150;  1 drivers
v0x59a5d53f2320_0 .net *"_ivl_10", 31 0, L_0x59a5d5404950;  1 drivers
v0x59a5d53f2400_0 .net/s *"_ivl_2", 15 0, L_0x59a5d54041f0;  1 drivers
v0x59a5d53f24f0_0 .net *"_ivl_7", 0 0, L_0x59a5d5404410;  1 drivers
v0x59a5d53f25d0_0 .net *"_ivl_8", 15 0, L_0x59a5d5404530;  1 drivers
v0x59a5d53f2700_0 .net/s "acc_out", 31 0, L_0x59a5d5404b90;  alias, 1 drivers
v0x59a5d53f27e0_0 .var/s "acc_reg", 31 0;
v0x59a5d53f28c0_0 .net "acc_valid", 0 0, v0x59a5d53f31f0_0;  alias, 1 drivers
v0x59a5d53f2980_0 .net/s "add_result", 31 0, L_0x59a5d5404a30;  1 drivers
v0x59a5d53f2a60_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53f2b00_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53f2ba0_0 .net/s "data_in", 7 0, v0x59a5d53f1160_0;  alias, 1 drivers
v0x59a5d53f2c60_0 .net/s "data_out", 7 0, v0x59a5d53f2d20_0;  alias, 1 drivers
v0x59a5d53f2d20_0 .var/s "data_reg", 7 0;
v0x59a5d53f2e00_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53f2ea0_0 .net "load_weight", 0 0, L_0x59a5d5404d60;  1 drivers
v0x59a5d53f2f60_0 .net/s "mult_result", 15 0, L_0x59a5d54042f0;  1 drivers
v0x59a5d53f3150_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53f31f0_0 .var "valid_reg", 0 0;
v0x59a5d53f32b0_0 .net/s "weight_in", 7 0, L_0x59a5d5401940;  alias, 1 drivers
v0x59a5d53f3390_0 .var/s "weight_reg", 7 0;
L_0x59a5d5404150 .extend/s 16, v0x59a5d53f1160_0;
L_0x59a5d54041f0 .extend/s 16, v0x59a5d53f3390_0;
L_0x59a5d54042f0 .arith/mult 16, L_0x59a5d5404150, L_0x59a5d54041f0;
L_0x59a5d5404410 .part L_0x59a5d54042f0, 15, 1;
LS_0x59a5d5404530_0_0 .concat [ 1 1 1 1], L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410;
LS_0x59a5d5404530_0_4 .concat [ 1 1 1 1], L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410;
LS_0x59a5d5404530_0_8 .concat [ 1 1 1 1], L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410;
LS_0x59a5d5404530_0_12 .concat [ 1 1 1 1], L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410, L_0x59a5d5404410;
L_0x59a5d5404530 .concat [ 4 4 4 4], LS_0x59a5d5404530_0_0, LS_0x59a5d5404530_0_4, LS_0x59a5d5404530_0_8, LS_0x59a5d5404530_0_12;
L_0x59a5d5404950 .concat [ 16 16 0 0], L_0x59a5d54042f0, L_0x59a5d5404530;
L_0x59a5d5404a30 .arith/sum 32, v0x59a5d53f27e0_0, L_0x59a5d5404950;
S_0x59a5d53f3610 .scope generate, "gen_col[3]" "gen_col[3]" 5 66, 5 66 0, S_0x59a5d53ee000;
 .timescale 0 0;
P_0x59a5d53f37c0 .param/l "c" 0 5 66, +C4<011>;
L_0x59a5d5405e10 .functor BUFZ 8, L_0x59a5d5402710, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53f38a0 .scope module, "u_pe" "pe" 5 71, 6 6 0, S_0x59a5d53f3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 8 "weight_in";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 32 "acc_out";
    .port_info 9 /OUTPUT 1 "acc_valid";
P_0x59a5d53f3a80 .param/l "ACC_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x59a5d53f3ac0 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000001000>;
P_0x59a5d53f3b00 .param/l "WEIGHT_WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x59a5d5405a00 .functor BUFZ 8, v0x59a5d53f48d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59a5d5405b10 .functor BUFZ 32, v0x59a5d53f4390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x59a5d53f3dd0_0 .net/s *"_ivl_0", 15 0, L_0x59a5d5405080;  1 drivers
v0x59a5d53f3ed0_0 .net *"_ivl_10", 31 0, L_0x59a5d5405880;  1 drivers
v0x59a5d53f3fb0_0 .net/s *"_ivl_2", 15 0, L_0x59a5d5405120;  1 drivers
v0x59a5d53f40a0_0 .net *"_ivl_7", 0 0, L_0x59a5d5405340;  1 drivers
v0x59a5d53f4180_0 .net *"_ivl_8", 15 0, L_0x59a5d5405460;  1 drivers
v0x59a5d53f42b0_0 .net/s "acc_out", 31 0, L_0x59a5d5405b10;  alias, 1 drivers
v0x59a5d53f4390_0 .var/s "acc_reg", 31 0;
v0x59a5d53f4470_0 .net "acc_valid", 0 0, v0x59a5d53f4da0_0;  alias, 1 drivers
v0x59a5d53f4530_0 .net/s "add_result", 31 0, L_0x59a5d5405960;  1 drivers
v0x59a5d53f4610_0 .net "clear_acc", 0 0, v0x59a5d53f7be0_0;  alias, 1 drivers
v0x59a5d53f46b0_0 .net "clk", 0 0, v0x59a5d53f7cb0_0;  alias, 1 drivers
v0x59a5d53f4750_0 .net/s "data_in", 7 0, v0x59a5d53f2d20_0;  alias, 1 drivers
v0x59a5d53f4810_0 .net/s "data_out", 7 0, L_0x59a5d5405a00;  alias, 1 drivers
v0x59a5d53f48d0_0 .var/s "data_reg", 7 0;
v0x59a5d53f49b0_0 .net "enable", 0 0, v0x59a5d53f7e70_0;  alias, 1 drivers
v0x59a5d53f4a50_0 .net "load_weight", 0 0, L_0x59a5d5405ce0;  1 drivers
v0x59a5d53f4b10_0 .net/s "mult_result", 15 0, L_0x59a5d5405220;  1 drivers
v0x59a5d53f4d00_0 .net "rst_n", 0 0, v0x59a5d53f8390_0;  alias, 1 drivers
v0x59a5d53f4da0_0 .var "valid_reg", 0 0;
v0x59a5d53f4e60_0 .net/s "weight_in", 7 0, L_0x59a5d5402710;  alias, 1 drivers
v0x59a5d53f4f40_0 .var/s "weight_reg", 7 0;
L_0x59a5d5405080 .extend/s 16, v0x59a5d53f2d20_0;
L_0x59a5d5405120 .extend/s 16, v0x59a5d53f4f40_0;
L_0x59a5d5405220 .arith/mult 16, L_0x59a5d5405080, L_0x59a5d5405120;
L_0x59a5d5405340 .part L_0x59a5d5405220, 15, 1;
LS_0x59a5d5405460_0_0 .concat [ 1 1 1 1], L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340;
LS_0x59a5d5405460_0_4 .concat [ 1 1 1 1], L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340;
LS_0x59a5d5405460_0_8 .concat [ 1 1 1 1], L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340;
LS_0x59a5d5405460_0_12 .concat [ 1 1 1 1], L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340, L_0x59a5d5405340;
L_0x59a5d5405460 .concat [ 4 4 4 4], LS_0x59a5d5405460_0_0, LS_0x59a5d5405460_0_4, LS_0x59a5d5405460_0_8, LS_0x59a5d5405460_0_12;
L_0x59a5d5405880 .concat [ 16 16 0 0], L_0x59a5d5405220, L_0x59a5d5405460;
L_0x59a5d5405960 .arith/sum 32, v0x59a5d53f4390_0, L_0x59a5d5405880;
S_0x59a5d53f51c0 .scope generate, "gen_weight_in[0]" "gen_weight_in[0]" 5 55, 5 55 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53d8910 .param/l "c" 0 5 55, +C4<00>;
L_0x59a5d5368ae0 .functor BUFZ 8, v0x59a5d53f8430_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53f5400 .scope generate, "gen_weight_in[1]" "gen_weight_in[1]" 5 55, 5 55 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53f55e0 .param/l "c" 0 5 55, +C4<01>;
L_0x59a5d5362df0 .functor BUFZ 8, v0x59a5d53f8430_1, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53f56c0 .scope generate, "gen_weight_in[2]" "gen_weight_in[2]" 5 55, 5 55 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53f58a0 .param/l "c" 0 5 55, +C4<010>;
L_0x59a5d53c6a50 .functor BUFZ 8, v0x59a5d53f8430_2, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x59a5d53f5980 .scope generate, "gen_weight_in[3]" "gen_weight_in[3]" 5 55, 5 55 0, S_0x59a5d53d7620;
 .timescale 0 0;
P_0x59a5d53f5b60 .param/l "c" 0 5 55, +C4<011>;
L_0x59a5d53f8860 .functor BUFZ 8, v0x59a5d53f8430_3, C4<00000000>, C4<00000000>, C4<00000000>;
    .scope S_0x59a5d53d8d20;
T_2 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53da050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53da2b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53d9d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53d9750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53da110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x59a5d53d9eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x59a5d53da1d0_0;
    %assign/vec4 v0x59a5d53da2b0_0, 0;
T_2.2 ;
    %load/vec4 v0x59a5d53d99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53d9750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53da110_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x59a5d53d9df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x59a5d53d9b50_0;
    %assign/vec4 v0x59a5d53d9d10_0, 0;
    %load/vec4 v0x59a5d53d98f0_0;
    %assign/vec4 v0x59a5d53d9750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53da110_0, 0;
T_2.6 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59a5d53da7c0;
T_3 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53dbb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53dbd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53db7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53db280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53dbbe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x59a5d53db990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x59a5d53dbc80_0;
    %assign/vec4 v0x59a5d53dbd60_0, 0;
T_3.2 ;
    %load/vec4 v0x59a5d53db500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53db280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53dbbe0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x59a5d53db8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x59a5d53db670_0;
    %assign/vec4 v0x59a5d53db7e0_0, 0;
    %load/vec4 v0x59a5d53db420_0;
    %assign/vec4 v0x59a5d53db280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53dbbe0_0, 0;
T_3.6 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59a5d53dc280;
T_4 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53dd780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53dda10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53dd300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53dcd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53dd870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x59a5d53dd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x59a5d53dd930_0;
    %assign/vec4 v0x59a5d53dda10_0, 0;
T_4.2 ;
    %load/vec4 v0x59a5d53dcff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53dcd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53dd870_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x59a5d53dd3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x59a5d53dd180_0;
    %assign/vec4 v0x59a5d53dd300_0, 0;
    %load/vec4 v0x59a5d53dcf10_0;
    %assign/vec4 v0x59a5d53dcd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53dd870_0, 0;
T_4.6 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59a5d53ddf70;
T_5 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53df310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53df550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53deee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53de9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53df3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59a5d53df060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x59a5d53df470_0;
    %assign/vec4 v0x59a5d53df550_0, 0;
T_5.2 ;
    %load/vec4 v0x59a5d53dec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53de9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53df3b0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x59a5d53defc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x59a5d53ded60_0;
    %assign/vec4 v0x59a5d53deee0_0, 0;
    %load/vec4 v0x59a5d53deb40_0;
    %assign/vec4 v0x59a5d53de9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53df3b0_0, 0;
T_5.6 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59a5d53dfd40;
T_6 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53e1300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e1540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e0e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e0830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e13a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x59a5d53e1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x59a5d53e1460_0;
    %assign/vec4 v0x59a5d53e1540_0, 0;
T_6.2 ;
    %load/vec4 v0x59a5d53e0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e0830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e13a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x59a5d53e0f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x59a5d53e0c80_0;
    %assign/vec4 v0x59a5d53e0e40_0, 0;
    %load/vec4 v0x59a5d53e09d0_0;
    %assign/vec4 v0x59a5d53e0830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53e13a0_0, 0;
T_6.6 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x59a5d53e1a00;
T_7 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53e2e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e3060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e29f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e24b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e2ec0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x59a5d53e2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x59a5d53e2f80_0;
    %assign/vec4 v0x59a5d53e3060_0, 0;
T_7.2 ;
    %load/vec4 v0x59a5d53e2730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e24b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e2ec0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x59a5d53e2ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x59a5d53e2870_0;
    %assign/vec4 v0x59a5d53e29f0_0, 0;
    %load/vec4 v0x59a5d53e2650_0;
    %assign/vec4 v0x59a5d53e24b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53e2ec0_0, 0;
T_7.6 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59a5d53e3530;
T_8 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53e4990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e4bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e4560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e4a30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x59a5d53e46e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x59a5d53e4af0_0;
    %assign/vec4 v0x59a5d53e4bd0_0, 0;
T_8.2 ;
    %load/vec4 v0x59a5d53e42a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e4a30_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x59a5d53e4640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x59a5d53e43e0_0;
    %assign/vec4 v0x59a5d53e4560_0, 0;
    %load/vec4 v0x59a5d53e41c0_0;
    %assign/vec4 v0x59a5d53e4020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53e4a30_0, 0;
T_8.6 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x59a5d53e50e0;
T_9 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53e6540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e6780_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e6110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e5bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e65e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x59a5d53e6290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x59a5d53e66a0_0;
    %assign/vec4 v0x59a5d53e6780_0, 0;
T_9.2 ;
    %load/vec4 v0x59a5d53e5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e5bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e65e0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x59a5d53e61f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x59a5d53e5f90_0;
    %assign/vec4 v0x59a5d53e6110_0, 0;
    %load/vec4 v0x59a5d53e5d70_0;
    %assign/vec4 v0x59a5d53e5bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53e65e0_0, 0;
T_9.6 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59a5d53e6f70;
T_10 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53e8740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e8a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e8200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e7a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e88f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x59a5d53e8490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x59a5d53e89b0_0;
    %assign/vec4 v0x59a5d53e8a90_0, 0;
T_10.2 ;
    %load/vec4 v0x59a5d53e7ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e7a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53e88f0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x59a5d53e82e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x59a5d53e8040_0;
    %assign/vec4 v0x59a5d53e8200_0, 0;
    %load/vec4 v0x59a5d53e7c00_0;
    %assign/vec4 v0x59a5d53e7a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53e88f0_0, 0;
T_10.6 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x59a5d53e8fa0;
T_11 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53ea3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53ea610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53e9fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e9a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53ea470_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x59a5d53ea120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x59a5d53ea530_0;
    %assign/vec4 v0x59a5d53ea610_0, 0;
T_11.2 ;
    %load/vec4 v0x59a5d53e9ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53e9a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53ea470_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x59a5d53ea080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x59a5d53e9e20_0;
    %assign/vec4 v0x59a5d53e9fa0_0, 0;
    %load/vec4 v0x59a5d53e9c00_0;
    %assign/vec4 v0x59a5d53e9a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53ea470_0, 0;
T_11.6 ;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59a5d53eab30;
T_12 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53ebf90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53ec1d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53ebb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53eb620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53ec030_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x59a5d53ebce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x59a5d53ec0f0_0;
    %assign/vec4 v0x59a5d53ec1d0_0, 0;
T_12.2 ;
    %load/vec4 v0x59a5d53eb8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53eb620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53ec030_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x59a5d53ebc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x59a5d53eb9e0_0;
    %assign/vec4 v0x59a5d53ebb60_0, 0;
    %load/vec4 v0x59a5d53eb7c0_0;
    %assign/vec4 v0x59a5d53eb620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53ec030_0, 0;
T_12.6 ;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x59a5d53ec6e0;
T_13 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53edb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53edd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53ed710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53ed1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53edbe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x59a5d53ed890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x59a5d53edca0_0;
    %assign/vec4 v0x59a5d53edd80_0, 0;
T_13.2 ;
    %load/vec4 v0x59a5d53ed450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53ed1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53edbe0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x59a5d53ed7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x59a5d53ed590_0;
    %assign/vec4 v0x59a5d53ed710_0, 0;
    %load/vec4 v0x59a5d53ed370_0;
    %assign/vec4 v0x59a5d53ed1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53edbe0_0, 0;
T_13.6 ;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x59a5d53ee570;
T_14 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53efa10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53efc50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53ef5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53ef060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53efab0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x59a5d53ef760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x59a5d53efb70_0;
    %assign/vec4 v0x59a5d53efc50_0, 0;
T_14.2 ;
    %load/vec4 v0x59a5d53ef2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53ef060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53efab0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x59a5d53ef6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x59a5d53ef420_0;
    %assign/vec4 v0x59a5d53ef5e0_0, 0;
    %load/vec4 v0x59a5d53ef200_0;
    %assign/vec4 v0x59a5d53ef060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53efab0_0, 0;
T_14.6 ;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x59a5d53f0160;
T_15 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53f1590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53f17d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53f1160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53f0c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53f1630_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x59a5d53f12e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x59a5d53f16f0_0;
    %assign/vec4 v0x59a5d53f17d0_0, 0;
T_15.2 ;
    %load/vec4 v0x59a5d53f0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53f0c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53f1630_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x59a5d53f1240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x59a5d53f0fe0_0;
    %assign/vec4 v0x59a5d53f1160_0, 0;
    %load/vec4 v0x59a5d53f0dc0_0;
    %assign/vec4 v0x59a5d53f0c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53f1630_0, 0;
T_15.6 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x59a5d53f1cf0;
T_16 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53f3150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53f3390_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53f2d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53f27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53f31f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x59a5d53f2ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x59a5d53f32b0_0;
    %assign/vec4 v0x59a5d53f3390_0, 0;
T_16.2 ;
    %load/vec4 v0x59a5d53f2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53f27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53f31f0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x59a5d53f2e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x59a5d53f2ba0_0;
    %assign/vec4 v0x59a5d53f2d20_0, 0;
    %load/vec4 v0x59a5d53f2980_0;
    %assign/vec4 v0x59a5d53f27e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53f31f0_0, 0;
T_16.6 ;
T_16.5 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x59a5d53f38a0;
T_17 ;
    %wait E_0x59a5d52e5000;
    %load/vec4 v0x59a5d53f4d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53f4f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5d53f48d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53f4390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53f4da0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x59a5d53f4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x59a5d53f4e60_0;
    %assign/vec4 v0x59a5d53f4f40_0, 0;
T_17.2 ;
    %load/vec4 v0x59a5d53f4610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x59a5d53f4390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a5d53f4da0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x59a5d53f49b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x59a5d53f4750_0;
    %assign/vec4 v0x59a5d53f48d0_0, 0;
    %load/vec4 v0x59a5d53f4530_0;
    %assign/vec4 v0x59a5d53f4390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59a5d53f4da0_0, 0;
T_17.6 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x59a5d53aecd0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5d53f7cb0_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x59a5d53f7cb0_0;
    %inv;
    %store/vec4 v0x59a5d53f7cb0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x59a5d53aecd0;
T_19 ;
    %fork t_3, S_0x59a5d53b4680;
    %jmp t_2;
    .scope S_0x59a5d53b4680;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d5490_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x59a5d53d5490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.1, 5;
    %fork t_5, S_0x59a5d53b49c0;
    %jmp t_4;
    .scope S_0x59a5d53b49c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d5390_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x59a5d53d5390_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.3, 5;
    %load/vec4 v0x59a5d53d5490_0;
    %muli 4, 0, 32;
    %load/vec4 v0x59a5d53d5390_0;
    %add;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x59a5d53d5490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5390_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x59a5d53f8230, 4, 0;
    %load/vec4 v0x59a5d53d5490_0;
    %load/vec4 v0x59a5d53d5390_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %load/vec4 v0x59a5d53d5490_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5390_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x59a5d53f82d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d5390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d5390_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %end;
    .scope S_0x59a5d53b4680;
t_4 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d5490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d5490_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0x59a5d53aecd0;
t_2 %join;
    %fork t_7, S_0x59a5d53d5850;
    %jmp t_6;
    .scope S_0x59a5d53d5850;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d6010_0, 0, 32;
T_19.6 ;
    %load/vec4 v0x59a5d53d6010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.7, 5;
    %fork t_9, S_0x59a5d53d5a30;
    %jmp t_8;
    .scope S_0x59a5d53d5a30;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d5f10_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x59a5d53d5f10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.9, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59a5d53d6010_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5f10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x59a5d53f7ff0, 4, 0;
    %fork t_11, S_0x59a5d53d5c10;
    %jmp t_10;
    .scope S_0x59a5d53d5c10;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d5e10_0, 0, 32;
T_19.10 ;
    %load/vec4 v0x59a5d53d5e10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.11, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d6010_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5f10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %flag_mov 8, 4;
    %load/vec4a v0x59a5d53f7ff0, 4;
    %load/vec4 v0x59a5d53d6010_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5e10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 5;
    %load/vec4a v0x59a5d53f8230, 5;
    %pad/u 32;
    %load/vec4 v0x59a5d53d5e10_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5f10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 5;
    %load/vec4a v0x59a5d53f82d0, 5;
    %pad/u 32;
    %mul;
    %add;
    %flag_mov 4, 8;
    %store/vec4a v0x59a5d53f7ff0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d5e10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d5e10_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
    %end;
    .scope S_0x59a5d53d5a30;
t_10 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d5f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d5f10_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %end;
    .scope S_0x59a5d53d5850;
t_8 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d6010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d6010_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %end;
    .scope S_0x59a5d53aecd0;
t_6 %join;
    %end;
    .thread T_19;
    .scope S_0x59a5d53d7120;
T_20 ;
    %load/vec4 v0x59a5d53d7520_0;
    %load/vec4 v0x59a5d53d7420_0;
    %sub;
    %cast2;
    %store/vec4 v0x59a5d53d7320_0, 0, 32;
    %end;
    .thread T_20, $init;
    .scope S_0x59a5d53aecd0;
T_21 ;
    %vpi_call/w 4 106 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 107 "$display", "PE Array Testbench" {0 0 0};
    %vpi_call/w 4 108 "$display", "===========================================" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5d53f8390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5d53f7e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5d53f7be0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59a5d53f80b0_0, 0, 4;
    %fork t_13, S_0x59a5d53d6110;
    %jmp t_12;
    .scope S_0x59a5d53d6110;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d62f0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x59a5d53d62f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x59a5d53d62f0_0;
    %store/vec4a v0x59a5d53f7d50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d62f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d62f0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0x59a5d53aecd0;
t_12 %join;
    %fork t_15, S_0x59a5d53d63f0;
    %jmp t_14;
    .scope S_0x59a5d53d63f0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d6620_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x59a5d53d6620_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x59a5d53d6620_0;
    %store/vec4a v0x59a5d53f8430, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d6620_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d6620_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %end;
    .scope S_0x59a5d53aecd0;
t_14 %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53f7f10_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_21.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.5, 5;
    %jmp/1 T_21.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59a5d52e2080;
    %jmp T_21.4;
T_21.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5d53f8390_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_21.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.7, 5;
    %jmp/1 T_21.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59a5d52e2080;
    %jmp T_21.6;
T_21.7 ;
    %pop/vec4 1;
    %vpi_call/w 4 124 "$display", "[%0t] Reset complete", $time {0 0 0};
    %vpi_call/w 4 129 "$display", "\012[Phase 1] Loading weights..." {0 0 0};
    %fork t_17, S_0x59a5d53d6720;
    %jmp t_16;
    .scope S_0x59a5d53d6720;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d6c40_0, 0, 32;
T_21.8 ;
    %load/vec4 v0x59a5d53d6c40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.9, 5;
    %wait E_0x59a5d52e2080;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x59a5d53d6c40_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x59a5d53f80b0_0, 0, 4;
    %fork t_19, S_0x59a5d53d6940;
    %jmp t_18;
    .scope S_0x59a5d53d6940;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d6b40_0, 0, 32;
T_21.10 ;
    %load/vec4 v0x59a5d53d6b40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.11, 5;
    %load/vec4 v0x59a5d53d6c40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d6b40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f82d0, 4;
    %ix/getv/s 4, v0x59a5d53d6b40_0;
    %store/vec4a v0x59a5d53f8430, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d6b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d6b40_0, 0, 32;
    %jmp T_21.10;
T_21.11 ;
    %end;
    .scope S_0x59a5d53d6720;
t_18 %join;
    %vpi_call/w 4 137 "$display", "  Loading row %0d: [%0d, %0d, %0d, %0d]", v0x59a5d53d6c40_0, &A<v0x59a5d53f8430, 0>, &A<v0x59a5d53f8430, 1>, &A<v0x59a5d53f8430, 2>, &A<v0x59a5d53f8430, 3> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d6c40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d6c40_0, 0, 32;
    %jmp T_21.8;
T_21.9 ;
    %end;
    .scope S_0x59a5d53aecd0;
t_16 %join;
    %wait E_0x59a5d52e2080;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59a5d53f80b0_0, 0, 4;
    %vpi_call/w 4 147 "$display", "\012[Phase 2] Clearing accumulator..." {0 0 0};
    %wait E_0x59a5d52e2080;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5d53f7be0_0, 0, 1;
    %wait E_0x59a5d52e2080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5d53f7be0_0, 0, 1;
    %vpi_call/w 4 156 "$display", "\012[Phase 3] Computing matrix multiplication..." {0 0 0};
    %fork t_21, S_0x59a5d53d6d40;
    %jmp t_20;
    .scope S_0x59a5d53d6d40;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d7520_0, 0, 32;
T_21.12 ;
    %load/vec4 v0x59a5d53d7520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.13, 5;
    %wait E_0x59a5d52e2080;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5d53f7e70_0, 0, 1;
    %fork t_23, S_0x59a5d53d6f20;
    %jmp t_22;
    .scope S_0x59a5d53d6f20;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d7420_0, 0, 32;
T_21.14 ;
    %load/vec4 v0x59a5d53d7420_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.15, 5;
    %fork t_25, S_0x59a5d53d7120;
    %jmp t_24;
    .scope S_0x59a5d53d7120;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x59a5d53d7320_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x59a5d53d7320_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %load/vec4 v0x59a5d53d7420_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d7320_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f8230, 4;
    %ix/getv/s 4, v0x59a5d53d7420_0;
    %store/vec4a v0x59a5d53f7d50, 4, 0;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x59a5d53d7420_0;
    %store/vec4a v0x59a5d53f7d50, 4, 0;
T_21.17 ;
    %end;
    .scope S_0x59a5d53d6f20;
t_24 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d7420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d7420_0, 0, 32;
    %jmp T_21.14;
T_21.15 ;
    %end;
    .scope S_0x59a5d53d6d40;
t_22 %join;
    %vpi_call/w 4 172 "$display", "  Cycle %0d: data_in = [%0d, %0d, %0d, %0d]", v0x59a5d53d7520_0, &A<v0x59a5d53f7d50, 0>, &A<v0x59a5d53f7d50, 1>, &A<v0x59a5d53f7d50, 2>, &A<v0x59a5d53f7d50, 3> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d7520_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d7520_0, 0, 32;
    %jmp T_21.12;
T_21.13 ;
    %end;
    .scope S_0x59a5d53aecd0;
t_20 %join;
    %wait E_0x59a5d52e2080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5d53f7e70_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_21.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.19, 5;
    %jmp/1 T_21.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59a5d52e2080;
    %jmp T_21.18;
T_21.19 ;
    %pop/vec4 1;
    %vpi_call/w 4 187 "$display", "\012[Phase 4] Checking results..." {0 0 0};
    %fork t_27, S_0x59a5d53b4d60;
    %jmp t_26;
    .scope S_0x59a5d53b4d60;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d5750_0, 0, 32;
T_21.20 ;
    %load/vec4 v0x59a5d53d5750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.21, 5;
    %fork t_29, S_0x59a5d535a380;
    %jmp t_28;
    .scope S_0x59a5d535a380;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59a5d53d5650_0, 0, 32;
T_21.22 ;
    %load/vec4 v0x59a5d53d5650_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.23, 5;
    %load/vec4 v0x59a5d53d5750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f7990, 4;
    %load/vec4 v0x59a5d53d5750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f7ff0, 4;
    %load/vec4 v0x59a5d53d5750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f7990, 4;
    %load/vec4 v0x59a5d53d5750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f7ff0, 4;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_21.24, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_21.25, 8;
T_21.24 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_21.25, 8;
 ; End of false expr.
    %blend;
T_21.25;
    %vpi_call/w 4 191 "$display", "  acc_out[%0d][%0d] = %0d (expected %0d) %s", v0x59a5d53d5750_0, v0x59a5d53d5650_0, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x59a5d53d5750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f7990, 4;
    %load/vec4 v0x59a5d53d5750_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x59a5d53d5650_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x59a5d53f7ff0, 4;
    %cmp/ne;
    %jmp/0xz  T_21.26, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53f7f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53f7f10_0, 0, 32;
T_21.26 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d5650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d5650_0, 0, 32;
    %jmp T_21.22;
T_21.23 ;
    %end;
    .scope S_0x59a5d53b4d60;
t_28 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x59a5d53d5750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x59a5d53d5750_0, 0, 32;
    %jmp T_21.20;
T_21.21 ;
    %end;
    .scope S_0x59a5d53aecd0;
t_26 %join;
    %vpi_call/w 4 202 "$display", "\012===========================================" {0 0 0};
    %load/vec4 v0x59a5d53f7f10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.28, 4;
    %vpi_call/w 4 204 "$display", "TEST PASSED!" {0 0 0};
    %jmp T_21.29;
T_21.28 ;
    %vpi_call/w 4 206 "$display", "TEST FAILED: %0d errors", v0x59a5d53f7f10_0 {0 0 0};
T_21.29 ;
    %vpi_call/w 4 207 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 209 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x59a5d53aecd0;
T_22 ;
    %delay 10000000, 0;
    %vpi_call/w 4 218 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 4 219 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "rtl/top/npu_pkg.sv";
    "verification/tb/pe_array_tb.sv";
    "rtl/core/pe_array/pe_array.sv";
    "rtl/core/pe_array/pe.sv";
