EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# ADT7420
#
DEF ADT7420 U 0 40 Y Y 1 F N
F0 "U" 0 100 60 H V C CNN
F1 "ADT7420" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -450 450 450 -450 0 1 0 N
X SCL 1 -650 150 200 R 50 50 1 1 I
X SDA 2 -650 50 200 R 50 50 1 1 B
X A0 3 -650 -50 200 R 50 50 1 1 I
X A1 4 -650 -150 200 R 50 50 1 1 I
X NC 5 -150 -650 200 U 50 50 1 1 N
X NC 6 -50 -650 200 U 50 50 1 1 N
X NC 7 50 -650 200 U 50 50 1 1 N
X NC 8 150 -650 200 U 50 50 1 1 N
X INT 9 650 -150 200 L 50 50 1 1 O
X CT 10 650 -50 200 L 50 50 1 1 O
X GND 11 650 50 200 L 50 50 1 1 W
X VDD 12 650 150 200 L 50 50 1 1 W
X NC 13 150 650 200 D 50 50 1 1 N
X NC 14 50 650 200 D 50 50 1 1 N
X NC 15 -50 650 200 D 50 50 1 1 N
X NC 16 -150 650 200 D 50 50 1 1 N
X EP 17 -350 650 200 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20  -80 -30  80 -30 N
P 2 0 1 20  -80 30  80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# CC1120
#
DEF CC1120 U 0 40 Y Y 1 F N
F0 "U" 100 100 60 H V C CNN
F1 "CC1120" 0 0 60 H V C CNN
F2 "" -100 -200 60 H V C CNN
F3 "" -100 -200 60 H V C CNN
DRAW
S -800 850 800 -850 0 1 0 N
X VDD_GUARD 1 -1000 350 200 R 50 50 1 1 P
X RESET_N 2 -1000 250 200 R 50 50 1 1 I
X GPIO3 3 -1000 150 200 R 50 50 1 1 B
X GPIO2 4 -1000 50 200 R 50 50 1 1 B
X DVDD 5 -1000 -50 200 R 50 50 1 1 W
X DCPL 6 -1000 -150 200 R 50 50 1 1 P
X SI 7 -1000 -250 200 R 50 50 1 1 I
X SCLK 8 -1000 -350 200 R 50 50 1 1 I
X SO(GPIO1) 9 -350 -1050 200 U 50 50 1 1 B
X GPIO0 10 -250 -1050 200 U 50 50 1 1 B
X LNA_N 20 1000 -50 200 L 50 50 1 1 I
X XOSC_Q1 30 -150 1050 200 D 50 50 1 1 B
X CSn 11 -150 -1050 200 U 50 50 1 1 I
X DCPL_VCO 21 1000 50 200 L 50 50 1 1 P
X XOSC_Q2 31 -250 1050 200 D 50 50 1 1 P
X DVDD 12 -50 -1050 200 U 50 50 1 1 W
X AVDD_SYNTH1 22 1000 150 200 L 50 50 1 1 P
X EXT_XOSC 32 -350 1050 200 D 50 50 1 1 I
X AVDD_IF 13 50 -1050 200 U 50 50 1 1 W
X LPF0 23 1000 250 200 L 50 50 1 1 B
X GND 33 -600 1050 200 D 50 50 1 1 W
X RBIAS 14 150 -1050 200 U 50 50 1 1 P
X LPF1 24 1000 350 200 L 50 50 1 1 B
X AVDD_RF 15 250 -1050 200 U 50 50 1 1 W
X AVDD_PFD_CHP 25 350 1050 200 D 50 50 1 1 W
X NC 16 350 -1050 200 U 50 50 1 1 N
X DCPL_PFD_CHP 26 250 1050 200 D 50 50 1 1 P
X PA 17 1000 -350 200 L 50 50 1 1 O
X AVDD_SYNTH2 27 150 1050 200 D 50 50 1 1 W
X TRX_SW 18 1000 -250 200 L 50 50 1 1 B
X AVDD_XOSC 28 50 1050 200 D 50 50 1 1 W
X LNA_P 19 1000 -150 200 L 50 50 1 1 I
X DCPL_XOSC 29 -50 1050 200 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_02X03
#
DEF CONN_02X03 P 0 1 Y N 1 F N
F0 "P" 0 200 50 H V C CNN
F1 "CONN_02X03" 0 -200 50 H V C CNN
F2 "" 0 -1200 50 H V C CNN
F3 "" 0 -1200 50 H V C CNN
$FPLIST
 Pin_Header_Straight_2X03
 Pin_Header_Angled_2X03
 Socket_Strip_Straight_2X03
 Socket_Strip_Angled_2X03
$ENDFPLIST
DRAW
S -100 -95 -50 -105 0 1 0 N
S -100 5 -50 -5 0 1 0 N
S -100 105 -50 95 0 1 0 N
S -100 150 100 -150 0 1 0 N
S 50 -95 100 -105 0 1 0 N
S 50 5 100 -5 0 1 0 N
S 50 105 100 95 0 1 0 N
X P1 1 -250 100 150 R 50 50 1 1 P
X P2 2 250 100 150 L 50 50 1 1 P
X P3 3 -250 0 150 R 50 50 1 1 P
X P4 4 250 0 150 L 50 50 1 1 P
X P5 5 -250 -100 150 R 50 50 1 1 P
X P6 6 250 -100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Crystal
#
DEF Crystal Y 0 40 N N 1 F N
F0 "Y" 0 150 50 H V C CNN
F1 "Crystal" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Crystal_*
$ENDFPLIST
DRAW
S -50 100 50 -100 0 1 12 N
P 2 0 1 12  -100 -50  -100 50 N
P 2 0 1 12  100 -50  100 50 N
X 1 1 -150 0 50 R 40 40 1 1 P
X 2 2 150 0 50 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# FA_128_
#
DEF FA_128_ U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "FA_128_" 0 -250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 100 200 -150 0 1 0 N
X 1 1 -250 50 50 R 50 50 1 1 P
X GND 2 -250 -100 50 R 50 50 1 1 W
X 3 3 250 50 50 L 50 50 1 1 B
X GND 4 250 -100 50 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0  0 0  0 -50  50 -50  0 -100  -50 -50  0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# INDUCTOR
#
DEF INDUCTOR L 0 40 N N 1 F N
F0 "L" -50 0 50 V V C CNN
F1 "INDUCTOR" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
A 0 -150 50 -889 889 0 1 0 N 1 -199 1 -100
A 0 -49 51 -889 889 0 1 0 N 1 -99 1 2
A 0 51 51 -889 889 0 1 0 N 1 1 1 102
A 0 148 48 -889 889 0 1 0 N 1 101 1 196
X 1 1 0 300 100 D 50 50 1 1 P
X 2 2 0 -300 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# OPA320
#
DEF OPA320 U 0 20 Y Y 1 F N
F0 "U" 50 200 50 H V C CNN
F1 "OPA320" 200 -200 50 H V C CNN
F2 "SOT23-5" -50 -300 50 H V L CNN
F3 "" 50 200 50 H V C CNN
DRAW
P 4 0 1 10  -200 200  200 0  -200 -200  -200 200 f
X OUT 1 300 0 100 L 50 50 1 1 O
X V- 2 -100 -300 150 U 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X - 4 -300 -100 100 R 50 50 1 1 I
X V+ 5 -100 300 150 D 50 50 1 1 I
ENDDRAW
ENDDEF
#
# PWR_FLAG
#
DEF PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 95 50 H I C CNN
F1 "PWR_FLAG" 0 180 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
X pwr 1 0 0 0 U 50 50 0 0 w
P 6 0 1 0  0 0  0 50  -75 100  0 150  75 100  0 50 N
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 R_*
 Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# RF5110G
#
DEF RF5110G U 0 40 Y Y 1 F N
F0 "U" 0 100 60 H V C CNN
F1 "RF5110G" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -550 -550 550 550 0 1 0 N
X VCC1 1 -750 150 200 R 50 50 1 1 P
X GND1 2 -750 50 200 R 50 50 1 1 W
X RF_IN 3 -750 -50 200 R 50 50 1 1 I
X GND2 4 -750 -150 200 R 50 50 1 1 W
X VCC2 5 -150 -750 200 U 50 50 1 1 P
X VCC2 6 -50 -750 200 U 50 50 1 1 P
X NC 7 50 -750 200 U 50 50 1 1 N
X 2F0 8 150 -750 200 U 50 50 1 1 P
X RF_OUT 9 750 -150 200 L 50 50 1 1 B
X RF_OUT 10 750 -50 200 L 50 50 1 1 B
X RF_OUT 11 750 50 200 L 50 50 1 1 B
X RF_OUT 12 750 150 200 L 50 50 1 1 B
X NC 13 150 750 200 D 50 50 1 1 N
X VCC 14 50 750 200 D 50 50 1 1 W
X APC2 15 -50 750 200 D 50 50 1 1 B
X APC1 16 -150 750 200 D 50 50 1 1 B
X GND 17 -400 750 200 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
# SMA
#
DEF SMA J 0 40 N N 1 F N
F0 "J" 125 315 60 H V C CNN
F1 "SMA" 190 240 60 H V C CNN
F2 "SMA" 175 170 50 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
A -27 301 76 -884 -1639 0 1 0 N -25 225 -100 280
A -25 300 75 -899 899 0 1 0 N -25 225 -25 375
A -24 297 78 907 1666 0 1 0 N -25 375 -100 315
C -25 300 25 0 1 0 F
X RF 1 -150 300 100 R 0 0 1 1 P
X GND1 2 -100 100 100 U 0 0 1 1 W
X GND2 3 -50 100 100 U 0 0 1 1 W
X GND3 4 0 100 100 U 0 0 1 1 W
X GND4 5 50 100 100 U 0 0 1 1 W
ENDDRAW
ENDDEF
#
# STM32F407VG
#
DEF STM32F407VG U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "STM32F407VG" 0 100 60 H V C CNN
F2 "TQFP100" 0 -100 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -4700 -2700 4700 2700 0 1 0 f
X PE2/TRACECLK/FSMC_A23/ETH_MII_TXD3/EVENTOUT 1 5000 2350 300 L 50 50 1 1 I
X PE3/TRACED0/FSMC_A19/EVENTOUT 2 5000 2250 300 L 50 50 1 1 I
X PE4/TRACED1/FSMC_A20/DCMI_D4/EVENTOUT 3 5000 2150 300 L 50 50 1 1 I
X PE5/TRACED2/FSMC_A21/TIM9_CH1/DCMI_D6/EVENTOUT 4 5000 2050 300 L 50 50 1 1 I
X PE6/TRACED3_/_FSMC_A22/TIM9_CH2/DCMI_D7/EVENTOUT 5 5000 1950 300 L 50 50 1 1 I
X VBAT 6 1250 3000 300 D 50 50 1 1 I
X PC13/EVENTOUT 7 5000 -2350 300 L 50 50 1 1 I
X PC14/OSC32_IN/EVENTOUT 8 5000 -2450 300 L 50 50 1 1 I
X PC15/OSC32_OUT/EVENTOUT 9 5000 -2550 300 L 50 50 1 1 I
X VSS 10 -200 -3000 300 U 50 50 1 1 I
X VSSA 20 -400 -3000 300 U 50 50 1 1 I
X PA5/SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CHIN/EVENTOUT 30 -5000 250 300 R 50 50 1 1 O
X PE9/FSMC_D6/TIM1_CH1/EVENTOUT 40 5000 1650 300 L 50 50 1 1 O
X VDD 50 150 3000 300 D 50 50 1 1 I
X PD13/FSMC_A18/TIM4_CH2/EVENTOUT 60 5000 -550 300 L 50 50 1 1 I
X PA11/USART1_CTS/CAN1_RX/TIM1_CH4_/OTG_FS_DM/EVENTOUT 70 -5000 -350 300 R 50 50 1 1 I
X PC12/UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK/EVENTOUT 80 5000 -2250 300 L 50 50 1 1 I
X PB4/NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD/EVENTOUT 90 -5000 -1450 300 R 50 50 1 1 I
X VDD 11 -750 3000 300 D 50 50 1 1 I
X VREF+ 21 -2250 3000 300 D 50 50 1 1 I
X PA6/SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN/EVENTOUT 31 -5000 150 300 R 50 50 1 1 I
X PE10/FSMC_D7/TIM1_CH2N/EVENTOUT 41 5000 1550 300 L 50 50 1 1 I
X PB12/SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ID/EVENTOUT 51 -5000 -2250 300 R 50 50 1 1 O
X PD14/FSMC_D0/TIM4_CH3/EVENTOUT/_EVENTOUT 61 5000 -650 300 L 50 50 1 1 I
X PA12/USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP/EVENTOUT 71 -5000 -450 300 R 50 50 1 1 I
X PD0/FSMC_D2/CAN1_RX/EVENTOUT 81 5000 750 300 L 50 50 1 1 I
X PB5/I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD/EVENTOUT 91 -5000 -1550 300 R 50 50 1 1 O
X PH0/OSC_IN/EVENTOUT 12 -5000 2150 300 R 50 50 1 1 I
X VDDA 22 -1750 3000 300 D 50 50 1 1 I
X PA7/SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/ETH_MII_RX_DV/TIM1_CH1N/RMII_CRS_DV/EVENTOUT 32 -5000 50 300 R 50 50 1 1 O
X PE11/FSMC_D8/TIM1_CH2/EVENTOUT 42 5000 1450 300 L 50 50 1 1 I
X PB13/SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6/ETH_RMII_TXD1/ETH_MII_TXD1/EVENTOUT 52 -5000 -2350 300 R 50 50 1 1 O
X PD15/FSMC_D1/TIM4_CH4/EVENTOUT 62 5000 -750 300 L 50 50 1 1 I
X PA13/JTMS/SWDIO/EVENTOUT 72 -5000 -550 300 R 50 50 1 1 I
X PD1/FSMC_D3/CAN1_TX/EVENTOUT 82 5000 650 300 L 50 50 1 1 I
X PB6/I2C1_SCL/TIM4_CH1/CAN2_TX/DCMI_D5/USART1_TX/EVENTOUT 92 -5000 -1650 300 R 50 50 1 1 I
X PH1/OSC_OUT/EVENTOUT 13 -5000 1550 300 R 50 50 1 1 I
X PA0/WKUP/USART2_CTS/UART4_TX/ETH_MII_CRS_/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/EVENTOUT 23 -5000 750 300 R 50 50 1 1 I
X PC4/ETH_RMII_RX_D0/ETH_MII_RX_D0/EVENTOUT 33 5000 -1450 300 L 50 50 1 1 I
X PE12/FSMC_D9/TIM1_CH3N/EVENTOUT 43 5000 1350 300 L 50 50 1 1 I
X PB14/SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD/EVENTOUT 53 -5000 -2450 300 R 50 50 1 1 I
X PC6/I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1/EVENTOUT 63 5000 -1650 300 L 50 50 1 1 I
X VCAP_2 73 1400 -3000 300 U 50 50 1 1 I
X PD2/TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/EVENTOUT 83 5000 550 300 L 50 50 1 1 I
X PB7/I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2/EVENTOUT 93 -5000 -1750 300 R 50 50 1 1 O
X NRST 14 -5000 2350 300 R 50 50 1 1 I
X PA1/USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM5_CH2/TIMM2_CH2/EVENTOUT 24 -5000 650 300 R 50 50 1 1 I
X PC5/ETH_RMII_RX_D1/ETH_MII_RX_D1/EVENTOUT 34 5000 -1550 300 L 50 50 1 1 I
X PE13/FSMC_D10/TIM1_CH3/EVENTOUT 44 5000 1250 300 L 50 50 1 1 I
X PB15/SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP/EVENTOUT 54 -5000 -2550 300 R 50 50 1 1 O
X PC7/I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2/EVENTOUT 64 5000 -1750 300 L 50 50 1 1 I
X VSS 74 200 -3000 300 U 50 50 1 1 I
X PD3/FSMC_CLK/USART2_CTS/EVENTOUT 84 5000 450 300 L 50 50 1 1 I
X BOOT0 94 -5000 2550 300 R 50 50 1 1 W
X PC0/OTG_HS_ULPI_STP/EVENTOUT 15 5000 -1050 300 L 50 50 1 1 I
X PA2/USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO/EVENTOUT 25 -5000 550 300 R 50 50 1 1 I
X PB0/TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/TIM1_CH2N/EVENTOUT 35 -5000 -1050 300 R 50 50 1 1 I
X PE14/FSMC_D11/TIM1_CH4/EVENTOUT 45 5000 1150 300 L 50 50 1 1 I
X PD8/FSMC_D13/USART3_TX/EVENTOUT 55 5000 -50 300 L 50 50 1 1 I
X PC8/TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2/EVENTOUT 65 5000 -1850 300 L 50 50 1 1 I
X VDD 75 450 3000 300 D 50 50 1 1 I
X PD4/FSMC_NOE/USART2_RTS/EVENTOUT 85 5000 350 300 L 50 50 1 1 I
X PB8/TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/ETH_MII_TXD3/I2C1_SCL/CAN1_RX/EVENTOUT 95 -5000 -1850 300 R 50 50 1 1 I
X PC1/ETH_MDC/_EVENTOUT 16 5000 -1150 300 L 50 50 1 1 I
X PA3/USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ETH_MII_COL/EVENTOUT 26 -5000 450 300 R 50 50 1 1 I
X PB1/TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/OTG_HS_INTN/TIM1_CH3N/EVENTOUT 36 -5000 -1150 300 R 50 50 1 1 O
X PE15/FSMC_D12/TIM1_BKIN/EVENTOUT 46 5000 1050 300 L 50 50 1 1 O
X PD9/FSMC_D14/USART3_RX/EVENTOUT 56 5000 -150 300 L 50 50 1 1 I
X PC9/I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4/EVENTOUT 66 5000 -1950 300 L 50 50 1 1 O
X PA14/JTCK/SWCLK/EVENTOUT 76 -5000 -650 300 R 50 50 1 1 I
X PD5/FSMC_NWE/USART2_TX/EVENTOUT 86 5000 250 300 L 50 50 1 1 I
X PB9/SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX/EVENTOUT 96 -5000 -1950 300 R 50 50 1 1 I
X PC2/SPI2_MISO/OTG_HS_ULPI_DIR/ETH_MII_TXD2/I2S2ext_SD/EVENTOUT 17 5000 -1250 300 L 50 50 1 1 I
X VSS 27 0 -3000 300 U 50 50 1 1 I
X PB2/BOOT1/EVENTOUT 37 -5000 -1250 300 R 50 50 1 1 I
X PB10/SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/TIM2_CH3/EVENTOUT 47 -5000 -2050 300 R 50 50 1 1 I
X PD10/FSMC_D15/USART3_CK/EVENTOUT 57 5000 -250 300 L 50 50 1 1 I
X PA8/MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF/EVENTOUT 67 -5000 -50 300 R 50 50 1 1 I
X PA15/JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS/EVENTOUT 77 -5000 -750 300 R 50 50 1 1 O
X PD6/FSMC_NWAIT/USART2_RX/EVENTOUT 87 5000 150 300 L 50 50 1 1 I
X PE0/TIM4_ETR/FSMC_NBL0/DCMI_D2/EVENTOUT 97 5000 2550 300 L 50 50 1 1 I
X PC3/SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/EVENTOUT 18 5000 -1350 300 L 50 50 1 1 I
X VDD 28 -150 3000 300 D 50 50 1 1 I
X PE7/FSMC_D4/TIM1_ETR/EVENTOUT 38 5000 1850 300 L 50 50 1 1 O
X PB11/I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/ETH_MII_TX_EN/TIM2_CH4/EVENTOUT 48 -5000 -2150 300 R 50 50 1 1 I
X PD11/FSMC_CLE/FSMC_A16/USART3_CTS/EVENTOUT 58 5000 -350 300 L 50 50 1 1 I
X PA9/USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0/EVENTOUT 68 -5000 -150 300 R 50 50 1 1 I
X PC10/SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX/EVENTOUT 78 5000 -2050 300 L 50 50 1 1 O
X PD7/USART2_CK/FSMC_NE1/FSMC_NCE2/EVENTOUT 88 5000 50 300 L 50 50 1 1 I
X PE1/FSMC_NBL1/DCMI_D3/EVENTOUT 98 5000 2450 300 L 50 50 1 1 I
X VDD 19 -450 3000 300 D 50 50 1 1 I
X PA4/SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS/EVENTOUT 29 -5000 350 300 R 50 50 1 1 O
X PE8/FSMC_D5/TIM1_CH1N/EVENTOUT 39 5000 1750 300 L 50 50 1 1 I
X VCAP_1 49 900 -3000 300 U 50 50 1 1 I
X PD12/FSMC_ALE/FSMC_A17/TIM4_CH1/USART3_RTS/EVENTOUT 59 5000 -450 300 L 50 50 1 1 I
X PA10/USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1/EVENTOUT 69 -5000 -250 300 R 50 50 1 1 O
X PC11/UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3ext_SD/EVENTOUT 79 5000 -2150 300 L 50 50 1 1 I
X PB3/JTDO/TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK/EVENTOUT 89 -5000 -1350 300 R 50 50 1 1 O
X VSS 99 400 -3000 300 U 50 50 1 1 I
X VDD 100 750 3000 300 D 50 50 1 1 I
ENDDRAW
ENDDEF
#
# TEST_1P
#
DEF TEST_1P W 0 30 N N 1 F N
F0 "W" 0 270 50 H V C CNN
F1 "TEST_1P" 0 200 50 H V C CNN
F2 "" 200 0 50 H V C CNN
F3 "" 200 0 50 H V C CNN
DRAW
C 0 130 30 0 1 0 N
X 1 1 0 0 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# TPS79930
#
DEF TPS79930 U 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V C CNN
F1 "TPS79930" 0 350 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -250 250 250 -250 0 1 0 N
X IN 1 -450 150 200 R 50 50 1 1 W
X GND 2 0 -450 200 U 50 50 1 1 W
X EN 3 -450 0 200 R 50 50 1 1 W
X NR 4 -450 -150 200 R 50 50 1 1 P
X OUT 5 450 150 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# TXCO_TG_5021CG
#
DEF TXCO_TG_5021CG U 0 40 Y Y 1 F N
F0 "U" 0 50 60 H V C CNN
F1 "TXCO_TG_5021CG" -50 250 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 -100 -200 100 0 1 0 N
S -200 100 -200 150 0 1 0 N
S 200 -100 -200 -100 0 1 0 N
S 200 150 -200 150 0 1 0 N
S 200 150 200 -100 0 1 0 N
X N.C 1 -250 100 50 R 40 40 1 1 N
X GND 2 -250 -50 50 R 40 40 1 1 W
X OUT 3 250 -50 50 L 40 40 1 1 B
X VCC 4 250 100 50 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# VDD
#
DEF VDD #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "VDD" 0 150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
C 0 75 25 0 1 0 N
P 2 0 1 0  0 0  0 50 N
X VDD 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
