Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5842e62a69cb480e94036018fb2d06ef --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot digital_clock_tb_behav xil_defaultlib.digital_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port hrs_out on this module [C:/Users/marwi/Desktop/Code/361/final_project/draft2/draft2.srcs/sim_1/new/digital_clock_tb.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.digital_clock
Compiling module xil_defaultlib.digital_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot digital_clock_tb_behav
