Analysis & Synthesis report for cpu0
Thu May 30 13:21:09 2024
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu May 30 13:21:09 2024        ;
; Quartus II 64-Bit Version   ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; cpu0                                     ;
; Top-level Entity Name       ; cpu0                                     ;
; Family                      ; Cyclone                                  ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                          ; cpu0               ; cpu0               ;
; Family name                                                    ; Cyclone            ; Stratix            ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Maximum Number of M512 Memory Blocks                           ; -1                 ; -1                 ;
; Maximum Number of M4K/M9K Memory Blocks                        ; -1                 ; -1                 ;
; Maximum Number of M-RAM/M144K Memory Blocks                    ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; cpu0.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf       ;
; controller.vhd                   ; yes             ; User VHDL File                     ; C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu May 30 13:21:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0
Info: Found 2 design units, including 1 entities, in source file asynram.vhd
    Info: Found design unit 1: asynram-rtl
    Info: Found entity 1: asynram
Info: Found 2 design units, including 1 entities, in source file regfile.vhd
    Info: Found design unit 1: regfile-struct
    Info: Found entity 1: regfile
Info: Found 1 design units, including 1 entities, in source file cpu0.bdf
    Info: Found entity 1: cpu0
Info: Found 6 design units, including 3 entities, in source file alu.vhd
    Info: Found design unit 1: alu-behavioral
    Info: Found design unit 2: adder8bit-structure
    Info: Found design unit 3: fa-b_fa
    Info: Found entity 1: alu
    Info: Found entity 2: adder8bit
    Info: Found entity 3: fa
Info: Found 2 design units, including 1 entities, in source file ar.vhd
    Info: Found design unit 1: ar-behave
    Info: Found entity 1: ar
Info: Found 2 design units, including 1 entities, in source file bus_dir.vhd
    Info: Found design unit 1: bus_dir-behave
    Info: Found entity 1: bus_dir
Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd
    Info: Found design unit 1: bus_mux-behave
    Info: Found entity 1: bus_mux
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-behave
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file flag_reg.vhd
    Info: Found design unit 1: flag_reg-behave
    Info: Found entity 1: flag_reg
Info: Found 2 design units, including 1 entities, in source file ir.vhd
    Info: Found design unit 1: ir-behave
    Info: Found entity 1: ir
Info: Found 2 design units, including 1 entities, in source file pc.vhd
    Info: Found design unit 1: pc-behave
    Info: Found entity 1: pc
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: reg-behave
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file reg_mux.vhd
    Info: Found design unit 1: reg_mux-behave
    Info: Found entity 1: reg_mux
Info: Found 2 design units, including 1 entities, in source file reg_out.vhd
    Info: Found design unit 1: reg_out-behave
    Info: Found entity 1: reg_out
Info: Found 2 design units, including 1 entities, in source file reg_test.vhd
    Info: Found design unit 1: reg_test-behave
    Info: Found entity 1: reg_test
Info: Found 2 design units, including 1 entities, in source file reg_testa.vhd
    Info: Found design unit 1: reg_testa-behave
    Info: Found entity 1: reg_testa
Info: Found 2 design units, including 1 entities, in source file t1.vhd
    Info: Found design unit 1: t1-behave
    Info: Found entity 1: t1
Info: Found 2 design units, including 1 entities, in source file t2.vhd
    Info: Found design unit 1: t2-behave
    Info: Found entity 1: t2
Info: Found 2 design units, including 1 entities, in source file t3.vhd
    Info: Found design unit 1: t3-behave
    Info: Found entity 1: t3
Info: Found 2 design units, including 1 entities, in source file timer.vhd
    Info: Found design unit 1: timer-behave
    Info: Found entity 1: timer
Info: Elaborating entity "cpu0" for the top level hierarchy
Info: Elaborating entity "controller" for hierarchy "controller:inst7"
Warning (10036): Verilog HDL or VHDL warning at controller.vhd(18): object "temp2" assigned a value but never read
Error (10324): VHDL Expression error at controller.vhd(32): expression ""00"" has 2 elements ; expected 3 elements. File: C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd Line: 32
Error: Can't elaborate user hierarchy "controller:inst7"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings
    Error: Peak virtual memory: 4451 megabytes
    Error: Processing ended: Thu May 30 13:21:09 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:00


