

================================================================
== Vitis HLS Report for 'rasterization2'
================================================================
* Date:           Tue Dec 17 15:07:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.574 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    65560|  10.000 ns|  0.656 ms|    1|  65560|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_rasterization2_Pipeline_RAST2_fu_133  |rasterization2_Pipeline_RAST2  |        2|    65558|  20.000 ns|  0.656 ms|    2|  65558|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      104|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|     1712|     1425|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|       91|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     1803|     1576|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_rasterization2_Pipeline_RAST2_fu_133  |rasterization2_Pipeline_RAST2  |        0|   3|  1712|  1425|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        0|   3|  1712|  1425|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ret_V_27_fu_188_p2    |         -|   0|  0|  16|           9|           9|
    |ret_V_30_fu_203_p2    |         -|   0|  0|  16|           9|           9|
    |ret_V_33_fu_214_p2    |         -|   0|  0|  16|           9|           9|
    |ret_V_36_fu_225_p2    |         -|   0|  0|  16|           9|           9|
    |ret_V_39_fu_232_p2    |         -|   0|  0|  16|           9|           9|
    |ret_V_42_fu_239_p2    |         -|   0|  0|  16|           9|           9|
    |icmp_ln184_fu_174_p2  |      icmp|   0|  0|   8|           2|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 104|          56|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |agg_result_0_reg_122                   |   9|          2|   16|         32|
    |ap_NS_fsm                              |  20|          4|    1|          4|
    |ap_phi_mux_agg_result_0_phi_fu_126_p4  |   9|          2|   16|         32|
    |ap_return                              |   9|          2|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  47|         10|   49|        100|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |agg_result_0_reg_122                                   |  16|   0|   16|          0|
    |ap_CS_fsm                                              |   3|   0|    3|          0|
    |ap_return_preg                                         |  16|   0|   16|          0|
    |grp_rasterization2_Pipeline_RAST2_fu_133_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln184_reg_311                                     |   1|   0|    1|          0|
    |ret_V_27_reg_315                                       |   9|   0|    9|          0|
    |ret_V_30_reg_320                                       |   9|   0|    9|          0|
    |ret_V_33_reg_325                                       |   9|   0|    9|          0|
    |ret_V_36_reg_330                                       |   9|   0|    9|          0|
    |ret_V_39_reg_335                                       |   9|   0|    9|          0|
    |ret_V_42_reg_340                                       |   9|   0|    9|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  91|   0|   91|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       rasterization2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       rasterization2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       rasterization2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       rasterization2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       rasterization2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       rasterization2|  return value|
|ap_return                 |  out|   16|  ap_ctrl_hs|       rasterization2|  return value|
|flag                      |   in|    2|     ap_none|                 flag|        scalar|
|p_read1                   |   in|    8|     ap_none|              p_read1|        scalar|
|p_read2                   |   in|    8|     ap_none|              p_read2|        scalar|
|p_read3                   |   in|    8|     ap_none|              p_read3|        scalar|
|p_read4                   |   in|   16|     ap_none|              p_read4|        scalar|
|triangle_2d_same_x0       |   in|    8|     ap_none|  triangle_2d_same_x0|        scalar|
|triangle_2d_same_y0       |   in|    8|     ap_none|  triangle_2d_same_y0|        scalar|
|triangle_2d_same_x1       |   in|    8|     ap_none|  triangle_2d_same_x1|        scalar|
|triangle_2d_same_y1       |   in|    8|     ap_none|  triangle_2d_same_y1|        scalar|
|triangle_2d_same_x2       |   in|    8|     ap_none|  triangle_2d_same_x2|        scalar|
|triangle_2d_same_y2       |   in|    8|     ap_none|  triangle_2d_same_y2|        scalar|
|triangle_2d_same_z        |   in|    8|     ap_none|   triangle_2d_same_z|        scalar|
|fragment2_x_address0      |  out|    9|   ap_memory|          fragment2_x|         array|
|fragment2_x_ce0           |  out|    1|   ap_memory|          fragment2_x|         array|
|fragment2_x_we0           |  out|    1|   ap_memory|          fragment2_x|         array|
|fragment2_x_d0            |  out|    8|   ap_memory|          fragment2_x|         array|
|fragment2_y_address0      |  out|    9|   ap_memory|          fragment2_y|         array|
|fragment2_y_ce0           |  out|    1|   ap_memory|          fragment2_y|         array|
|fragment2_y_we0           |  out|    1|   ap_memory|          fragment2_y|         array|
|fragment2_y_d0            |  out|    8|   ap_memory|          fragment2_y|         array|
|fragment2_z_address0      |  out|    9|   ap_memory|          fragment2_z|         array|
|fragment2_z_ce0           |  out|    1|   ap_memory|          fragment2_z|         array|
|fragment2_z_we0           |  out|    1|   ap_memory|          fragment2_z|         array|
|fragment2_z_d0            |  out|    8|   ap_memory|          fragment2_z|         array|
|fragment2_color_address0  |  out|    9|   ap_memory|      fragment2_color|         array|
|fragment2_color_ce0       |  out|    1|   ap_memory|      fragment2_color|         array|
|fragment2_color_we0       |  out|    1|   ap_memory|      fragment2_color|         array|
|fragment2_color_d0        |  out|    6|   ap_memory|      fragment2_color|         array|
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%triangle_2d_same_z_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_z"   --->   Operation 4 'read' 'triangle_2d_same_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y2"   --->   Operation 5 'read' 'triangle_2d_same_y2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x2"   --->   Operation 6 'read' 'triangle_2d_same_x2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y1"   --->   Operation 7 'read' 'triangle_2d_same_y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x1"   --->   Operation 8 'read' 'triangle_2d_same_x1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y0"   --->   Operation 9 'read' 'triangle_2d_same_y0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x0"   --->   Operation 10 'read' 'triangle_2d_same_x0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 11 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%flag_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %flag"   --->   Operation 15 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_V_loc = alloca i64 1"   --->   Operation 16 'alloca' 'i_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.34ns)   --->   "%icmp_ln184 = icmp_eq  i2 %flag_read, i2 0" [rendering.cpp:184]   --->   Operation 17 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %return, void %RAST2" [rendering.cpp:184]   --->   Operation 18 'br' 'br_ln184' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_cast = zext i8 %triangle_2d_same_y1_read"   --->   Operation 19 'zext' 'triangle_2d_same_y1_cast' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_cast = zext i8 %triangle_2d_same_y0_read"   --->   Operation 20 'zext' 'triangle_2d_same_y0_cast' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%ret_V_27 = sub i9 %triangle_2d_same_y1_cast, i9 %triangle_2d_same_y0_cast"   --->   Operation 21 'sub' 'ret_V_27' <Predicate = (icmp_ln184)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_cast = zext i8 %triangle_2d_same_x1_read"   --->   Operation 22 'zext' 'triangle_2d_same_x1_cast' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_cast = zext i8 %triangle_2d_same_x0_read"   --->   Operation 23 'zext' 'triangle_2d_same_x0_cast' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%ret_V_30 = sub i9 %triangle_2d_same_x1_cast, i9 %triangle_2d_same_x0_cast"   --->   Operation 24 'sub' 'ret_V_30' <Predicate = (icmp_ln184)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_cast = zext i8 %triangle_2d_same_y2_read"   --->   Operation 25 'zext' 'triangle_2d_same_y2_cast' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%ret_V_33 = sub i9 %triangle_2d_same_y2_cast, i9 %triangle_2d_same_y1_cast"   --->   Operation 26 'sub' 'ret_V_33' <Predicate = (icmp_ln184)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_cast = zext i8 %triangle_2d_same_x2_read"   --->   Operation 27 'zext' 'triangle_2d_same_x2_cast' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%ret_V_36 = sub i9 %triangle_2d_same_x2_cast, i9 %triangle_2d_same_x1_cast"   --->   Operation 28 'sub' 'ret_V_36' <Predicate = (icmp_ln184)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%ret_V_39 = sub i9 %triangle_2d_same_y0_cast, i9 %triangle_2d_same_y2_cast"   --->   Operation 29 'sub' 'ret_V_39' <Predicate = (icmp_ln184)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%ret_V_42 = sub i9 %triangle_2d_same_x0_cast, i9 %triangle_2d_same_x2_cast"   --->   Operation 30 'sub' 'ret_V_42' <Predicate = (icmp_ln184)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (1.16ns)   --->   "%call_ln0 = call void @rasterization2_Pipeline_RAST2, i16 %p_read, i8 %p_read_4, i8 %p_read_6, i8 %p_read_5, i8 %triangle_2d_same_x0_read, i9 %ret_V_27, i8 %triangle_2d_same_y0_read, i9 %ret_V_30, i8 %triangle_2d_same_x1_read, i9 %ret_V_33, i8 %triangle_2d_same_y1_read, i9 %ret_V_36, i8 %triangle_2d_same_x2_read, i9 %ret_V_39, i8 %triangle_2d_same_y2_read, i9 %ret_V_42, i8 %fragment2_x, i8 %fragment2_y, i8 %fragment2_z, i8 %triangle_2d_same_z_read, i6 %fragment2_color, i16 %i_V_loc"   --->   Operation 31 'call' 'call_ln0' <Predicate = (icmp_ln184)> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rasterization2_Pipeline_RAST2, i16 %p_read, i8 %p_read_4, i8 %p_read_6, i8 %p_read_5, i8 %triangle_2d_same_x0_read, i9 %ret_V_27, i8 %triangle_2d_same_y0_read, i9 %ret_V_30, i8 %triangle_2d_same_x1_read, i9 %ret_V_33, i8 %triangle_2d_same_y1_read, i9 %ret_V_36, i8 %triangle_2d_same_x2_read, i9 %ret_V_39, i8 %triangle_2d_same_y2_read, i9 %ret_V_42, i8 %fragment2_x, i8 %fragment2_y, i8 %fragment2_z, i8 %triangle_2d_same_z_read, i6 %fragment2_color, i16 %i_V_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_V_loc_load = load i16 %i_V_loc"   --->   Operation 33 'load' 'i_V_loc_load' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln0 = br void %return"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln184)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i16 %i_V_loc_load, void %RAST2, i16 0, void %entry"   --->   Operation 35 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln208 = ret i16 %agg_result_0" [rendering.cpp:208]   --->   Operation 36 'ret' 'ret_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_x0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_y0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_x1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_y1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_x2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_y2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_same_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fragment2_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fragment2_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fragment2_z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fragment2_color]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
triangle_2d_same_z_read  (read  ) [ 0010]
triangle_2d_same_y2_read (read  ) [ 0010]
triangle_2d_same_x2_read (read  ) [ 0010]
triangle_2d_same_y1_read (read  ) [ 0010]
triangle_2d_same_x1_read (read  ) [ 0010]
triangle_2d_same_y0_read (read  ) [ 0010]
triangle_2d_same_x0_read (read  ) [ 0010]
p_read                   (read  ) [ 0010]
p_read_4                 (read  ) [ 0010]
p_read_5                 (read  ) [ 0010]
p_read_6                 (read  ) [ 0010]
flag_read                (read  ) [ 0000]
i_V_loc                  (alloca) [ 0111]
icmp_ln184               (icmp  ) [ 0111]
br_ln184                 (br    ) [ 0111]
triangle_2d_same_y1_cast (zext  ) [ 0000]
triangle_2d_same_y0_cast (zext  ) [ 0000]
ret_V_27                 (sub   ) [ 0010]
triangle_2d_same_x1_cast (zext  ) [ 0000]
triangle_2d_same_x0_cast (zext  ) [ 0000]
ret_V_30                 (sub   ) [ 0010]
triangle_2d_same_y2_cast (zext  ) [ 0000]
ret_V_33                 (sub   ) [ 0010]
triangle_2d_same_x2_cast (zext  ) [ 0000]
ret_V_36                 (sub   ) [ 0010]
ret_V_39                 (sub   ) [ 0010]
ret_V_42                 (sub   ) [ 0010]
call_ln0                 (call  ) [ 0000]
i_V_loc_load             (load  ) [ 0000]
br_ln0                   (br    ) [ 0000]
agg_result_0             (phi   ) [ 0001]
ret_ln208                (ret   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flag">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="triangle_2d_same_x0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_x0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="triangle_2d_same_y0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_y0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="triangle_2d_same_x1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_x1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="triangle_2d_same_y1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_y1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="triangle_2d_same_x2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_x2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="triangle_2d_same_y2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_y2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="triangle_2d_same_z">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_same_z"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fragment2_x">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fragment2_y">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fragment2_z">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fragment2_color">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fragment2_color"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization2_Pipeline_RAST2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_V_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="triangle_2d_same_z_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_z_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="triangle_2d_same_y2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_y2_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="triangle_2d_same_x2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_x2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="triangle_2d_same_y1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_y1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="triangle_2d_same_x1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_x1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="triangle_2d_same_y0_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_y0_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="triangle_2d_same_x0_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_same_x0_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_4_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_5_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_6_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="flag_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_read/1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="agg_result_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="2"/>
<pin id="124" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="agg_result_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="2"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_0/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_rasterization2_Pipeline_RAST2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="0" index="3" bw="8" slack="0"/>
<pin id="138" dir="0" index="4" bw="8" slack="0"/>
<pin id="139" dir="0" index="5" bw="8" slack="0"/>
<pin id="140" dir="0" index="6" bw="9" slack="0"/>
<pin id="141" dir="0" index="7" bw="8" slack="0"/>
<pin id="142" dir="0" index="8" bw="9" slack="0"/>
<pin id="143" dir="0" index="9" bw="8" slack="0"/>
<pin id="144" dir="0" index="10" bw="9" slack="0"/>
<pin id="145" dir="0" index="11" bw="8" slack="0"/>
<pin id="146" dir="0" index="12" bw="9" slack="0"/>
<pin id="147" dir="0" index="13" bw="8" slack="0"/>
<pin id="148" dir="0" index="14" bw="9" slack="0"/>
<pin id="149" dir="0" index="15" bw="8" slack="0"/>
<pin id="150" dir="0" index="16" bw="9" slack="0"/>
<pin id="151" dir="0" index="17" bw="8" slack="0"/>
<pin id="152" dir="0" index="18" bw="8" slack="0"/>
<pin id="153" dir="0" index="19" bw="8" slack="0"/>
<pin id="154" dir="0" index="20" bw="8" slack="0"/>
<pin id="155" dir="0" index="21" bw="6" slack="0"/>
<pin id="156" dir="0" index="22" bw="16" slack="0"/>
<pin id="157" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln184_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="triangle_2d_same_y1_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_y1_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="triangle_2d_same_y0_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_y0_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ret_V_27_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_27/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="triangle_2d_same_x1_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_x1_cast/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="triangle_2d_same_x0_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_x0_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="ret_V_30_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_30/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="triangle_2d_same_y2_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_y2_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="ret_V_33_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_33/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="triangle_2d_same_x2_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="triangle_2d_same_x2_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="ret_V_36_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ret_V_39_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_39/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="ret_V_42_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_42/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_V_loc_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="2"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_loc_load/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="triangle_2d_same_z_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_z_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="triangle_2d_same_y2_read_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y2_read "/>
</bind>
</comp>

<comp id="260" class="1005" name="triangle_2d_same_x2_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x2_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="triangle_2d_same_y1_read_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y1_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="triangle_2d_same_x1_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x1_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="triangle_2d_same_y0_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y0_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="triangle_2d_same_x0_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x0_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="p_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="1"/>
<pin id="287" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="290" class="1005" name="p_read_4_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="p_read_5_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_read_6_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_V_loc_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V_loc "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln184_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln184 "/>
</bind>
</comp>

<comp id="315" class="1005" name="ret_V_27_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="1"/>
<pin id="317" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_27 "/>
</bind>
</comp>

<comp id="320" class="1005" name="ret_V_30_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="1"/>
<pin id="322" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="325" class="1005" name="ret_V_33_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_33 "/>
</bind>
</comp>

<comp id="330" class="1005" name="ret_V_36_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="1"/>
<pin id="332" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_36 "/>
</bind>
</comp>

<comp id="335" class="1005" name="ret_V_39_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="1"/>
<pin id="337" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_39 "/>
</bind>
</comp>

<comp id="340" class="1005" name="ret_V_42_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="1"/>
<pin id="342" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="159"><net_src comp="92" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="160"><net_src comp="98" pin="2"/><net_sink comp="133" pin=2"/></net>

<net id="161"><net_src comp="110" pin="2"/><net_sink comp="133" pin=3"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="133" pin=4"/></net>

<net id="163"><net_src comp="86" pin="2"/><net_sink comp="133" pin=5"/></net>

<net id="164"><net_src comp="80" pin="2"/><net_sink comp="133" pin=7"/></net>

<net id="165"><net_src comp="74" pin="2"/><net_sink comp="133" pin=9"/></net>

<net id="166"><net_src comp="68" pin="2"/><net_sink comp="133" pin=11"/></net>

<net id="167"><net_src comp="62" pin="2"/><net_sink comp="133" pin=13"/></net>

<net id="168"><net_src comp="56" pin="2"/><net_sink comp="133" pin=15"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="133" pin=17"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="133" pin=18"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="133" pin=19"/></net>

<net id="172"><net_src comp="50" pin="2"/><net_sink comp="133" pin=20"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="133" pin=21"/></net>

<net id="178"><net_src comp="116" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="68" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="80" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="133" pin=6"/></net>

<net id="198"><net_src comp="74" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="86" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="195" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="2"/><net_sink comp="133" pin=8"/></net>

<net id="213"><net_src comp="56" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="180" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="2"/><net_sink comp="133" pin=10"/></net>

<net id="224"><net_src comp="62" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="195" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="2"/><net_sink comp="133" pin=12"/></net>

<net id="236"><net_src comp="184" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="210" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="2"/><net_sink comp="133" pin=14"/></net>

<net id="243"><net_src comp="199" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="221" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="239" pin="2"/><net_sink comp="133" pin=16"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="253"><net_src comp="50" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="133" pin=20"/></net>

<net id="258"><net_src comp="56" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="133" pin=15"/></net>

<net id="263"><net_src comp="62" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="133" pin=13"/></net>

<net id="268"><net_src comp="68" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="133" pin=11"/></net>

<net id="273"><net_src comp="74" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="133" pin=9"/></net>

<net id="278"><net_src comp="80" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="133" pin=7"/></net>

<net id="283"><net_src comp="86" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="133" pin=5"/></net>

<net id="288"><net_src comp="92" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="293"><net_src comp="98" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="298"><net_src comp="104" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="303"><net_src comp="110" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="308"><net_src comp="46" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="133" pin=22"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="314"><net_src comp="174" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="188" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="133" pin=6"/></net>

<net id="323"><net_src comp="203" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="133" pin=8"/></net>

<net id="328"><net_src comp="214" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="133" pin=10"/></net>

<net id="333"><net_src comp="225" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="133" pin=12"/></net>

<net id="338"><net_src comp="232" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="133" pin=14"/></net>

<net id="343"><net_src comp="239" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="133" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fragment2_x | {1 2 }
	Port: fragment2_y | {1 2 }
	Port: fragment2_z | {1 2 }
	Port: fragment2_color | {1 2 }
 - Input state : 
	Port: rasterization2 : flag | {1 }
	Port: rasterization2 : p_read1 | {1 }
	Port: rasterization2 : p_read2 | {1 }
	Port: rasterization2 : p_read3 | {1 }
	Port: rasterization2 : p_read4 | {1 }
	Port: rasterization2 : triangle_2d_same_x0 | {1 }
	Port: rasterization2 : triangle_2d_same_y0 | {1 }
	Port: rasterization2 : triangle_2d_same_x1 | {1 }
	Port: rasterization2 : triangle_2d_same_y1 | {1 }
	Port: rasterization2 : triangle_2d_same_x2 | {1 }
	Port: rasterization2 : triangle_2d_same_y2 | {1 }
	Port: rasterization2 : triangle_2d_same_z | {1 }
  - Chain level:
	State 1
		br_ln184 : 1
		ret_V_27 : 1
		ret_V_30 : 1
		ret_V_33 : 1
		ret_V_36 : 1
		ret_V_39 : 1
		ret_V_42 : 1
		call_ln0 : 2
	State 2
	State 3
		agg_result_0 : 1
		ret_ln208 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_rasterization2_Pipeline_RAST2_fu_133 |    3    | 2.80757 |   1645  |   1354  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              ret_V_27_fu_188             |    0    |    0    |    0    |    15   |
|          |              ret_V_30_fu_203             |    0    |    0    |    0    |    15   |
|    sub   |              ret_V_33_fu_214             |    0    |    0    |    0    |    15   |
|          |              ret_V_36_fu_225             |    0    |    0    |    0    |    15   |
|          |              ret_V_39_fu_232             |    0    |    0    |    0    |    15   |
|          |              ret_V_42_fu_239             |    0    |    0    |    0    |    15   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   icmp   |             icmp_ln184_fu_174            |    0    |    0    |    0    |    8    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |    triangle_2d_same_z_read_read_fu_50    |    0    |    0    |    0    |    0    |
|          |    triangle_2d_same_y2_read_read_fu_56   |    0    |    0    |    0    |    0    |
|          |    triangle_2d_same_x2_read_read_fu_62   |    0    |    0    |    0    |    0    |
|          |    triangle_2d_same_y1_read_read_fu_68   |    0    |    0    |    0    |    0    |
|          |    triangle_2d_same_x1_read_read_fu_74   |    0    |    0    |    0    |    0    |
|   read   |    triangle_2d_same_y0_read_read_fu_80   |    0    |    0    |    0    |    0    |
|          |    triangle_2d_same_x0_read_read_fu_86   |    0    |    0    |    0    |    0    |
|          |             p_read_read_fu_92            |    0    |    0    |    0    |    0    |
|          |            p_read_4_read_fu_98           |    0    |    0    |    0    |    0    |
|          |           p_read_5_read_fu_104           |    0    |    0    |    0    |    0    |
|          |           p_read_6_read_fu_110           |    0    |    0    |    0    |    0    |
|          |           flag_read_read_fu_116          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |      triangle_2d_same_y1_cast_fu_180     |    0    |    0    |    0    |    0    |
|          |      triangle_2d_same_y0_cast_fu_184     |    0    |    0    |    0    |    0    |
|   zext   |      triangle_2d_same_x1_cast_fu_195     |    0    |    0    |    0    |    0    |
|          |      triangle_2d_same_x0_cast_fu_199     |    0    |    0    |    0    |    0    |
|          |      triangle_2d_same_y2_cast_fu_210     |    0    |    0    |    0    |    0    |
|          |      triangle_2d_same_x2_cast_fu_221     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    3    | 2.80757 |   1645  |   1452  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      agg_result_0_reg_122      |   16   |
|         i_V_loc_reg_305        |   16   |
|       icmp_ln184_reg_311       |    1   |
|        p_read_4_reg_290        |    8   |
|        p_read_5_reg_295        |    8   |
|        p_read_6_reg_300        |    8   |
|         p_read_reg_285         |   16   |
|        ret_V_27_reg_315        |    9   |
|        ret_V_30_reg_320        |    9   |
|        ret_V_33_reg_325        |    9   |
|        ret_V_36_reg_330        |    9   |
|        ret_V_39_reg_335        |    9   |
|        ret_V_42_reg_340        |    9   |
|triangle_2d_same_x0_read_reg_280|    8   |
|triangle_2d_same_x1_read_reg_270|    8   |
|triangle_2d_same_x2_read_reg_260|    8   |
|triangle_2d_same_y0_read_reg_275|    8   |
|triangle_2d_same_y1_read_reg_265|    8   |
|triangle_2d_same_y2_read_reg_255|    8   |
| triangle_2d_same_z_read_reg_250|    8   |
+--------------------------------+--------+
|              Total             |   183  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------|
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p1  |   2  |  16  |   32   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p2  |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p3  |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p4  |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p5  |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p6  |   2  |   9  |   18   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p7  |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p8  |   2  |   9  |   18   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p9  |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p10 |   2  |   9  |   18   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p11 |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p12 |   2  |   9  |   18   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p13 |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p14 |   2  |   9  |   18   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p15 |   2  |   8  |   16   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p16 |   2  |   9  |   18   ||    9    |
| grp_rasterization2_Pipeline_RAST2_fu_133 |  p20 |   2  |   8  |   16   ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                  |      |      |      |   300  ||  6.579  ||   153   |
|------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    2   |  1645  |  1452  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   153  |
|  Register |    -   |    -   |   183  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    9   |  1828  |  1605  |
+-----------+--------+--------+--------+--------+
