#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:15:42 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v(line number: 13)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 19)] Analyzing module ipm_distributed_rom_v1_3_rom32_1024b (library work)
I: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 26)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 18)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.543s wall, 0.016s user + 0.016s system = 0.031s CPU (0.6%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Elaborating module soc_demo
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 31)] Elaborating instance pll_5m_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Elaborating module pll_5m
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 115)] Net clkfb in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 118)] Net pfden in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 119)] Net clkout0_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 120)] Net clkout0_2pad_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 121)] Net clkout1_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 122)] Net clkout2_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 123)] Net clkout3_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 124)] Net clkout4_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 125)] Net clkout5_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 126)] Net dyn_idiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 127)] Net dyn_odiv0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 128)] Net dyn_odiv1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 129)] Net dyn_odiv2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 130)] Net dyn_odiv3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 131)] Net dyn_odiv4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 132)] Net dyn_fdiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 133)] Net dyn_duty0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 134)] Net dyn_duty1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 135)] Net dyn_duty2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 136)] Net dyn_duty3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 137)] Net dyn_duty4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 38)] Elaborating instance sc_cpu_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 14)] Elaborating module sc_cpu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 65)] Elaborating instance RegFile_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v(line number: 12)] Elaborating module RegFile
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 80)] Elaborating instance pc_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v(line number: 13)] Elaborating module pc
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 93)] Elaborating instance alu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v(line number: 12)] Elaborating module alu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 102)] Elaborating instance compu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v(line number: 12)] Elaborating module compu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 110)] Elaborating instance ctrl_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v(line number: 13)] Elaborating module ctrl
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 123)] Elaborating instance ext_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v(line number: 13)] Elaborating module ext
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 52)] Elaborating instance IO_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v(line number: 12)] Elaborating module IO
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Elaborating instance rom32_1024b_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 18)] Elaborating module rom32_1024b
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 54)] Elaborating instance u_ipm_distributed_rom_rom32_1024b
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 19)] Elaborating module ipm_distributed_rom_v1_3_rom32_1024b
I: Module instance {soc_demo/rom32_1024b_inst/u_ipm_distributed_rom_rom32_1024b} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = romEx_rom32_1024b.dat
    FILE_FORMAT = HEX
W: Verilog-2010: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 47)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/romEx_rom32_1024b.dat
I: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 48)] Loading memory data from file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/romEx_rom32_1024b.dat
W: Verilog-2019: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Width mismatch between port addr and signal bound to it for instantiated module rom32_1024b
Executing : rtl-elaborate successfully. Time elapsed: 0.022s wall, 0.016s user + 0.000s system = 0.016s CPU (70.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.241s wall, 0.516s user + 0.734s system = 1.250s CPU (100.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (88.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.127s wall, 0.125s user + 0.000s system = 0.125s CPU (98.3%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3690_1 (bmsPMUX).
I: Constant propagation done on N3665_1 (bmsPMUX).
I: Constant propagation done on N3641_1 (bmsPMUX).
I: Constant propagation done on N3617_1 (bmsPMUX).
I: Constant propagation done on N3593_1 (bmsPMUX).
I: Constant propagation done on N3569_1 (bmsPMUX).
I: Constant propagation done on N3545_1 (bmsPMUX).
I: Constant propagation done on N3521_1 (bmsPMUX).
I: Constant propagation done on N3497_1 (bmsPMUX).
I: Constant propagation done on N3473_1 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.192s wall, 0.172s user + 0.000s system = 0.172s CPU (89.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:11s
Action compile: CPU time elapsed is 0h:0m:5s
Action compile: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Aug 16 00:15:52 2023
Action compile: Peak memory pool usage is 202 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:11s
Action from compile to compile: Total CPU time elapsed is 0h:0m:5s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:5s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.fdc(line number: 63)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk successfully.
C: SDC-2025: Clock source 'n:pll_5m_inst/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsDECODER inst ND4_0 that is redundant to ND3_0
I: Removed bmsDECODER inst ND3_0 that is redundant to ND2_0
I: Removed bmsDECODER inst ND2_0 that is redundant to ND5
Executing : pre-mapping successfully. Time elapsed: 0.429s wall, 0.531s user + 0.062s system = 0.594s CPU (138.4%)

Start mod-gen.
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N150 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N151 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N152 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N153 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N161 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N162 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N163 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N164 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N203 (bmsREDOR).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N204 (bmsREDOR).
I: Removed bmsLT inst sc_cpu_inst/compu_dut/N9 that is redundant to sc_cpu_inst/alu_dut/N9
Executing : mod-gen successfully. Time elapsed: 1.080s wall, 1.484s user + 0.078s system = 1.562s CPU (144.7%)

Start logic-optimization.
W: Public-4008: Instance 'sc_cpu_inst/RegFile_dut/gRegi[0][31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 22.491s wall, 17.797s user + 4.656s system = 22.453s CPU (99.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.596s wall, 0.594s user + 0.000s system = 0.594s CPU (99.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 10.746s wall, 12.406s user + 0.109s system = 12.516s CPU (116.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.618s wall, 0.906s user + 0.031s system = 0.938s CPU (151.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.212s wall, 0.203s user + 0.000s system = 0.203s CPU (95.9%)


Cell Usage:
GTP_DFF_C                     1 use
GTP_DFF_CE                 2087 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                    242 uses
GTP_LUT3                    197 uses
GTP_LUT4                    853 uses
GTP_LUT5                   2228 uses
GTP_LUT5CARRY               218 uses
GTP_LUT5M                  1565 uses
GTP_MUX2LUT6                192 uses
GTP_MUX2LUT7                 96 uses
GTP_MUX2LUT8                 32 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  21 uses

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 5325 of 42800 (12.44%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 5325
Total Registers: 2089 of 64200 (3.25%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 163

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 129      | 0                 129
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 33       | 0                 33
--------------------------------------------------------------
  The maximum fanout: 32
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                1
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                2088
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'soc_demo' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_demo_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock soc_demo|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:46s
Action synthesize: CPU time elapsed is 0h:0m:41s
Action synthesize: Process CPU time elapsed is 0h:0m:44s
Current time: Wed Aug 16 00:16:40 2023
Action synthesize: Peak memory pool usage is 480 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:57s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:46s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:49s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'soc_demo'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_5m in design, driver pin CLKOUT0(instance pll_5m_inst/u_pll_e3) -> load pin CLK(instance IO_inst/io_reg[3][0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: IO_inst/N522_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: IO_inst/N527_1_1/gateop, insts:30.
I: Infer CARRY group, base inst: IO_inst/N532_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N9.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N19_7_0/gateop, insts:33.
I: Infer CARRY group, base inst: sc_cpu_inst/compu_dut/N2.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N5_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N7_1/gateop, insts:32.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 2089     | 64200         | 4                  
| LUT                   | 5325     | 42800         | 13                 
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 296           | 4                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.42 sec.

Design 'soc_demo' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:16s
Action dev_map: CPU time elapsed is 0h:0m:15s
Action dev_map: Process CPU time elapsed is 0h:0m:15s
Current time: Wed Aug 16 00:16:58 2023
Action dev_map: Peak memory pool usage is 333 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:13s
Action from compile to dev_map: Total CPU time elapsed is 0h:1m:1s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:1m:4s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo.pcf(line number: 12)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance pll_5m_inst/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 13%.
First map gop timing takes 0.09 sec
Worst slack after clock region global placement is 984313
Wirelength after clock region global placement is 56434.
1st GP placement takes 4.00 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.17 sec.

Pre global placement takes 4.66 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOL_47_374.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOL_47_373.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance pll_5m_inst/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.11 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 969694.
	15 iterations finished.
	Final slack 979989.
Super clustering done.
Design Utilization : 13%.
Worst slack after global placement is 983566
2nd GP placement takes 6.84 sec.

Wirelength after global placement is 64612.
Global placement takes 6.98 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 64612.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 969694.
	15 iterations finished.
	Final slack 979989.
Super clustering done.
Design Utilization : 13%.
Worst slack after post global placement is 983566
3rd GP placement takes 6.88 sec.

Wirelength after post global placement is 64612.
Post global placement takes 6.89 sec.

Phase 4 Legalization started.
The average distance in LP is 0.741890.
Wirelength after legalization is 72679.
Legalization takes 0.34 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 983142.
Replication placement takes 0.06 sec.

Wirelength after replication placement is 72679.
Phase 5.2 DP placement started.
Legalized cost 983142.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.11 sec.

Wirelength after detailed placement is 72679.
Timing-driven detailed placement takes 0.17 sec.

Worst slack is 983142, TNS after placement is 0.
Placement done.
Total placement takes 20.58 sec.
Finished placement.

Routing started.
Building routing graph takes 1.31 sec.
Worst slack is 983142, TNS before global route is 0.
Processing design graph takes 0.50 sec.
Total memory for routing:
	120.110666 M.
Total nets for routing : 6696.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 107 at the end of iteration 0.
Unrouted nets 75 at the end of iteration 1.
Unrouted nets 56 at the end of iteration 2.
Unrouted nets 39 at the end of iteration 3.
Unrouted nets 32 at the end of iteration 4.
Unrouted nets 16 at the end of iteration 5.
Unrouted nets 10 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 0 at the end of iteration 28.
Global Routing step 3 processed 163 nets, it takes 3.03 sec.
Global routing takes 3.09 sec.
Total 8918 subnets.
    forward max bucket size 1072 , backward 294.
        Unrouted nets 7493 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.625000 sec.
    forward max bucket size 400 , backward 561.
        Unrouted nets 6082 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.562500 sec.
    forward max bucket size 346 , backward 756.
        Unrouted nets 5104 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.781250 sec.
    forward max bucket size 332 , backward 1222.
        Unrouted nets 4386 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.109375 sec.
    forward max bucket size 708 , backward 3400.
        Unrouted nets 3806 at the end of iteration 4.
    route iteration 4, CPU time elapsed 2.390625 sec.
    forward max bucket size 747 , backward 2158.
        Unrouted nets 3317 at the end of iteration 5.
    route iteration 5, CPU time elapsed 2.765625 sec.
    forward max bucket size 462 , backward 2670.
        Unrouted nets 3749 at the end of iteration 6.
    route iteration 6, CPU time elapsed 2.171875 sec.
    forward max bucket size 607 , backward 1801.
        Unrouted nets 3712 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.921875 sec.
    forward max bucket size 587 , backward 1575.
        Unrouted nets 3473 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.656250 sec.
    forward max bucket size 676 , backward 895.
        Unrouted nets 3103 at the end of iteration 9.
    route iteration 9, CPU time elapsed 1.562500 sec.
    forward max bucket size 749 , backward 998.
        Unrouted nets 2778 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.328125 sec.
    forward max bucket size 550 , backward 732.
        Unrouted nets 2418 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.125000 sec.
    forward max bucket size 383 , backward 943.
        Unrouted nets 2012 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.937500 sec.
    forward max bucket size 464 , backward 689.
        Unrouted nets 1754 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.812500 sec.
    forward max bucket size 481 , backward 865.
        Unrouted nets 1564 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.765625 sec.
    forward max bucket size 227 , backward 573.
        Unrouted nets 1332 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.640625 sec.
    forward max bucket size 185 , backward 588.
        Unrouted nets 1162 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.546875 sec.
    forward max bucket size 253 , backward 439.
        Unrouted nets 982 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.484375 sec.
    forward max bucket size 209 , backward 708.
        Unrouted nets 819 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.437500 sec.
    forward max bucket size 226 , backward 278.
        Unrouted nets 697 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.375000 sec.
    forward max bucket size 232 , backward 1335.
        Unrouted nets 590 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.296875 sec.
    forward max bucket size 209 , backward 288.
        Unrouted nets 513 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.281250 sec.
    forward max bucket size 152 , backward 342.
        Unrouted nets 419 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.234375 sec.
    forward max bucket size 184 , backward 390.
        Unrouted nets 392 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.218750 sec.
    forward max bucket size 178 , backward 1148.
        Unrouted nets 330 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.203125 sec.
    forward max bucket size 172 , backward 531.
        Unrouted nets 273 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.171875 sec.
    forward max bucket size 335 , backward 281.
        Unrouted nets 237 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.125000 sec.
    forward max bucket size 441 , backward 274.
        Unrouted nets 219 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.140625 sec.
    forward max bucket size 221 , backward 361.
        Unrouted nets 185 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.109375 sec.
    forward max bucket size 59 , backward 119.
        Unrouted nets 144 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.093750 sec.
    forward max bucket size 67 , backward 113.
        Unrouted nets 94 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.078125 sec.
    forward max bucket size 107 , backward 95.
        Unrouted nets 72 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.078125 sec.
    forward max bucket size 101 , backward 129.
        Unrouted nets 52 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.093750 sec.
    forward max bucket size 59 , backward 100.
        Unrouted nets 45 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.062500 sec.
    forward max bucket size 74 , backward 24.
        Unrouted nets 21 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.062500 sec.
    forward max bucket size 33 , backward 23.
        Unrouted nets 18 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 39 , backward 49.
        Unrouted nets 13 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 32.
        Unrouted nets 18 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.062500 sec.
    forward max bucket size 65 , backward 44.
        Unrouted nets 18 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.046875 sec.
    forward max bucket size 29 , backward 232.
        Unrouted nets 23 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 82 , backward 118.
        Unrouted nets 24 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.046875 sec.
    forward max bucket size 104 , backward 118.
        Unrouted nets 19 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.046875 sec.
    forward max bucket size 173 , backward 45.
        Unrouted nets 16 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.031250 sec.
    forward max bucket size 56 , backward 45.
        Unrouted nets 11 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.046875 sec.
    forward max bucket size 46 , backward 38.
        Unrouted nets 10 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.046875 sec.
    forward max bucket size 60 , backward 38.
        Unrouted nets 7 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 46.
        Unrouted nets 10 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.046875 sec.
    forward max bucket size 35 , backward 122.
        Unrouted nets 5 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 62.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 33.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.031250 sec.
    forward max bucket size 8 , backward 5.
        Unrouted nets 0 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.031250 sec.
Detailed routing takes 50 iterations
Detailed routing takes 30.92 sec.
Start fix hold violation.
Build tmp routing results takes 0.12 sec.
Timing analysis takes 0.08 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.38 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.34 sec.
Used SRB routing arc is 109120.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 37.12 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1041     | 6450          | 17                 
|   FF                     | 1279     | 38700         | 4                  
|   LUT                    | 3274     | 25800         | 13                 
|   LUT-FF pairs           | 696      | 25800         | 3                  
| Use of CLMS              | 655      | 4250          | 16                 
|   FF                     | 810      | 25500         | 4                  
|   LUT                    | 2077     | 17000         | 13                 
|   LUT-FF pairs           | 433      | 17000         | 3                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 37       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 10       | 296           | 4                  
|   IOBD                   | 4        | 64            | 7                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 3        | 56            | 6                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 10       | 400           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'soc_demo' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:28s
Action pnr: CPU time elapsed is 0h:1m:26s
Action pnr: Process CPU time elapsed is 0h:1m:48s
Current time: Wed Aug 16 00:18:28 2023
Action pnr: Peak memory pool usage is 983 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:2m:27s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:2m:52s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock soc_demo|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:14s
Action report_timing: CPU time elapsed is 0h:0m:13s
Action report_timing: Process CPU time elapsed is 0h:0m:16s
Current time: Wed Aug 16 00:18:44 2023
Action report_timing: Peak memory pool usage is 985 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:2m:55s
Action from compile to report_timing: Total CPU time elapsed is 0h:2m:40s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:3m:8s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.953125 sec.
Generating architecture configuration.
The bitstream file is "E:/Pango Project/Rsicv_001/Sc_cpu/generate_bitstream/soc_demo.sbit"
Generate programming file takes 9.484375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:19s
Action gen_bit_stream: CPU time elapsed is 0h:0m:19s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:19s
Current time: Wed Aug 16 00:19:05 2023
Action gen_bit_stream: Peak memory pool usage is 704 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:14s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:2m:59s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:3m:27s
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:36:29 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v(line number: 13)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 19)] Analyzing module ipm_distributed_rom_v1_3_rom32_1024b (library work)
I: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 26)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 18)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.616s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Elaborating module soc_demo
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 31)] Elaborating instance pll_5m_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Elaborating module pll_5m
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 115)] Net clkfb in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 118)] Net pfden in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 119)] Net clkout0_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 120)] Net clkout0_2pad_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 121)] Net clkout1_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 122)] Net clkout2_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 123)] Net clkout3_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 124)] Net clkout4_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 125)] Net clkout5_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 126)] Net dyn_idiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 127)] Net dyn_odiv0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 128)] Net dyn_odiv1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 129)] Net dyn_odiv2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 130)] Net dyn_odiv3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 131)] Net dyn_odiv4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 132)] Net dyn_fdiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 133)] Net dyn_duty0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 134)] Net dyn_duty1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 135)] Net dyn_duty2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 136)] Net dyn_duty3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 137)] Net dyn_duty4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 38)] Elaborating instance sc_cpu_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 14)] Elaborating module sc_cpu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 65)] Elaborating instance RegFile_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/RegFile.v(line number: 12)] Elaborating module RegFile
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 80)] Elaborating instance pc_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/pc.v(line number: 13)] Elaborating module pc
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 93)] Elaborating instance alu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/alu.v(line number: 12)] Elaborating module alu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 102)] Elaborating instance compu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/compu.v(line number: 12)] Elaborating module compu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 110)] Elaborating instance ctrl_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/control_unit/ctrl_unit.v(line number: 13)] Elaborating module ctrl
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Sc_Cpu.v(line number: 123)] Elaborating instance ext_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/datapath/ext.v(line number: 13)] Elaborating module ext
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 52)] Elaborating instance IO_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/top_cpu/Io.v(line number: 12)] Elaborating module IO
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Elaborating instance rom32_1024b_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 18)] Elaborating module rom32_1024b
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 54)] Elaborating instance u_ipm_distributed_rom_rom32_1024b
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 19)] Elaborating module ipm_distributed_rom_v1_3_rom32_1024b
I: Module instance {soc_demo/rom32_1024b_inst/u_ipm_distributed_rom_rom32_1024b} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = romEx_rom32_1024b.dat
    FILE_FORMAT = HEX
W: Verilog-2010: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 47)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/romEx_rom32_1024b.dat
I: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipm_distributed_rom_v1_3_rom32_1024b.v(line number: 48)] Loading memory data from file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/romEx_rom32_1024b.dat
W: Verilog-2019: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Width mismatch between port addr and signal bound to it for instantiated module rom32_1024b
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (75.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (147.6%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.244s wall, 0.625s user + 0.625s system = 1.250s CPU (100.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (86.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.126s wall, 0.125s user + 0.000s system = 0.125s CPU (98.9%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (140.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3690_1 (bmsPMUX).
I: Constant propagation done on N3665_1 (bmsPMUX).
I: Constant propagation done on N3641_1 (bmsPMUX).
I: Constant propagation done on N3617_1 (bmsPMUX).
I: Constant propagation done on N3593_1 (bmsPMUX).
I: Constant propagation done on N3569_1 (bmsPMUX).
I: Constant propagation done on N3545_1 (bmsPMUX).
I: Constant propagation done on N3521_1 (bmsPMUX).
I: Constant propagation done on N3497_1 (bmsPMUX).
I: Constant propagation done on N3473_1 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.204s wall, 0.188s user + 0.000s system = 0.188s CPU (92.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:12s
Action compile: CPU time elapsed is 0h:0m:6s
Action compile: Process CPU time elapsed is 0h:0m:6s
Current time: Wed Aug 16 00:36:40 2023
Action compile: Peak memory pool usage is 202 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:12s
Action from compile to compile: Total CPU time elapsed is 0h:0m:6s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:6s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.fdc(line number: 63)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk successfully.
C: SDC-2025: Clock source 'n:pll_5m_inst/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Removed bmsDECODER inst ND4_0 that is redundant to ND3_0
I: Removed bmsDECODER inst ND3_0 that is redundant to ND2_0
I: Removed bmsDECODER inst ND2_0 that is redundant to ND5
Executing : pre-mapping successfully. Time elapsed: 0.327s wall, 0.500s user + 0.047s system = 0.547s CPU (167.2%)

Start mod-gen.
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N150 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N151 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N152 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N153 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N161 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N162 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N163 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N164 (bmsREDAND).
I: Removed bmsLT inst sc_cpu_inst/compu_dut/N9 that is redundant to sc_cpu_inst/alu_dut/N9
I: Constant propagation done on sc_cpu_inst/N39 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/N40 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 1.260s wall, 1.906s user + 0.047s system = 1.953s CPU (155.1%)

Start logic-optimization.
W: Public-4008: Instance 'sc_cpu_inst/RegFile_dut/gRegi[0][31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 22.823s wall, 18.344s user + 4.297s system = 22.641s CPU (99.2%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.655s wall, 0.656s user + 0.000s system = 0.656s CPU (100.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 11.391s wall, 13.000s user + 0.078s system = 13.078s CPU (114.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.608s wall, 1.000s user + 0.016s system = 1.016s CPU (166.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.266s wall, 0.266s user + 0.000s system = 0.266s CPU (99.7%)


Cell Usage:
GTP_DFF_C                     1 use
GTP_DFF_CE                 2087 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                    248 uses
GTP_LUT3                    197 uses
GTP_LUT4                    851 uses
GTP_LUT5                   2245 uses
GTP_LUT5CARRY               218 uses
GTP_LUT5M                  1568 uses
GTP_MUX2LUT6                192 uses
GTP_MUX2LUT7                 96 uses
GTP_MUX2LUT8                 32 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  24 uses

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 5352 of 42800 (12.50%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 5352
Total Registers: 2089 of 64200 (3.25%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 163

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 129      | 0                 129
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 33       | 0                 33
--------------------------------------------------------------
  The maximum fanout: 32
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                1
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                2088
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'soc_demo' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_demo_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock soc_demo|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:49s
Action synthesize: CPU time elapsed is 0h:0m:43s
Action synthesize: Process CPU time elapsed is 0h:0m:46s
Current time: Wed Aug 16 00:37:30 2023
Action synthesize: Peak memory pool usage is 482 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:1m:1s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:49s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:52s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'soc_demo'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_5m in design, driver pin CLKOUT0(instance pll_5m_inst/u_pll_e3) -> load pin CLK(instance IO_inst/io_reg[3][0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: IO_inst/N522_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: IO_inst/N527_1_1/gateop, insts:30.
I: Infer CARRY group, base inst: IO_inst/N532_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N9.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N19_7_0/gateop, insts:33.
I: Infer CARRY group, base inst: sc_cpu_inst/compu_dut/N2.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N5_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N7_1/gateop, insts:32.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 2089     | 64200         | 4                  
| LUT                   | 5352     | 42800         | 13                 
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 134           | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 296           | 4                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.41 sec.

Design 'soc_demo' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:14s
Action dev_map: Process CPU time elapsed is 0h:0m:14s
Current time: Wed Aug 16 00:37:46 2023
Action dev_map: Peak memory pool usage is 334 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:15s
Action from compile to dev_map: Total CPU time elapsed is 0h:1m:3s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:1m:6s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo.pcf(line number: 12)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
E: Memory alloc failed for size 1048512. Please clean up the memory and run again.
Program Error Out.
E: Flow-0013: The input DB 'E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo_map.adf' should be of phase 'DEVMAP'.
Program Error Out.
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:47:19 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
E: Verilog-4039: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 116)] Identifier clk_5 is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Analyzing module ipml_rom_v1_5_rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Analyzing module ipml_spram_v1_5_rom32_1024b (library work)
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/rom32_1024b_init_param.v
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Aug 16 00:47:27 2023
Action compile: Peak memory pool usage is 178 MB
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:49:11 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
E: Verilog-4039: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 116)] Identifier clk_5 is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Analyzing module ipml_rom_v1_5_rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Analyzing module ipml_spram_v1_5_rom32_1024b (library work)
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/rom32_1024b_init_param.v
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Aug 16 00:49:19 2023
Action compile: Peak memory pool usage is 178 MB
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:49:41 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
E: Verilog-4039: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 116)] Identifier clk_5 is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Analyzing module ipml_rom_v1_5_rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Analyzing module ipml_spram_v1_5_rom32_1024b (library work)
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/rom32_1024b_init_param.v
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:9s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Aug 16 00:49:49 2023
Action compile: Peak memory pool usage is 178 MB
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:50:35 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Analyzing module ipml_rom_v1_5_rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Analyzing module ipml_spram_v1_5_rom32_1024b (library work)
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/rom32_1024b_init_param.v
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 6.763s wall, 0.031s user + 0.016s system = 0.047s CPU (0.7%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Elaborating module soc_demo
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 31)] Elaborating instance pll_5m_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Elaborating module pll_5m
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 115)] Net clkfb in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 118)] Net pfden in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 119)] Net clkout0_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 120)] Net clkout0_2pad_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 121)] Net clkout1_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 122)] Net clkout2_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 123)] Net clkout3_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 124)] Net clkout4_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 125)] Net clkout5_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 126)] Net dyn_idiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 127)] Net dyn_odiv0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 128)] Net dyn_odiv1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 129)] Net dyn_odiv2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 130)] Net dyn_odiv3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 131)] Net dyn_odiv4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 132)] Net dyn_fdiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 133)] Net dyn_duty0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 134)] Net dyn_duty1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 135)] Net dyn_duty2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 136)] Net dyn_duty3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 137)] Net dyn_duty4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 38)] Elaborating instance sc_cpu_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Elaborating module sc_cpu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 65)] Elaborating instance RegFile_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Elaborating module RegFile
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 80)] Elaborating instance pc_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Elaborating module pc
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 93)] Elaborating instance alu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Elaborating module alu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 102)] Elaborating instance compu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Elaborating module compu
E: Verilog-4072: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 110)] ctrl is referenced to undefined module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:11s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Aug 16 00:50:45 2023
Action compile: Peak memory pool usage is 187 MB
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:51:06 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Analyzing module ipml_rom_v1_5_rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Analyzing module ipml_spram_v1_5_rom32_1024b (library work)
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/rom32_1024b_init_param.v
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.243s wall, 0.016s user + 0.000s system = 0.016s CPU (0.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Elaborating module soc_demo
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 31)] Elaborating instance pll_5m_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Elaborating module pll_5m
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 115)] Net clkfb in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 118)] Net pfden in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 119)] Net clkout0_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 120)] Net clkout0_2pad_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 121)] Net clkout1_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 122)] Net clkout2_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 123)] Net clkout3_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 124)] Net clkout4_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 125)] Net clkout5_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 126)] Net dyn_idiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 127)] Net dyn_odiv0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 128)] Net dyn_odiv1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 129)] Net dyn_odiv2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 130)] Net dyn_odiv3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 131)] Net dyn_odiv4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 132)] Net dyn_fdiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 133)] Net dyn_duty0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 134)] Net dyn_duty1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 135)] Net dyn_duty2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 136)] Net dyn_duty3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 137)] Net dyn_duty4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 38)] Elaborating instance sc_cpu_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Elaborating module sc_cpu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 65)] Elaborating instance RegFile_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Elaborating module RegFile
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 80)] Elaborating instance pc_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Elaborating module pc
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 93)] Elaborating instance alu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Elaborating module alu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 102)] Elaborating instance compu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Elaborating module compu
E: Verilog-4072: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 110)] ctrl is referenced to undefined module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Aug 16 00:51:13 2023
Action compile: Peak memory pool usage is 187 MB
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 00:52:04 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v(line number: 13)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Analyzing module ipml_rom_v1_5_rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Analyzing module ipml_spram_v1_5_rom32_1024b (library work)
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/rom32_1024b_init_param.v
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.227s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Elaborating module soc_demo
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 31)] Elaborating instance pll_5m_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Elaborating module pll_5m
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 115)] Net clkfb in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 118)] Net pfden in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 119)] Net clkout0_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 120)] Net clkout0_2pad_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 121)] Net clkout1_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 122)] Net clkout2_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 123)] Net clkout3_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 124)] Net clkout4_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 125)] Net clkout5_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 126)] Net dyn_idiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 127)] Net dyn_odiv0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 128)] Net dyn_odiv1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 129)] Net dyn_odiv2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 130)] Net dyn_odiv3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 131)] Net dyn_odiv4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 132)] Net dyn_fdiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 133)] Net dyn_duty0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 134)] Net dyn_duty1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 135)] Net dyn_duty2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 136)] Net dyn_duty3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 137)] Net dyn_duty4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 38)] Elaborating instance sc_cpu_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Elaborating module sc_cpu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 65)] Elaborating instance RegFile_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Elaborating module RegFile
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 80)] Elaborating instance pc_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Elaborating module pc
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 93)] Elaborating instance alu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Elaborating module alu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 102)] Elaborating instance compu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Elaborating module compu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 110)] Elaborating instance ctrl_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v(line number: 13)] Elaborating module ctrl
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 123)] Elaborating instance ext_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Elaborating module ext
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 52)] Elaborating instance IO_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Elaborating module IO
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Elaborating instance rom32_1024b_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Elaborating module rom32_1024b
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 102)] Elaborating instance U_ipml_rom_rom32_1024b
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Elaborating module ipml_rom_v1_5_rom32_1024b
I: Module instance {soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 69)] Elaborating instance U_ipml_spram_rom32_1024b
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Elaborating module ipml_spram_v1_5_rom32_1024b
I: Module instance {soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b/U_ipml_spram_rom32_1024b} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2010: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2039: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 266)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 270)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 274)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 266)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 270)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 274)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 568)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 568)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2023: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 69)] Give initial value 0 for the no drive pin wr_data in module instance soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b.U_ipml_spram_rom32_1024b
W: Verilog-2023: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 69)] Give initial value 0 for the no drive pin wr_byte_en in module instance soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b.U_ipml_spram_rom32_1024b
W: Verilog-2019: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Width mismatch between port addr and signal bound to it for instantiated module rom32_1024b
Executing : rtl-elaborate successfully. Time elapsed: 0.029s wall, 0.031s user + 0.000s system = 0.031s CPU (107.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (122.6%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.324s wall, 0.766s user + 0.547s system = 1.312s CPU (99.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.020s wall, 0.031s user + 0.000s system = 0.031s CPU (154.7%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.140s wall, 0.141s user + 0.000s system = 0.141s CPU (100.6%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (116.3%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3690_1 (bmsPMUX).
I: Constant propagation done on N3665_1 (bmsPMUX).
I: Constant propagation done on N3641_1 (bmsPMUX).
I: Constant propagation done on N3617_1 (bmsPMUX).
I: Constant propagation done on N3593_1 (bmsPMUX).
I: Constant propagation done on N3569_1 (bmsPMUX).
I: Constant propagation done on N3545_1 (bmsPMUX).
I: Constant propagation done on N3521_1 (bmsPMUX).
I: Constant propagation done on N3497_1 (bmsPMUX).
I: Constant propagation done on N3473_1 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.176s wall, 0.156s user + 0.016s system = 0.172s CPU (97.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:11s
Action compile: CPU time elapsed is 0h:0m:5s
Action compile: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Aug 16 00:52:14 2023
Action compile: Peak memory pool usage is 204 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:11s
Action from compile to compile: Total CPU time elapsed is 0h:0m:5s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:5s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: Flow-0002: File 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.fdc' doesn't exist.
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sys_rst_n' unspecified I/O constraint.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:7s
Action synthesize: Process CPU time elapsed is 0h:0m:7s
Current time: Wed Aug 16 00:52:22 2023
Action synthesize: Peak memory pool usage is 279 MB
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.fdc(line number: 63)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk successfully.
C: SDC-2025: Clock source 'n:pll_5m_inst/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Constant propagation done on rom32_1024b_inst/U_ipml_rom_rom32_1024b/U_ipml_spram_rom32_1024b/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on rom32_1024b_inst/U_ipml_rom_rom32_1024b/U_ipml_spram_rom32_1024b/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Removed bmsDECODER inst ND4_0 that is redundant to ND3_0
I: Removed bmsDECODER inst ND3_0 that is redundant to ND2_0
I: Removed bmsDECODER inst ND2_0 that is redundant to ND5
Executing : pre-mapping successfully. Time elapsed: 0.305s wall, 0.500s user + 0.047s system = 0.547s CPU (179.6%)

Start mod-gen.
I: Removed bmsLT inst sc_cpu_inst/compu_dut/N9 that is redundant to sc_cpu_inst/alu_dut/N9
I: Constant propagation done on sc_cpu_inst/N39 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/N40 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/compu_dut/N25 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/compu_dut/N26 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N189 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N190 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N191 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N198 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.703s wall, 1.250s user + 0.047s system = 1.297s CPU (184.4%)

Start logic-optimization.
W: Public-4008: Instance 'sc_cpu_inst/RegFile_dut/gRegi[0][31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 24.319s wall, 19.625s user + 4.594s system = 24.219s CPU (99.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.887s wall, 0.875s user + 0.000s system = 0.875s CPU (98.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 9.758s wall, 11.375s user + 0.062s system = 11.438s CPU (117.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.448s wall, 0.797s user + 0.031s system = 0.828s CPU (184.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.240s wall, 0.219s user + 0.016s system = 0.234s CPU (97.7%)


Cell Usage:
GTP_DFF_C                     1 use
GTP_DFF_CE                 2087 uses
GTP_DFF_PE                    1 use
GTP_DRM18K                    2 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                    235 uses
GTP_LUT3                    197 uses
GTP_LUT4                    896 uses
GTP_LUT5                   2184 uses
GTP_LUT5CARRY               218 uses
GTP_LUT5M                  1716 uses
GTP_MUX2LUT6                256 uses
GTP_MUX2LUT7                128 uses
GTP_MUX2LUT8                 64 uses
GTP_PLL_E3                    1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 5447 of 42800 (12.73%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 5447
Total Registers: 2089 of 64200 (3.25%)
Total Latches: 0

DRM18K:
Total DRM18K = 2.0 of 134 (1.49%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 163

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 129      | 0                 129
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 33       | 0                 33
--------------------------------------------------------------
  The maximum fanout: 32
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                1
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                2088
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'soc_demo' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_demo_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock soc_demo|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:47s
Action synthesize: CPU time elapsed is 0h:0m:43s
Action synthesize: Process CPU time elapsed is 0h:0m:46s
Current time: Wed Aug 16 00:57:45 2023
Action synthesize: Peak memory pool usage is 485 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:58s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:48s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:51s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'soc_demo'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_5m in design, driver pin CLKOUT0(instance pll_5m_inst/u_pll_e3) -> load pin CLK(instance IO_inst/io_reg[3][0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: IO_inst/N522_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: IO_inst/N527_1_1/gateop, insts:30.
I: Infer CARRY group, base inst: IO_inst/N532_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N9.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N19_7_0/gateop, insts:33.
I: Infer CARRY group, base inst: sc_cpu_inst/compu_dut/N2.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N5_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N7_1/gateop, insts:32.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 2089     | 64200         | 4                  
| LUT                   | 5447     | 42800         | 13                 
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 2        | 134           | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 296           | 4                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.45 sec.

Design 'soc_demo' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:12s
Action dev_map: Process CPU time elapsed is 0h:0m:12s
Current time: Wed Aug 16 00:57:59 2023
Action dev_map: Peak memory pool usage is 336 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:10s
Action from compile to dev_map: Total CPU time elapsed is 0h:1m:0s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:1m:3s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo.pcf(line number: 12)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance pll_5m_inst/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 13%.
First map gop timing takes 0.12 sec
Worst slack after clock region global placement is 979884
Wirelength after clock region global placement is 58496.
1st GP placement takes 4.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.17 sec.

Pre global placement takes 4.94 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOL_47_374.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOL_47_373.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance pll_5m_inst/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.12 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 963280.
	10 iterations finished.
	Final slack 976379.
Super clustering done.
Design Utilization : 13%.
Worst slack after global placement is 982584
2nd GP placement takes 3.64 sec.

Wirelength after global placement is 64150.
Global placement takes 3.78 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 64210.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 963280.
	10 iterations finished.
	Final slack 976379.
Super clustering done.
Design Utilization : 13%.
Worst slack after post global placement is 982676
3rd GP placement takes 3.25 sec.

Wirelength after post global placement is 51932.
Post global placement takes 3.25 sec.

Phase 4 Legalization started.
The average distance in LP is 0.661076.
Wirelength after legalization is 58909.
Legalization takes 0.33 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 981095.
Replication placement takes 0.11 sec.

Wirelength after replication placement is 58909.
Phase 5.2 DP placement started.
Legalized cost 981095.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.11 sec.

Wirelength after detailed placement is 58909.
Timing-driven detailed placement takes 0.22 sec.

Worst slack is 981095, TNS after placement is 0.
Placement done.
Total placement takes 14.08 sec.
Finished placement.

Routing started.
Building routing graph takes 1.39 sec.
Worst slack is 981095, TNS before global route is 0.
Processing design graph takes 0.52 sec.
Total memory for routing:
	120.163290 M.
Total nets for routing : 6721.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 121 at the end of iteration 0.
Unrouted nets 87 at the end of iteration 1.
Unrouted nets 65 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 9 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 3 processed 174 nets, it takes 2.17 sec.
Global routing takes 2.20 sec.
Total 9055 subnets.
    forward max bucket size 1075 , backward 146.
        Unrouted nets 7542 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.515625 sec.
    forward max bucket size 162 , backward 241.
        Unrouted nets 6138 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.406250 sec.
    forward max bucket size 325 , backward 934.
        Unrouted nets 5151 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.500000 sec.
    forward max bucket size 291 , backward 1137.
        Unrouted nets 4450 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.578125 sec.
    forward max bucket size 329 , backward 919.
        Unrouted nets 3850 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.656250 sec.
    forward max bucket size 616 , backward 2037.
        Unrouted nets 3300 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.687500 sec.
    forward max bucket size 296 , backward 1734.
        Unrouted nets 3684 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.296875 sec.
    forward max bucket size 322 , backward 658.
        Unrouted nets 3585 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.203125 sec.
    forward max bucket size 502 , backward 812.
        Unrouted nets 3279 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.031250 sec.
    forward max bucket size 723 , backward 611.
        Unrouted nets 2793 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.859375 sec.
    forward max bucket size 591 , backward 661.
        Unrouted nets 2387 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.750000 sec.
    forward max bucket size 286 , backward 986.
        Unrouted nets 1991 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.625000 sec.
    forward max bucket size 292 , backward 468.
        Unrouted nets 1656 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.531250 sec.
    forward max bucket size 338 , backward 711.
        Unrouted nets 1326 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.453125 sec.
    forward max bucket size 731 , backward 753.
        Unrouted nets 1082 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.359375 sec.
    forward max bucket size 146 , backward 524.
        Unrouted nets 836 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.328125 sec.
    forward max bucket size 437 , backward 344.
        Unrouted nets 659 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.234375 sec.
    forward max bucket size 347 , backward 431.
        Unrouted nets 581 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.203125 sec.
    forward max bucket size 408 , backward 209.
        Unrouted nets 505 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.187500 sec.
    forward max bucket size 533 , backward 327.
        Unrouted nets 409 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.171875 sec.
    forward max bucket size 273 , backward 213.
        Unrouted nets 339 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.125000 sec.
    forward max bucket size 119 , backward 112.
        Unrouted nets 254 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.109375 sec.
    forward max bucket size 84 , backward 153.
        Unrouted nets 173 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.093750 sec.
    forward max bucket size 137 , backward 206.
        Unrouted nets 131 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.109375 sec.
    forward max bucket size 45 , backward 85.
        Unrouted nets 116 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.078125 sec.
    forward max bucket size 195 , backward 155.
        Unrouted nets 79 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 85 , backward 86.
        Unrouted nets 43 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 74 , backward 91.
        Unrouted nets 35 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 102 , backward 124.
        Unrouted nets 25 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.046875 sec.
    forward max bucket size 56 , backward 60.
        Unrouted nets 20 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.062500 sec.
    forward max bucket size 58 , backward 46.
        Unrouted nets 11 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.062500 sec.
    forward max bucket size 25 , backward 27.
        Unrouted nets 8 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 39.
        Unrouted nets 12 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.031250 sec.
    forward max bucket size 14 , backward 26.
        Unrouted nets 6 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 14.
        Unrouted nets 4 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 9 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.062500 sec.
    forward max bucket size 15 , backward 24.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.046875 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.031250 sec.
Detailed routing takes 39 iterations
Detailed routing takes 19.56 sec.
Start fix hold violation.
Build tmp routing results takes 0.11 sec.
Timing analysis takes 0.08 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.38 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.39 sec.
Used SRB routing arc is 107070.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 25.03 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1078     | 6450          | 17                 
|   FF                     | 1222     | 38700         | 4                  
|   LUT                    | 3340     | 25800         | 13                 
|   LUT-FF pairs           | 638      | 25800         | 3                  
| Use of CLMS              | 681      | 4250          | 17                 
|   FF                     | 867      | 25500         | 4                  
|   LUT                    | 2113     | 17000         | 13                 
|   LUT-FF pairs           | 491      | 17000         | 3                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 2        | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 45       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 10       | 296           | 4                  
|   IOBD                   | 4        | 64            | 7                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 3        | 56            | 6                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 10       | 400           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'soc_demo' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:10s
Action pnr: CPU time elapsed is 0h:1m:8s
Action pnr: Process CPU time elapsed is 0h:1m:31s
Current time: Wed Aug 16 00:59:10 2023
Action pnr: Peak memory pool usage is 985 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:20s
Action from compile to pnr: Total CPU time elapsed is 0h:2m:8s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:2m:34s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock soc_demo|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:21s
Action report_timing: CPU time elapsed is 0h:0m:17s
Action report_timing: Process CPU time elapsed is 0h:0m:19s
Current time: Wed Aug 16 00:59:33 2023
Action report_timing: Peak memory pool usage is 989 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:2m:41s
Action from compile to report_timing: Total CPU time elapsed is 0h:2m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:2m:53s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.890625 sec.
Generating architecture configuration.
The bitstream file is "E:/Pango Project/Rsicv_001/Sc_cpu/generate_bitstream/soc_demo.sbit"
Generate programming file takes 9.359375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:19s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:19s
Current time: Wed Aug 16 00:59:57 2023
Action gen_bit_stream: Peak memory pool usage is 708 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:1s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:2m:44s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:3m:12s
#Build: Fabric Compiler 2022.2-Lite, Build 118454, Mar 06 00:00 2023
#Install: E:\PANGO\PDS_2022.2-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-7ABJ8L4
Generated by Fabric Compiler (version 2022.2-Lite build 118454) at Wed Aug 16 01:02:45 2023
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Analyzing module soc_demo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Analyzing module IO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Analyzing module sc_cpu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Analyzing module alu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Analyzing module compu (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Analyzing module ext (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Analyzing module pc (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Analyzing module RegFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v} successfully.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v(line number: 13)] Analyzing module ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Analyzing module pll_5m (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Analyzing module ipml_rom_v1_5_rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Analyzing module ipml_spram_v1_5_rom32_1024b (library work)
I: Found Verilog include file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/rom32_1024b_init_param.v
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 180)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 181)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 184)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 185)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 188)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 189)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 192)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 193)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 197)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 198)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 201)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 202)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 206)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 207)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 214)] Ignore 'system task' $display
W: Verilog-2008: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 215)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v} successfully.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v}
I: Verilog-0001: Analyzing file E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v
I: Verilog-0002: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Analyzing module rom32_1024b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {{E:/Pango Project/Rsicv_001/Sc_cpu}} {E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v} successfully.
I: Module "soc_demo" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.515s wall, 0.000s user + 0.016s system = 0.016s CPU (0.3%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 12)] Elaborating module soc_demo
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 31)] Elaborating instance pll_5m_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 18)] Elaborating module pll_5m
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 115)] Net clkfb in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 118)] Net pfden in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 119)] Net clkout0_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 120)] Net clkout0_2pad_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 121)] Net clkout1_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 122)] Net clkout2_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 123)] Net clkout3_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 124)] Net clkout4_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 125)] Net clkout5_gate in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 126)] Net dyn_idiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 127)] Net dyn_odiv0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 128)] Net dyn_odiv1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 129)] Net dyn_odiv2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 130)] Net dyn_odiv3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 131)] Net dyn_odiv4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 132)] Net dyn_fdiv in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 133)] Net dyn_duty0 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 134)] Net dyn_duty1 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 135)] Net dyn_duty2 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 136)] Net dyn_duty3 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/pll_5m/pll_5m.v(line number: 137)] Net dyn_duty4 in pll_5m(original module pll_5m) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 38)] Elaborating instance sc_cpu_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 14)] Elaborating module sc_cpu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 65)] Elaborating instance RegFile_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/RegFile.v(line number: 12)] Elaborating module RegFile
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 80)] Elaborating instance pc_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/pc.v(line number: 13)] Elaborating module pc
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 93)] Elaborating instance alu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/alu.v(line number: 12)] Elaborating module alu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 102)] Elaborating instance compu_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/compu.v(line number: 12)] Elaborating module compu
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 110)] Elaborating instance ctrl_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/control_unit/ctrl_unit.v(line number: 13)] Elaborating module ctrl
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Sc_Cpu.v(line number: 123)] Elaborating instance ext_dut
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/datapath/ext.v(line number: 13)] Elaborating module ext
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 52)] Elaborating instance IO_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/src/rtl/top_cpu/Io.v(line number: 12)] Elaborating module IO
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Elaborating instance rom32_1024b_inst
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 16)] Elaborating module rom32_1024b
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rom32_1024b.v(line number: 102)] Elaborating instance U_ipml_rom_rom32_1024b
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 18)] Elaborating module ipml_rom_v1_5_rom32_1024b
I: Module instance {soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 69)] Elaborating instance U_ipml_spram_rom32_1024b
I: Verilog-0003: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 17)] Elaborating module ipml_spram_v1_5_rom32_1024b
I: Module instance {soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b/U_ipml_spram_rom32_1024b} parameter value:
    c_SIM_DEVICE = LOGOS
    c_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_DATA_WIDTH = 32'b00000000000000000000000000100000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_CLK_EN = 32'b00000000000000000000000000000000
    c_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = HEX
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_RAM_MODE = ROM
    c_WRITE_MODE = NORMAL_WRITE
W: Verilog-2010: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 138)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2039: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 266)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 270)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 274)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 266)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 270)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 274)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
W: Verilog-2038: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 278)] Case condition never applies
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 568)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 568)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[8] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[17] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[26] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 427)] Net DA_bus[35] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[8] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[17] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[26] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_spram_v1_5_rom32_1024b.v(line number: 428)] Net DB_bus[35] in ipml_spram_v1_5_rom32_1024b(original module ipml_spram_v1_5_rom32_1024b) does not have a driver, tie it to 0
W: Verilog-2023: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 69)] Give initial value 0 for the no drive pin wr_data in module instance soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b.U_ipml_spram_rom32_1024b
W: Verilog-2023: [E:/Pango Project/Rsicv_001/Sc_cpu/ipcore/rom32_1024b/rtl/ipml_rom_v1_5_rom32_1024b.v(line number: 69)] Give initial value 0 for the no drive pin wr_byte_en in module instance soc_demo/rom32_1024b_inst/U_ipml_rom_rom32_1024b.U_ipml_spram_rom32_1024b
W: Verilog-2019: [E:/Pango Project/Rsicv_001/Sc_cpu/src/soc.v(line number: 109)] Width mismatch between port addr and signal bound to it for instantiated module rom32_1024b
Executing : rtl-elaborate successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (58.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (124.9%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.334s wall, 0.766s user + 0.562s system = 1.328s CPU (99.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (88.0%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.129s wall, 0.141s user + 0.000s system = 0.141s CPU (109.3%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N3690_1 (bmsPMUX).
I: Constant propagation done on N3665_1 (bmsPMUX).
I: Constant propagation done on N3641_1 (bmsPMUX).
I: Constant propagation done on N3617_1 (bmsPMUX).
I: Constant propagation done on N3593_1 (bmsPMUX).
I: Constant propagation done on N3569_1 (bmsPMUX).
I: Constant propagation done on N3545_1 (bmsPMUX).
I: Constant propagation done on N3521_1 (bmsPMUX).
I: Constant propagation done on N3497_1 (bmsPMUX).
I: Constant propagation done on N3473_1 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.210s wall, 0.141s user + 0.031s system = 0.172s CPU (81.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:12s
Action compile: CPU time elapsed is 0h:0m:5s
Action compile: Process CPU time elapsed is 0h:0m:5s
Current time: Wed Aug 16 01:02:56 2023
Action compile: Peak memory pool usage is 203 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:12s
Action from compile to compile: Total CPU time elapsed is 0h:0m:5s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:5s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.fdc(line number: 63)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Constraint check end.

C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name soc_demo|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group soc_demo|sys_clk successfully.
C: SDC-2025: Clock source 'n:pll_5m_inst/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0
Executing : get_pins pll_5m_inst/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 [get_pins pll_5m_inst/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group pll_5m|pll_5m_inst/u_pll_e3/CLKOUT0 successfully.
Start pre-mapping.
I: Constant propagation done on rom32_1024b_inst/U_ipml_rom_rom32_1024b/U_ipml_spram_rom32_1024b/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on rom32_1024b_inst/U_ipml_rom_rom32_1024b/U_ipml_spram_rom32_1024b/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Removed bmsDECODER inst ND4_0 that is redundant to ND3_0
I: Removed bmsDECODER inst ND3_0 that is redundant to ND2_0
I: Removed bmsDECODER inst ND2_0 that is redundant to ND5
Executing : pre-mapping successfully. Time elapsed: 1.042s wall, 0.766s user + 0.188s system = 0.953s CPU (91.4%)

Start mod-gen.
I: Removed bmsLT inst sc_cpu_inst/compu_dut/N9 that is redundant to sc_cpu_inst/alu_dut/N9
I: Constant propagation done on sc_cpu_inst/N39 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/N40 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/compu_dut/N25 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/compu_dut/N26 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N189 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N190 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N191 (bmsREDAND).
I: Constant propagation done on sc_cpu_inst/ctrl_dut/N198 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.827s wall, 1.359s user + 0.031s system = 1.391s CPU (168.1%)

Start logic-optimization.
W: Public-4008: Instance 'sc_cpu_inst/RegFile_dut/gRegi[0][31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : logic-optimization successfully. Time elapsed: 26.596s wall, 20.797s user + 4.578s system = 25.375s CPU (95.4%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.851s wall, 0.859s user + 0.000s system = 0.859s CPU (100.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 10.790s wall, 12.484s user + 0.078s system = 12.562s CPU (116.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.447s wall, 0.703s user + 0.016s system = 0.719s CPU (160.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.242s wall, 0.234s user + 0.000s system = 0.234s CPU (96.8%)


Cell Usage:
GTP_DFF_C                     1 use
GTP_DFF_CE                 2087 uses
GTP_DFF_PE                    1 use
GTP_DRM18K                    2 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                    235 uses
GTP_LUT3                    197 uses
GTP_LUT4                    896 uses
GTP_LUT5                   2184 uses
GTP_LUT5CARRY               218 uses
GTP_LUT5M                  1716 uses
GTP_MUX2LUT6                256 uses
GTP_MUX2LUT7                128 uses
GTP_MUX2LUT8                 64 uses
GTP_PLL_E3                    1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 5447 of 42800 (12.73%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 5447
Total Registers: 2089 of 64200 (3.25%)
Total Latches: 0

DRM18K:
Total DRM18K = 2.0 of 134 (1.49%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 163

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 129      | 0                 129
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 33       | 0                 33
--------------------------------------------------------------
  The maximum fanout: 32
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                1
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                2088
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'soc_demo' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_demo_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock soc_demo|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:52s
Action synthesize: CPU time elapsed is 0h:0m:44s
Action synthesize: Process CPU time elapsed is 0h:0m:48s
Current time: Wed Aug 16 01:03:49 2023
Action synthesize: Peak memory pool usage is 483 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:1m:4s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:49s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:53s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Flattening design 'soc_demo'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_5m in design, driver pin CLKOUT0(instance pll_5m_inst/u_pll_e3) -> load pin CLK(instance IO_inst/io_reg[3][0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: IO_inst/N522_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: IO_inst/N527_1_1/gateop, insts:30.
I: Infer CARRY group, base inst: IO_inst/N532_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N9.lt_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/alu_dut/N19_7_0/gateop, insts:33.
I: Infer CARRY group, base inst: sc_cpu_inst/compu_dut/N2.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N5_1_1/gateop, insts:29.
I: Infer CARRY group, base inst: sc_cpu_inst/pc_dut/N7_1/gateop, insts:32.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 2089     | 64200         | 4                  
| LUT                   | 5447     | 42800         | 13                 
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 2        | 134           | 2                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 296           | 4                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.42 sec.

Design 'soc_demo' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:12s
Action dev_map: Process CPU time elapsed is 0h:0m:13s
Current time: Wed Aug 16 01:04:04 2023
Action dev_map: Peak memory pool usage is 336 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:1m:17s
Action from compile to dev_map: Total CPU time elapsed is 0h:1m:1s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:1m:6s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/Pango Project/Rsicv_001/Sc_cpu/device_map/soc_demo.pcf(line number: 12)] | Port sys_rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {sys_rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance pll_5m_inst/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 13%.
First map gop timing takes 0.12 sec
Worst slack after clock region global placement is 979884
Wirelength after clock region global placement is 58496.
1st GP placement takes 4.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.17 sec.

Pre global placement takes 4.94 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOL_47_374.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOL_47_373.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance pll_5m_inst/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.11 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 963280.
	10 iterations finished.
	Final slack 976379.
Super clustering done.
Design Utilization : 13%.
Worst slack after global placement is 982584
2nd GP placement takes 3.55 sec.

Wirelength after global placement is 64150.
Global placement takes 3.67 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 64210.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 963280.
	10 iterations finished.
	Final slack 976379.
Super clustering done.
Design Utilization : 13%.
Worst slack after post global placement is 982676
3rd GP placement takes 3.33 sec.

Wirelength after post global placement is 51932.
Post global placement takes 3.34 sec.

Phase 4 Legalization started.
The average distance in LP is 0.661076.
Wirelength after legalization is 58909.
Legalization takes 0.31 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 981095.
Replication placement takes 0.11 sec.

Wirelength after replication placement is 58909.
Phase 5.2 DP placement started.
Legalized cost 981095.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.11 sec.

Wirelength after detailed placement is 58909.
Timing-driven detailed placement takes 0.22 sec.

Worst slack is 981095, TNS after placement is 0.
Placement done.
Total placement takes 14.14 sec.
Finished placement.

Routing started.
Building routing graph takes 1.36 sec.
Worst slack is 981095, TNS before global route is 0.
Processing design graph takes 0.52 sec.
Total memory for routing:
	120.163290 M.
Total nets for routing : 6721.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 121 at the end of iteration 0.
Unrouted nets 87 at the end of iteration 1.
Unrouted nets 65 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 33 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 9 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 3 processed 174 nets, it takes 2.08 sec.
Global routing takes 2.14 sec.
Total 9055 subnets.
    forward max bucket size 1075 , backward 146.
        Unrouted nets 7542 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.546875 sec.
    forward max bucket size 162 , backward 241.
        Unrouted nets 6138 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.390625 sec.
    forward max bucket size 325 , backward 934.
        Unrouted nets 5151 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.500000 sec.
    forward max bucket size 291 , backward 1137.
        Unrouted nets 4450 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.562500 sec.
    forward max bucket size 329 , backward 919.
        Unrouted nets 3850 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.562500 sec.
    forward max bucket size 616 , backward 2037.
        Unrouted nets 3300 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.671875 sec.
    forward max bucket size 296 , backward 1734.
        Unrouted nets 3684 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.281250 sec.
    forward max bucket size 322 , backward 658.
        Unrouted nets 3585 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.171875 sec.
    forward max bucket size 502 , backward 812.
        Unrouted nets 3279 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.000000 sec.
    forward max bucket size 723 , backward 611.
        Unrouted nets 2793 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.859375 sec.
    forward max bucket size 591 , backward 661.
        Unrouted nets 2387 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.734375 sec.
    forward max bucket size 286 , backward 986.
        Unrouted nets 1991 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.656250 sec.
    forward max bucket size 292 , backward 468.
        Unrouted nets 1656 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.531250 sec.
    forward max bucket size 338 , backward 711.
        Unrouted nets 1326 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.468750 sec.
    forward max bucket size 731 , backward 753.
        Unrouted nets 1082 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.343750 sec.
    forward max bucket size 146 , backward 524.
        Unrouted nets 836 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.296875 sec.
    forward max bucket size 437 , backward 344.
        Unrouted nets 659 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.218750 sec.
    forward max bucket size 347 , backward 431.
        Unrouted nets 581 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.187500 sec.
    forward max bucket size 408 , backward 209.
        Unrouted nets 505 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.203125 sec.
    forward max bucket size 533 , backward 327.
        Unrouted nets 409 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.171875 sec.
    forward max bucket size 273 , backward 213.
        Unrouted nets 339 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.125000 sec.
    forward max bucket size 119 , backward 112.
        Unrouted nets 254 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.125000 sec.
    forward max bucket size 84 , backward 153.
        Unrouted nets 173 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.109375 sec.
    forward max bucket size 137 , backward 206.
        Unrouted nets 131 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.093750 sec.
    forward max bucket size 45 , backward 85.
        Unrouted nets 116 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.078125 sec.
    forward max bucket size 195 , backward 155.
        Unrouted nets 79 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.062500 sec.
    forward max bucket size 85 , backward 86.
        Unrouted nets 43 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.062500 sec.
    forward max bucket size 74 , backward 91.
        Unrouted nets 35 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 102 , backward 124.
        Unrouted nets 25 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.046875 sec.
    forward max bucket size 56 , backward 60.
        Unrouted nets 20 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.046875 sec.
    forward max bucket size 58 , backward 46.
        Unrouted nets 11 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 25 , backward 27.
        Unrouted nets 8 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 40 , backward 39.
        Unrouted nets 12 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 14 , backward 26.
        Unrouted nets 6 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 14.
        Unrouted nets 4 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 9 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.031250 sec.
    forward max bucket size 15 , backward 24.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.015625 sec.
Detailed routing takes 39 iterations
Detailed routing takes 19.33 sec.
Start fix hold violation.
Build tmp routing results takes 0.12 sec.
Timing analysis takes 0.09 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.39 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.39 sec.
Used SRB routing arc is 107070.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 24.69 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 1078     | 6450          | 17                 
|   FF                     | 1222     | 38700         | 4                  
|   LUT                    | 3340     | 25800         | 13                 
|   LUT-FF pairs           | 638      | 25800         | 3                  
| Use of CLMS              | 681      | 4250          | 17                 
|   FF                     | 867      | 25500         | 4                  
|   LUT                    | 2113     | 17000         | 13                 
|   LUT-FF pairs           | 491      | 17000         | 3                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 2        | 134           | 2                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 45       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 10       | 296           | 4                  
|   IOBD                   | 4        | 64            | 7                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 3        | 56            | 6                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 10       | 400           | 3                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'soc_demo' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:9s
Action pnr: CPU time elapsed is 0h:1m:7s
Action pnr: Process CPU time elapsed is 0h:1m:31s
Current time: Wed Aug 16 01:05:14 2023
Action pnr: Peak memory pool usage is 984 MB
Action from compile to pnr: Total Real Time elapsed is 0h:2m:26s
Action from compile to pnr: Total CPU time elapsed is 0h:2m:8s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:2m:37s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
E: Memory alloc failed for size 1048512. Please clean up the memory and run again.
Program Error Out.
Action report_timing: Real time elapsed is 0h:0m:13s
Action report_timing: CPU time elapsed is 0h:0m:12s
Action report_timing: Process CPU time elapsed is 0h:0m:12s
Current time: Wed Aug 16 01:05:29 2023
Action report_timing: Peak memory pool usage is 714 MB
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5992020

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock soc_demo|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:14s
Action report_timing: CPU time elapsed is 0h:0m:14s
Action report_timing: Process CPU time elapsed is 0h:0m:16s
Current time: Wed Aug 16 01:06:04 2023
Action report_timing: Peak memory pool usage is 989 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:2m:40s
Action from compile to report_timing: Total CPU time elapsed is 0h:2m:22s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:2m:53s
Compiling architecture definition.
Analyzing project file 'E:/Pango Project/Rsicv_001/Sc_cpu/Sc_cpu.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.953125 sec.
Generating architecture configuration.
The bitstream file is "E:/Pango Project/Rsicv_001/Sc_cpu/generate_bitstream/soc_demo.sbit"
Generate programming file takes 9.453125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:20s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:20s
Current time: Wed Aug 16 01:06:27 2023
Action gen_bit_stream: Peak memory pool usage is 707 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:3m:0s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:2m:42s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:3m:13s
