# I2C-Bus-Protocol-Design-and-Verification
# This project includes a code for I2C bus protocol
# implementation between a master and a slave, and its verification using both 
# simulation and formal tools.

# QuestaSim is used for simulation
# Synopsys VCS Formal is used for Formal Verification using AEP and FPV
