{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716169739404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716169739404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 08:48:58 2024 " "Processing started: Mon May 20 08:48:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716169739404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169739404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169739404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716169739725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716169739725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.v 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCplus4 " "Found entity 1: PCplus4" {  } { { "PCplus4.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/PCplus4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator " "Found entity 1: Immediate_Generator" {  } { { "Immediate_Generator.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Immediate_Generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Control_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ALU_Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "Data_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Memory " "Found entity 1: Mux_Memory" {  } { { "Mux_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Mux_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Register " "Found entity 1: Mux_Register" {  } { { "Mux_Register.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Mux_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC " "Found entity 1: Add_PC" {  } { { "Add_PC.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Add_PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_PC " "Found entity 1: Mux_PC" {  } { { "Mux_PC.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Mux_PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747081 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ricsv_singlecycle.v 1 1 " "Using design file ricsv_singlecycle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RicsV_singleCycle " "Found entity 1: RicsV_singleCycle" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716169747125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716169747125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RicsV_singleCycle " "Elaborating entity \"RicsV_singleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716169747125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"PC:pc_inst\"" {  } { { "ricsv_singlecycle.v" "pc_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:imem_inst " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:imem_inst\"" {  } { { "ricsv_singlecycle.v" "imem_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747129 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Instruction_Memory.v(16) " "Verilog HDL Always Construct warning at Instruction_Memory.v(16): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716169747134 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747134 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747134 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747134 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[10\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[10\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747135 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[11\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[11\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[12\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[12\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747136 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[13\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[13\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747137 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[14\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[14\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[15\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[15\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747138 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[16\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[16\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[17\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[17\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747139 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[18\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[18\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747140 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[19\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[19\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[20\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[20\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747141 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[21\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[21\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[22\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[22\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747142 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[23\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[23\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747143 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[24\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[24\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[25\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[25\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747144 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[26\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[26\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747145 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[27\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[27\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[28\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[28\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747146 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[29\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[29\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[30\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[30\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747147 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[31\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[31\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747148 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[32\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[32\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[33\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[33\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747149 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[34\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[34\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747150 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[35\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[35\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[36\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[36\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747151 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[37\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[37\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747152 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[38\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[38\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747153 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[39\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[39\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747154 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[40\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[40\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747155 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[41\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[41\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[42\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[42\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747156 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[43\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[43\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[44\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[44\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747157 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[45\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[45\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747158 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[46\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[46\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[47\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[47\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747159 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[48\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[48\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[49\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[49\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747160 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[50\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[50\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747161 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[51\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[51\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[52\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[52\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747162 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[53\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[53\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747163 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[54\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[54\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747164 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[55\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[55\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[56\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[56\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747165 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[57\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[57\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[58\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[58\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747166 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[59\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[59\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747167 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[60\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[60\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[61\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[61\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747168 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[62\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[62\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[0\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[0\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[1\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[1\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[2\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[2\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[3\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[3\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[4\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[4\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[5\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[5\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[6\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[6\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[7\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[7\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[8\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[8\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[9\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[9\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[10\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[10\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[11\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[11\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[12\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[12\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[13\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[13\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[14\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[14\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[15\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[15\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[16\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[16\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[17\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[17\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[18\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[18\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[19\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[19\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[20\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[20\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[21\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[21\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[22\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[22\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[23\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[23\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[24\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[24\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[25\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[25\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[26\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[26\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[27\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[27\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[28\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[28\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[29\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[29\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[30\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[30\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Imemory\[63\]\[31\] Instruction_Memory.v(16) " "Inferred latch for \"Imemory\[63\]\[31\]\" at Instruction_Memory.v(16)" {  } { { "Instruction_Memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Instruction_Memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169747169 "|RicsV_singleCycle|Instruction_Memory:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCplus4 PCplus4:pcplus4_inst " "Elaborating entity \"PCplus4\" for hierarchy \"PCplus4:pcplus4_inst\"" {  } { { "ricsv_singlecycle.v" "pcplus4_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:regfile_inst " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:regfile_inst\"" {  } { { "ricsv_singlecycle.v" "regfile_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747172 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Register_File.v(18) " "Verilog HDL Always Construct warning at Register_File.v(18): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_File.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Register_File.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716169747177 "|RicsV_singleCycle|Register_File:regfile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Generator Immediate_Generator:immgen_inst " "Elaborating entity \"Immediate_Generator\" for hierarchy \"Immediate_Generator:immgen_inst\"" {  } { { "ricsv_singlecycle.v" "immgen_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control_inst " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control_inst\"" {  } { { "ricsv_singlecycle.v" "control_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747178 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(25) " "Verilog HDL Case Statement warning at Control_Unit.v(25): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Control_Unit.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1716169747179 "|RicsV_singleCycle|Control_Unit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:alucontrol_inst " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:alucontrol_inst\"" {  } { { "ricsv_singlecycle.v" "alucontrol_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_inst\"" {  } { { "ricsv_singlecycle.v" "alu_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory Data_memory:dmem_inst " "Elaborating entity \"Data_memory\" for hierarchy \"Data_memory:dmem_inst\"" {  } { { "ricsv_singlecycle.v" "dmem_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747182 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Data_memory.v(19) " "Verilog HDL Always Construct warning at Data_memory.v(19): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_memory.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/Data_memory.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716169747189 "|RicsV_singleCycle|Data_memory:dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Memory Mux_Memory:mux_mem_inst " "Elaborating entity \"Mux_Memory\" for hierarchy \"Mux_Memory:mux_mem_inst\"" {  } { { "ricsv_singlecycle.v" "mux_mem_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Register Mux_Register:mux_reg_inst " "Elaborating entity \"Mux_Register\" for hierarchy \"Mux_Register:mux_reg_inst\"" {  } { { "ricsv_singlecycle.v" "mux_reg_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC Add_PC:addpc_inst " "Elaborating entity \"Add_PC\" for hierarchy \"Add_PC:addpc_inst\"" {  } { { "ricsv_singlecycle.v" "addpc_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_PC Mux_PC:mux_pc_inst " "Elaborating entity \"Mux_PC\" for hierarchy \"Mux_PC:mux_pc_inst\"" {  } { { "ricsv_singlecycle.v" "mux_pc_inst" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169747193 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716169747848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_cur\[0\] GND " "Pin \"PC_cur\[0\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716169747904 "|RicsV_singleCycle|PC_cur[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_cur\[1\] GND " "Pin \"PC_cur\[1\]\" is stuck at GND" {  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716169747904 "|RicsV_singleCycle|PC_cur[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716169747904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716169747983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3072 " "3072 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716169748395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716169748685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716169748685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "962 " "Implemented 962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "322 " "Implemented 322 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716169748853 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716169748853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716169748853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716169748853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716169748919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 08:49:08 2024 " "Processing ended: Mon May 20 08:49:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716169748919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716169748919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716169748919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716169748919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716169751172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716169751172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 08:49:09 2024 " "Processing started: Mon May 20 08:49:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716169751172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716169751172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716169751173 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716169751327 ""}
{ "Info" "0" "" "Project  = RicsV_singleCycle" {  } {  } 0 0 "Project  = RicsV_singleCycle" 0 0 "Fitter" 0 0 1716169751328 ""}
{ "Info" "0" "" "Revision = RicsV_singleCycle" {  } {  } 0 0 "Revision = RicsV_singleCycle" 0 0 "Fitter" 0 0 1716169751329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716169751404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716169751405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RicsV_singleCycle EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"RicsV_singleCycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716169751417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716169751467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716169751467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716169751755 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716169751769 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716169751932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716169751932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716169751932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716169751932 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716169751932 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 0 { 0 ""} 0 1475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716169751953 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 0 { 0 ""} 0 1477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716169751953 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 0 { 0 ""} 0 1479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716169751953 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716169751953 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716169751953 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716169751953 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716169751960 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "386 386 " "No exact pin location assignment(s) for 386 pins of 386 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1716169752673 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RicsV_singleCycle.sdc " "Synopsys Design Constraints File file not found: 'RicsV_singleCycle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716169752930 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716169752930 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716169752940 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1716169752940 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716169752941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716169753019 ""}  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716169753019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716169753019 ""}  } { { "ricsv_singlecycle.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/ricsv_singlecycle.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716169753019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716169753266 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716169753267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716169753268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716169753270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716169753274 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716169753276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716169753276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716169753277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716169753312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716169753313 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716169753313 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "384 unused 2.5V 320 64 0 " "Number of I/O pins in group: 384 (unused VREF, 2.5V VCCIO, 320 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1716169753321 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1716169753321 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1716169753321 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716169753322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1716169753322 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1716169753322 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716169753702 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716169753724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716169755554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716169755705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716169755747 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716169770841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716169770841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716169771105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716169773477 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716169773477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716169774209 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716169774209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716169774211 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716169774322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716169774342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716169774512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716169774512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716169774704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716169775047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/output_files/RicsV_singleCycle.fit.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/RicsV_singleCycle/output_files/RicsV_singleCycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716169775804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6322 " "Peak virtual memory: 6322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716169776131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 08:49:36 2024 " "Processing ended: Mon May 20 08:49:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716169776131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716169776131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716169776131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716169776131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716169777992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716169777993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 08:49:37 2024 " "Processing started: Mon May 20 08:49:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716169777993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716169777993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RicsV_singleCycle -c RicsV_singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716169777993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716169778249 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716169779973 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716169780040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716169780569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 08:49:40 2024 " "Processing ended: Mon May 20 08:49:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716169780569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716169780569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716169780569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716169780569 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716169781209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716169782495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716169782495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 08:49:41 2024 " "Processing started: Mon May 20 08:49:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716169782495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716169782495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RicsV_singleCycle -c RicsV_singleCycle " "Command: quartus_sta RicsV_singleCycle -c RicsV_singleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716169782496 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716169782606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716169782726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716169782726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169782761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169782761 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RicsV_singleCycle.sdc " "Synopsys Design Constraints File file not found: 'RicsV_singleCycle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716169783074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783075 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716169783076 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716169783076 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716169783080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716169783080 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716169783083 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716169783100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716169783122 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716169783122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.057 " "Worst-case setup slack is -3.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.057             -59.060 clk  " "   -3.057             -59.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk  " "    0.455               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716169783131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716169783134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -523.450 clk  " "   -3.000            -523.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716169783168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716169783185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716169783415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716169783467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716169783473 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716169783473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.620 " "Worst-case setup slack is -2.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.620             -50.135 clk  " "   -2.620             -50.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clk  " "    0.407               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716169783481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716169783485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -523.450 clk  " "   -3.000            -523.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783488 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716169783513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716169783597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716169783599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716169783599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.809 " "Worst-case setup slack is -0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809              -9.912 clk  " "   -0.809              -9.912 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716169783608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716169783612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -375.083 clk  " "   -3.000            -375.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716169783614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716169783614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716169783909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716169783913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716169783978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 08:49:43 2024 " "Processing ended: Mon May 20 08:49:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716169783978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716169783978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716169783978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716169783978 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716169784721 ""}
