// Seed: 4037559446
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  always $display;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = -1;
  wire id_12, id_13;
  wire id_14, id_15;
  assign id_3 = id_5;
  wire id_16, id_17, id_18;
  module_0 modCall_1 ();
  wire id_19;
  assign id_16 = id_14;
  wire id_20;
endmodule
