#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 30 01:10:04 2024
# Process ID: 17424
# Current directory: D:/Verilog/Verilog/vga_camera_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3720 D:\Verilog\Verilog\vga_camera_1\vga_camera_1.xpr
# Log file: D:/Verilog/Verilog/vga_camera_1/vivado.log
# Journal file: D:/Verilog/Verilog/vga_camera_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/vga_camera_1/vga_camera_1.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Verilog/Verilog/vga_camera_1/vga_camera_1.runs/impl_1/top_VGA_CAMERA.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
