// Seed: 2786615723
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri id_3#((1'b0 & {id_6 != id_4, 1, id_1, 1})),
    input wor id_4,
    output supply1 id_5,
    input wor id_6,
    output uwire id_7
);
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output wire id_2,
    input tri1 id_3,
    inout tri id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output uwire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    output tri id_14,
    output wire id_15,
    output wand id_16,
    output tri0 id_17,
    output tri1 id_18,
    output tri id_19
);
  module_0(
      id_2, id_7, id_2, id_4, id_6, id_2, id_6, id_11
  );
endmodule
