# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:29:40 on May 13,2022
# vcom -reportprogress 300 -work work teclado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teclado
# -- Compiling architecture teclado of teclado
# ** Error: teclado.vhd(19): Cannot read output "K".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(19): Cannot read output "J".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(19): Cannot read output "H".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(19): Cannot read output "G".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: teclado.vhd(20): near "CASE": syntax error
# ** Note: teclado.vhd(27): VHDL Compiler exiting
# End time: 20:29:40 on May 13,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: E:/Questa/questa_fse/win64/vcom failed.
# Error in macro ./sim.do line 5
# E:/Questa/questa_fse/win64/vcom failed.
#     while executing
# "vcom -work work teclado.vhd"
vsim work.teclado
# vsim work.teclado 
# Start time: 20:29:52 on May 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit teclado.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 20:29:55 on May 13,2022, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.teclado
# vsim -voptargs="+acc" work.teclado 
# Start time: 20:30:03 on May 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit teclado.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 20:30:05 on May 13,2022, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:30:43 on May 13,2022
# vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teclado
# -- Compiling architecture teclado of teclado
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "K".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "J".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "H".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "G".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(20): near "CASE": syntax error
# ** Note: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(27): VHDL Compiler exiting
# End time: 20:30:44 on May 13,2022, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:30:47 on May 13,2022
# vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teclado
# -- Compiling architecture teclado of teclado
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "K".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "J".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "H".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(19): Cannot read output "G".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(20): near "CASE": syntax error
# ** Note: C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd(27): VHDL Compiler exiting
# End time: 20:30:47 on May 13,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:30:54 on May 13,2022
# vcom -reportprogress 300 -work work C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture testbench of testbench
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(9): (vcom-1360) Array type of "tecla_out" does not have an index constraint.
# -- Loading entity teclado
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(43): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(46): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(48): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(51): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(53): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(56): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(58): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(61): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(63): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(66): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(68): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd(74): VHDL Compiler exiting
# End time: 20:30:54 on May 13,2022, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 20:31:10 on May 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit testbench.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 20:31:14 on May 13,2022, Elapsed time: 0:00:04
# Errors: 1, Warnings: 0
EXIT
# invalid command name "EXIT"
exit
