<root><simulation><result_generated_time />2023-05-13 00:23:57<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [256, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 32)]], [], []]<O />[[[('C', 8)], [('C', 32)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 7), ('K', 2)], [('K', 20), ('C', 3)], []]<I />[[('OX', 7), ('OY', 7), ('K', 2), ('K', 20)], [('C', 3)], []]<O />[[('OX', 7)], [('OY', 7), ('K', 2), ('K', 20), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [4.0, 40.0, 1.0, 1.0], 'O': [256.0, 1, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 983040, 983040], 'I': [392, 301056, 301056], 'O': [56, 62720, 62720], 'O_partial': [56, 62720, 0], 'O_final': [0, 0, 62720]}<actual_mem_utilization_individual />{'W': [0.03, 0.03, 0.0], 'I': [0.77, 0.01, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.04, 0.0], 'I': [0.77, 0.04, 0.0], 'O': [0.11, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 49152, 983040], 'I': [392, 100352, 301056], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [256, 256, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[92160, 92160], [92160, 92160], [92160, 0]]<I />[[1128960, 28224], [28224, 28224], [28224, 0]]<O />[[(15680, 23520), (23520, 15680)], [(15680, 23520), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(15680, 23520), (23520, 15680)], [(15680, 23520), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[11520, 11520], [1440, 1440], [360, 0]]<I />[[141120, 3528], [441, 441], [110, 0]]<O />[[(1960, 2940), (2940, 1960)], [(245, 368), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([1960, 2940], [2940, 1960]), ([245, 368], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />0</mac_count></basic_info><energy><total_energy />9872799.2<mem_energy_breakdown><W />[8.1, 285.4, 479.5]<I />[48.7, 87.4, 146.8]<O />[3.4, 72.8, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />0.0<total />9871626.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6748<utilization_without_data_loading />0.9524<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.6748<mac_utilize_temporal_without_data_loading />0.9524</mac_array_utilization><latency><latency_cycle_with_data_loading />8714<latency_cycle_without_data_loading />6174<ideal_computing_cycle />5880<data_loading><load_cycle_total />2540<load_cycle_individual />{'W': [32, 1920, 0], 'I': [196, 588, 0]}<load_cycle_combined />{'W': 1920, 'I': 588}</data_loading><mem_stalling><mem_stall_cycle_total />294<mem_stall_cycle_individual />{'W': [[-5879], [-5782, -3894], [-5880, -5880]], 'I': [[-5879], [-86, 294], [-5880, -5880]], 'O': [[-5880], [-5040, -5880], [-5758, -5849]]}<mem_stall_cycle_shared />{'W': [[-5879], [-5782, 294], [0, 0]], 'I': [[-5879], [-86, 294], [0, 0]], 'O': [[-5880], [-5040, -5880], [-5758, -5849]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 983040, 983040], 'I': [392, 301056, 301056], 'O': [56, 62720, 62720], 'O_partial': [56, 62720, 0], 'O_final': [0, 0, 62720]}<data_size_each_level_total />{'W': [16384, 983040, 983040], 'I': [100352, 301056, 301056], 'O': [224, 62720, 62720]}<loop_cycles_each_level />{'W': [98, 5880, 5880], 'I': [1960, 5880, 5880], 'O': [7, 5880, 5880]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [40, 1, 1], 'O': [1, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 0.2], [51.2, 51.2], [51.2, 51.2]], 'O': [[8.0, 8.0], [32.0, 10.7], [10.7, 10.7]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 8.0], [2048.0, 51.2], [51.2, 51.2]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 10.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 8.0], [2048.0, 51.2], [51.2, 0]], 'O': [[8.0, 8.0], [32.0, 10.7], [10.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [2257.9, 250.4], [218.4, 10.7]], 'I': [[8.0, 8.0], [2257.9, 250.4], [218.4, 10.7]], 'O': [[8.0, 8.0], [2257.9, 250.4], [218.4, 10.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 5880], [98, 98, 60], [5880, 5880, 1]], 'I': [[1, 1, 5880], [49, 1960, 3], [5880, 5880, 1]], 'O': [[1, 1, 5880], [7, 7, 840], [5880, 5880, 1]]}<trans_time_real />{'W': [[0, 1, 5880], [[0, 98, 60], [32, 98, 60]], [[1920, 5880, 1], [480, 5880, 1]]], 'I': [[0, 1, 5880], [[6, 1960, 3], [196, 1960, 3]], [[588, 5880, 1], [147, 5880, 1]]], 'O': [[0, 1, 5880], [[1, 7, 840], [0, 7, 840]], [[122, 5880, 1], [31, 5880, 1]]]}<single_stall_cycle />{'W': [[-1], [-98, -66], [-3960, -5400]], 'I': [[-1], [-43, 147], [-5292, -5733]], 'O': [[-1], [-6, -7], [-5758, -5849]]}<single_stall_count />{'W': [5879, 59, 0], 'I': [5879, 2, 0], 'O': [5880, 840, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1888, 0], 'I': [98, 0], 'O': [840, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3054, -5880], [-5040, -5758]], 1: [[-5880, -5880], [-5758, -5880]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>