
Designer: 
	CHONG-HAO XU




Project Name:	
	2019 IC Design Contest Preliminary
	Image Convolutional Circuit Design


Class:
	S


Description:

	RTL Simulation PASS
	Gate Level Simulation PASS

	Target Area   : 270,000         um2
	Your Area     :  23,444.488589  um2


	Cycle: 7 (default 10)	


	
 
****************************************
Report : area
Design : CONV
Version: Q-2019.12
Date   : Fri Mar  1 14:57:05 2024
****************************************

Library(s) Used:

    slow (File: /usr/cad/designkit/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db)

Number of ports:                          105
Number of nets:                          2249
Number of cells:                         2118
Number of combinational cells:           1840
Number of sequential cells:               278
Number of macros/black boxes:               0
Number of buf/inv:                        407
Number of references:                     107

Combinational area:              14930.330306
Buf/Inv area:                     2578.350626
Noncombinational area:            8514.158283
Macro/Black Box area:                0.000000
Net Interconnect area:          235994.526184

Total cell area:                 23444.488589
Total area:                     259439.014773
1
