###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        54263   # Number of WRITE/WRITEP commands
num_reads_done                 =       663415   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       528750   # Number of read row buffer hits
num_read_cmds                  =       663415   # Number of READ/READP commands
num_writes_done                =        54295   # Number of read requests issued
num_write_row_hits             =        31818   # Number of write row buffer hits
num_act_cmds                   =       157662   # Number of ACT commands
num_pre_cmds                   =       157633   # Number of PRE commands
num_ondemand_pres              =       135750   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9370822   # Cyles of rank active rank.0
rank_active_cycles.1           =      9010509   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       629178   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       989491   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       664989   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10529   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4715   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7653   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2337   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1235   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1655   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2896   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2108   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          516   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19119   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           17   # Write cmd latency (cycles)
write_latency[60-79]           =           92   # Write cmd latency (cycles)
write_latency[80-99]           =          171   # Write cmd latency (cycles)
write_latency[100-119]         =          212   # Write cmd latency (cycles)
write_latency[120-139]         =          391   # Write cmd latency (cycles)
write_latency[140-159]         =          521   # Write cmd latency (cycles)
write_latency[160-179]         =          797   # Write cmd latency (cycles)
write_latency[180-199]         =         1154   # Write cmd latency (cycles)
write_latency[200-]            =        50893   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       268734   # Read request latency (cycles)
read_latency[40-59]            =        83861   # Read request latency (cycles)
read_latency[60-79]            =        84941   # Read request latency (cycles)
read_latency[80-99]            =        37904   # Read request latency (cycles)
read_latency[100-119]          =        28970   # Read request latency (cycles)
read_latency[120-139]          =        24967   # Read request latency (cycles)
read_latency[140-159]          =        16808   # Read request latency (cycles)
read_latency[160-179]          =        13862   # Read request latency (cycles)
read_latency[180-199]          =        11373   # Read request latency (cycles)
read_latency[200-]             =        91994   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.70881e+08   # Write energy
read_energy                    =  2.67489e+09   # Read energy
act_energy                     =  4.31363e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.02005e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.74956e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84739e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62256e+09   # Active standby energy rank.1
average_read_latency           =      117.386   # Average read request latency (cycles)
average_interarrival           =      13.9321   # Average request interarrival latency (cycles)
total_energy                   =  1.63287e+10   # Total energy (pJ)
average_power                  =      1632.87   # Average power (mW)
average_bandwidth              =      6.12446   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        58507   # Number of WRITE/WRITEP commands
num_reads_done                 =       747931   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       590224   # Number of read row buffer hits
num_read_cmds                  =       747931   # Number of READ/READP commands
num_writes_done                =        58526   # Number of read requests issued
num_write_row_hits             =        33187   # Number of write row buffer hits
num_act_cmds                   =       183802   # Number of ACT commands
num_pre_cmds                   =       183772   # Number of PRE commands
num_ondemand_pres              =       160111   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9170921   # Cyles of rank active rank.0
rank_active_cycles.1           =      9150171   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       829079   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       849829   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       755322   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9253   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4795   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7654   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2063   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1231   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1702   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2867   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2049   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          494   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19073   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            8   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           64   # Write cmd latency (cycles)
write_latency[80-99]           =          165   # Write cmd latency (cycles)
write_latency[100-119]         =          213   # Write cmd latency (cycles)
write_latency[120-139]         =          421   # Write cmd latency (cycles)
write_latency[140-159]         =          583   # Write cmd latency (cycles)
write_latency[160-179]         =          808   # Write cmd latency (cycles)
write_latency[180-199]         =         1076   # Write cmd latency (cycles)
write_latency[200-]            =        55156   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       271988   # Read request latency (cycles)
read_latency[40-59]            =        97174   # Read request latency (cycles)
read_latency[60-79]            =        98374   # Read request latency (cycles)
read_latency[80-99]            =        48110   # Read request latency (cycles)
read_latency[100-119]          =        36507   # Read request latency (cycles)
read_latency[120-139]          =        31042   # Read request latency (cycles)
read_latency[140-159]          =        22197   # Read request latency (cycles)
read_latency[160-179]          =        17052   # Read request latency (cycles)
read_latency[180-199]          =        14036   # Read request latency (cycles)
read_latency[200-]             =       111448   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.92067e+08   # Write energy
read_energy                    =  3.01566e+09   # Read energy
act_energy                     =  5.02882e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.97958e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.07918e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72265e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70971e+09   # Active standby energy rank.1
average_read_latency           =      122.221   # Average read request latency (cycles)
average_interarrival           =       12.399   # Average request interarrival latency (cycles)
total_energy                   =  1.67535e+10   # Total energy (pJ)
average_power                  =      1675.35   # Average power (mW)
average_bandwidth              =      6.88177   # Average bandwidth
