// Seed: 3923932344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wand id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_7 = -1;
  assign id_6 = -1 - 1;
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    output tri   id_2,
    input  tri1  id_3,
    inout  logic id_4
);
  wire id_6;
  wire [-1 : 1] id_7;
  struct packed {
    id_8  id_9;
    id_10 id_11;
  } [1 : 1] id_12;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7
  );
  wire id_13;
  always @(1 - id_3 or id_12.id_8 or -1) begin : LABEL_0
    id_4 = (id_12.id_9);
    id_12[-1] <= id_3;
  end
endmodule
