set ::env(PROJECT_NAME) counter_16bit
set ::env(DESIGN_TOP) counter_16bit
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/counter_16bit/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/counter_16bit/rtl/counter_16bit.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) micro_benchmarks
