Analysis & Synthesis report for GRP-ReCOP
Fri May 05 17:30:18 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. State Machine - |top|ControlUnit:b2v_inst|state
  7. State Machine - |top|ControlUnit:b2v_inst|next_state
  8. Source assignments for memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated
  9. Parameter Settings for User Entity Instance: regfile:b2v_inst4
 10. Parameter Settings for User Entity Instance: memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component
 11. Parameter Settings for User Entity Instance: sys_clock:b2v_inst6|altera_avalon_clock_source:clock_source_0
 12. Parameter Settings for User Entity Instance: ALU:b2v_inst7
 13. altsyncram Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "memory_interface:b2v_inst5|memory_block:memory_test"
 15. Port Connectivity Checks: "regfile:b2v_inst4"
 16. Port Connectivity Checks: "IR:b2v_inst3"
 17. Port Connectivity Checks: "PC:b2v_inst2"
 18. Port Connectivity Checks: "ControlUnit:b2v_inst"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 05 17:30:18 2023               ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name               ; GRP-ReCOP                                       ;
; Top-level Entity Name       ; top                                             ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; GRP-ReCOP          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File               ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+
; Altera ; RAM: 2-PORT                ; 18.1    ; N/A          ; N/A          ; |top|memory_interface:b2v_inst5|memory_block:memory_test ; memory_block/memory_block.vhd ;
; N/A    ; altera_avalon_clock_source ; 18.1    ; N/A          ; N/A          ; |top|sys_clock:b2v_inst6                                 ; clock/sys_clock.qsys          ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |top|ControlUnit:b2v_inst|state                        ;
+--------------+--------------+---------+----------+----------+----------+
; Name         ; state.R_HOLD ; state.R ; state.T2 ; state.T1 ; state.T0 ;
+--------------+--------------+---------+----------+----------+----------+
; state.T0     ; 0            ; 0       ; 0        ; 0        ; 0        ;
; state.T1     ; 0            ; 0       ; 0        ; 1        ; 1        ;
; state.T2     ; 0            ; 0       ; 1        ; 0        ; 1        ;
; state.R      ; 0            ; 1       ; 0        ; 0        ; 1        ;
; state.R_HOLD ; 1            ; 0       ; 0        ; 0        ; 1        ;
+--------------+--------------+---------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |top|ControlUnit:b2v_inst|next_state                                                 ;
+-------------------+-------------------+--------------+---------------+---------------+---------------+
; Name              ; next_state.R_HOLD ; next_state.R ; next_state.T2 ; next_state.T1 ; next_state.T0 ;
+-------------------+-------------------+--------------+---------------+---------------+---------------+
; next_state.T0     ; 0                 ; 0            ; 0             ; 0             ; 0             ;
; next_state.T1     ; 0                 ; 0            ; 0             ; 1             ; 1             ;
; next_state.T2     ; 0                 ; 0            ; 1             ; 0             ; 1             ;
; next_state.R      ; 0                 ; 1            ; 0             ; 0             ; 1             ;
; next_state.R_HOLD ; 1                 ; 0            ; 0             ; 0             ; 1             ;
+-------------------+-------------------+--------------+---------------+---------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:b2v_inst4 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; testing.mif          ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_3224      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_clock:b2v_inst6|altera_avalon_clock_source:clock_source_0 ;
+----------------+---------+---------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                            ;
+----------------+---------+---------------------------------------------------------------------------------+
; CLOCK_RATE     ; 50      ; Signed Integer                                                                  ;
; CLOCK_UNIT     ; 1000000 ; Signed Integer                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:b2v_inst7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; add_opcode     ; 00    ; Unsigned Binary                   ;
; sub_opcode     ; 01    ; Unsigned Binary                   ;
; subv_opcode    ; 01    ; Unsigned Binary                   ;
; and_opcode     ; 10    ; Unsigned Binary                   ;
; or_opcode      ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_interface:b2v_inst5|memory_block:memory_test" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                                        ;
+--------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "regfile:b2v_inst4" ;
+------------+-------+----------+---------------+
; Port       ; Type  ; Severity ; Details       ;
+------------+-------+----------+---------------+
; er_temp    ; Input ; Info     ; Stuck at GND  ;
; mem_hp_low ; Input ; Info     ; Stuck at GND  ;
; sip_hold   ; Input ; Info     ; Stuck at GND  ;
+------------+-------+----------+---------------+


+------------------------------------------+
; Port Connectivity Checks: "IR:b2v_inst3" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+------------------------------------------+
; Port Connectivity Checks: "PC:b2v_inst2" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ControlUnit:b2v_inst" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; reset ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri May 05 17:30:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-bdf_type File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 27
    Info (12023): Found entity 1: top File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file max.vhd
    Info (12022): Found design unit 1: Max-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/MAX.vhd Line: 14
    Info (12023): Found entity 1: Max File: C:/Users/epik990/Documents/v2/ReCOP/MAX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/ALU.vhd Line: 35
    Info (12023): Found entity 1: ALU File: C:/Users/epik990/Documents/v2/ReCOP/ALU.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clock/sys_clock/synthesis/sys_clock.vhd
    Info (12022): Found design unit 1: sys_clock-rtl File: C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd Line: 15
    Info (12023): Found entity 1: sys_clock File: C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file clock/sys_clock/synthesis/submodules/verbosity_pkg.sv
    Info (12022): Found design unit 1: verbosity_pkg (SystemVerilog) (sys_clock) File: C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv
    Info (12023): Found entity 1: altera_avalon_clock_source File: C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file regfile_tb.vhd
    Info (12022): Found design unit 1: regfile_tb-sim File: C:/Users/epik990/Documents/v2/ReCOP/RegFile_tb.vhd Line: 9
    Info (12023): Found entity 1: regfile_tb File: C:/Users/epik990/Documents/v2/ReCOP/RegFile_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/RegFile.vhd Line: 34
    Info (12023): Found entity 1: regfile File: C:/Users/epik990/Documents/v2/ReCOP/RegFile.vhd Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file recoptypes.vhd
Info (12021): Found 2 design units, including 1 entities, in source file recop.vhd
    Info (12022): Found design unit 1: ReCOP-structure File: C:/Users/epik990/Documents/v2/ReCOP/ReCOP.vhd Line: 9
    Info (12023): Found entity 1: ReCOP File: C:/Users/epik990/Documents/v2/ReCOP/ReCOP.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pc_tb.vhd
    Info (12022): Found design unit 1: PC_TB-behavior File: C:/Users/epik990/Documents/v2/ReCOP/PC_tb.vhd Line: 7
    Info (12023): Found entity 1: PC_TB File: C:/Users/epik990/Documents/v2/ReCOP/PC_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/PC.vhd Line: 30
    Info (12023): Found entity 1: PC File: C:/Users/epik990/Documents/v2/ReCOP/PC.vhd Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file opdec.vhd
Info (12021): Found 0 design units, including 0 entities, in source file mi.vhd
Info (12021): Found 2 design units, including 1 entities, in source file memory_interface_tb.vhd
    Info (12022): Found design unit 1: memory_interface_tb-sim File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_tb File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 23
    Info (12023): Found entity 1: memory_interface File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/IR.vhd Line: 21
    Info (12023): Found entity 1: IR File: C:/Users/epik990/Documents/v2/ReCOP/IR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DataPath-structure File: C:/Users/epik990/Documents/v2/ReCOP/Datapath.vhd Line: 26
    Info (12023): Found entity 1: DataPath File: C:/Users/epik990/Documents/v2/ReCOP/Datapath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlunit_tb.vhd
    Info (12022): Found design unit 1: ControlUnit_tb-sim File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit_tb.vhd Line: 8
    Info (12023): Found entity 1: ControlUnit_tb File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 35
    Info (12023): Found entity 1: ControlUnit File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory_block/memory_block.vhd
    Info (12022): Found design unit 1: memory_block-SYN File: C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd Line: 58
    Info (12023): Found entity 1: memory_block File: C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file zregister.vhd
    Info (12022): Found design unit 1: zRegister-behaviour File: C:/Users/epik990/Documents/v2/ReCOP/zRegister.vhd Line: 13
    Info (12023): Found entity 1: zRegister File: C:/Users/epik990/Documents/v2/ReCOP/zRegister.vhd Line: 5
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at top.vhd(185): used explicit default value for signal "reset" because signal was never assigned a value File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 185
Warning (10540): VHDL Signal Declaration warning at top.vhd(186): used explicit default value for signal "sip_hold" because signal was never assigned a value File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 186
Warning (10540): VHDL Signal Declaration warning at top.vhd(187): used explicit default value for signal "er_temp" because signal was never assigned a value File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 187
Warning (10540): VHDL Signal Declaration warning at top.vhd(188): used explicit default value for signal "mem_hp_low" because signal was never assigned a value File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 188
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:b2v_inst" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 194
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(13): used implicit default value for signal "data_in_control" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(16): used implicit default value for signal "wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(20): used implicit default value for signal "cu_selx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(21): used implicit default value for signal "cu_selz" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(22): used implicit default value for signal "z_control" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(23): used implicit default value for signal "selz_control" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(24): used implicit default value for signal "selx_control" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(26): used implicit default value for signal "ALU_Opcode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 26
Warning (10541): VHDL Signal Declaration warning at ControlUnit.vhd(27): used implicit default value for signal "CarryIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at ControlUnit.vhd(38): object "next_state" assigned a value but never read File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 38
Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(83): inferring latch(es) for signal or variable "next_state_op", which holds its previous value in one or more paths through the process File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(83): inferring latch(es) for signal or variable "pc_mux_select", which holds its previous value in one or more paths through the process File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (10041): Inferred latch for "pc_mux_select[0]" at ControlUnit.vhd(83) File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (10041): Inferred latch for "pc_mux_select[1]" at ControlUnit.vhd(83) File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (10041): Inferred latch for "next_state_op.R_HOLD" at ControlUnit.vhd(83) File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (10041): Inferred latch for "next_state_op.R" at ControlUnit.vhd(83) File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (10041): Inferred latch for "next_state_op.T2" at ControlUnit.vhd(83) File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (10041): Inferred latch for "next_state_op.T1" at ControlUnit.vhd(83) File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (10041): Inferred latch for "next_state_op.T0" at ControlUnit.vhd(83) File: C:/Users/epik990/Documents/v2/ReCOP/ControlUnit.vhd Line: 83
Info (12128): Elaborating entity "PC" for hierarchy "PC:b2v_inst2" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 216
Info (12128): Elaborating entity "IR" for hierarchy "IR:b2v_inst3" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 227
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:b2v_inst4" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 239
Info (12128): Elaborating entity "memory_interface" for hierarchy "memory_interface:b2v_inst5" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 263
Info (10041): Inferred latch for "address_b_temp[0]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[1]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[2]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[3]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[4]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[5]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[6]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[7]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[8]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[9]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[10]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_b_temp[11]" at memory_interface.vhd(56) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Info (10041): Inferred latch for "address_a_temp[0]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[1]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[2]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[3]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[4]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[5]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[6]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[7]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[8]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[9]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[10]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "address_a_temp[11]" at memory_interface.vhd(55) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Info (10041): Inferred latch for "temp_address[0]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[1]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[2]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[3]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[4]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[5]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[6]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[7]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[8]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[9]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[10]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (10041): Inferred latch for "temp_address[11]" at memory_interface.vhd(50) File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 50
Info (12128): Elaborating entity "memory_block" for hierarchy "memory_interface:b2v_inst5|memory_block:memory_test" File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component" File: C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component" File: C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd Line: 67
Info (12133): Instantiated megafunction "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/epik990/Documents/v2/ReCOP/memory_block/memory_block.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "testing.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3224.tdf
    Info (12023): Found entity 1: altsyncram_3224 File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3224" for hierarchy "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sys_clock" for hierarchy "sys_clock:b2v_inst6" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 277
Info (12128): Elaborating entity "altera_avalon_clock_source" for hierarchy "sys_clock:b2v_inst6|altera_avalon_clock_source:clock_source_0" File: C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd Line: 28
Warning (10034): Output port "clk" at altera_avalon_clock_source.sv(24) has no driver File: C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv Line: 24
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:b2v_inst7" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 281
Info (12128): Elaborating entity "zRegister" for hierarchy "zRegister:b2v_inst8" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 299
Info (12128): Elaborating entity "Max" for hierarchy "Max:b2v_inst9" File: C:/Users/epik990/Documents/v2/ReCOP/top.vhd Line: 305
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[5]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[4]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[3]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[2]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[1]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[0]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[7]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[8]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[9]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[10]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[11]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[0]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[1]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[2]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[3]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[4]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[5]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[6]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[7]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[8]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[9]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[10]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14026): LATCH primitive "memory_interface:b2v_inst5|address_a_temp[11]" is permanently enabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 55
Warning (14025): LATCH primitive "memory_interface:b2v_inst5|address_b_temp[6]" is permanently disabled File: C:/Users/epik990/Documents/v2/ReCOP/memory_interface.vhd Line: 56
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[0]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 40
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[1]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 78
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[2]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 116
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[3]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 154
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[4]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 192
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[5]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 230
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[6]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 268
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[7]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 306
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[8]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 344
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[9]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 382
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[10]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 420
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[11]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 458
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[12]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 496
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[13]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 534
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[14]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 572
        Warning (14320): Synthesized away node "memory_interface:b2v_inst5|memory_block:memory_test|altsyncram:altsyncram_component|altsyncram_3224:auto_generated|q_a[15]" File: C:/Users/epik990/Documents/v2/ReCOP/db/altsyncram_3224.tdf Line: 610
Error (12061): Can't synthesize current design -- Top partition does not contain any logic
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 60 warnings
    Error: Peak virtual memory: 4872 megabytes
    Error: Processing ended: Fri May 05 17:30:18 2023
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:17


