<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4260" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4260{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4260{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4260{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4260{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_4260{left:151px;bottom:1083px;letter-spacing:0.16px;}
#t6_4260{left:69px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t7_4260{left:69px;bottom:1043px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t8_4260{left:69px;bottom:1027px;letter-spacing:-0.2px;}
#t9_4260{left:69px;bottom:574px;letter-spacing:0.13px;}
#ta_4260{left:151px;bottom:574px;letter-spacing:0.16px;word-spacing:0.01px;}
#tb_4260{left:69px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_4260{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_4260{left:69px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_4260{left:69px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tf_4260{left:69px;bottom:484px;letter-spacing:-0.29px;word-spacing:-0.32px;}
#tg_4260{left:69px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#th_4260{left:69px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_4260{left:69px;bottom:209px;letter-spacing:0.13px;}
#tj_4260{left:151px;bottom:209px;letter-spacing:0.16px;word-spacing:0.01px;}
#tk_4260{left:69px;bottom:186px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#tl_4260{left:69px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_4260{left:69px;bottom:153px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tn_4260{left:69px;bottom:136px;letter-spacing:-0.16px;}
#to_4260{left:305px;bottom:982px;letter-spacing:0.12px;word-spacing:0.02px;}
#tp_4260{left:391px;bottom:982px;letter-spacing:0.13px;word-spacing:0.02px;}
#tq_4260{left:115px;bottom:962px;letter-spacing:-0.12px;}
#tr_4260{left:198px;bottom:962px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ts_4260{left:530px;bottom:962px;letter-spacing:-0.13px;}
#tt_4260{left:74px;bottom:940px;letter-spacing:-0.09px;}
#tu_4260{left:195px;bottom:940px;}
#tv_4260{left:282px;bottom:940px;letter-spacing:-0.11px;}
#tw_4260{left:282px;bottom:923px;letter-spacing:-0.12px;word-spacing:-0.76px;}
#tx_4260{left:282px;bottom:906px;letter-spacing:-0.1px;}
#ty_4260{left:74px;bottom:883px;letter-spacing:-0.17px;}
#tz_4260{left:195px;bottom:883px;}
#t10_4260{left:286px;bottom:883px;letter-spacing:-0.12px;}
#t11_4260{left:74px;bottom:860px;letter-spacing:-0.15px;}
#t12_4260{left:195px;bottom:860px;}
#t13_4260{left:282px;bottom:860px;letter-spacing:-0.11px;}
#t14_4260{left:74px;bottom:837px;letter-spacing:-0.15px;}
#t15_4260{left:195px;bottom:837px;}
#t16_4260{left:282px;bottom:837px;letter-spacing:-0.12px;}
#t17_4260{left:74px;bottom:814px;letter-spacing:-0.14px;}
#t18_4260{left:195px;bottom:814px;}
#t19_4260{left:282px;bottom:814px;letter-spacing:-0.11px;}
#t1a_4260{left:74px;bottom:791px;letter-spacing:-0.13px;}
#t1b_4260{left:195px;bottom:791px;}
#t1c_4260{left:282px;bottom:791px;letter-spacing:-0.11px;}
#t1d_4260{left:74px;bottom:768px;letter-spacing:-0.13px;}
#t1e_4260{left:195px;bottom:768px;}
#t1f_4260{left:282px;bottom:768px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t1g_4260{left:282px;bottom:752px;letter-spacing:-0.07px;}
#t1h_4260{left:74px;bottom:729px;letter-spacing:-0.15px;}
#t1i_4260{left:195px;bottom:729px;}
#t1j_4260{left:282px;bottom:729px;letter-spacing:-0.12px;}
#t1k_4260{left:74px;bottom:706px;letter-spacing:-0.15px;}
#t1l_4260{left:195px;bottom:706px;letter-spacing:-0.11px;}
#t1m_4260{left:282px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4260{left:74px;bottom:683px;letter-spacing:-0.14px;}
#t1o_4260{left:195px;bottom:683px;letter-spacing:-0.12px;}
#t1p_4260{left:282px;bottom:683px;letter-spacing:-0.11px;}
#t1q_4260{left:74px;bottom:660px;letter-spacing:-0.15px;}
#t1r_4260{left:195px;bottom:660px;letter-spacing:-0.13px;}
#t1s_4260{left:282px;bottom:660px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_4260{left:74px;bottom:637px;letter-spacing:-0.16px;}
#t1u_4260{left:195px;bottom:637px;letter-spacing:-0.12px;}
#t1v_4260{left:282px;bottom:637px;letter-spacing:-0.12px;}
#t1w_4260{left:200px;bottom:394px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1x_4260{left:286px;bottom:394px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1y_4260{left:115px;bottom:374px;letter-spacing:-0.12px;}
#t1z_4260{left:198px;bottom:374px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t20_4260{left:530px;bottom:374px;letter-spacing:-0.13px;}
#t21_4260{left:74px;bottom:351px;letter-spacing:-0.13px;}
#t22_4260{left:195px;bottom:351px;}
#t23_4260{left:282px;bottom:351px;letter-spacing:-0.11px;}
#t24_4260{left:282px;bottom:334px;letter-spacing:-0.1px;}
#t25_4260{left:74px;bottom:312px;letter-spacing:-0.14px;}
#t26_4260{left:195px;bottom:312px;}
#t27_4260{left:282px;bottom:312px;letter-spacing:-0.11px;}
#t28_4260{left:282px;bottom:295px;letter-spacing:-0.11px;}
#t29_4260{left:74px;bottom:272px;letter-spacing:-0.13px;}
#t2a_4260{left:195px;bottom:272px;letter-spacing:-0.11px;}
#t2b_4260{left:286px;bottom:272px;letter-spacing:-0.11px;}

.s1_4260{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4260{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4260{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4260{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4260{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4260{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4260{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4260" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4260Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4260" style="-webkit-user-select: none;"><object width="935" height="1210" data="4260/4260.svg" type="image/svg+xml" id="pdf4260" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4260" class="t s1_4260">35-6 </span><span id="t2_4260" class="t s1_4260">Vol. 3D </span>
<span id="t3_4260" class="t s2_4260">ENCLAVE ACCESS CONTROL AND DATA STRUCTURES </span>
<span id="t4_4260" class="t s3_4260">35.7.1 </span><span id="t5_4260" class="t s3_4260">ATTRIBUTES </span>
<span id="t6_4260" class="t s4_4260">The ATTRIBUTES data structure is comprised of bit-granular fields that are used in the SECS, the REPORT and the </span>
<span id="t7_4260" class="t s4_4260">KEYREQUEST structures. CPUID.(EAX=12H, ECX=1) enumerates a bitmap of permitted 1-setting of bits in ATTRI- </span>
<span id="t8_4260" class="t s4_4260">BUTES. </span>
<span id="t9_4260" class="t s3_4260">35.7.2 </span><span id="ta_4260" class="t s3_4260">SECS.MISCSELECT Field </span>
<span id="tb_4260" class="t s4_4260">CPUID.(EAX=12H, ECX=0):EBX[31:0] enumerates which extended information that the processor can save into </span>
<span id="tc_4260" class="t s4_4260">the MISC region of SSA when an AEX occurs. An enclave writer can specify via SIGSTRUCT how to set the </span>
<span id="td_4260" class="t s4_4260">SECS.MISCSELECT field. The bit vector of MISCSELECT selects which extended information is to be saved in the </span>
<span id="te_4260" class="t s4_4260">MISC region of the SSA frame when an AEX is generated. The bit vector definition of extended information is listed </span>
<span id="tf_4260" class="t s4_4260">in Table 35-4. </span>
<span id="tg_4260" class="t s4_4260">If CPUID.(EAX=12H, ECX=0):EBX[31:0] = 0, SECS.MISCSELECT field must be all zeros. </span>
<span id="th_4260" class="t s4_4260">The SECS.MISCSELECT field determines the size of MISC region of the SSA frame, see Section 35.9.2. </span>
<span id="ti_4260" class="t s3_4260">35.7.3 </span><span id="tj_4260" class="t s3_4260">SECS.CET_ATTRIBUTES Field </span>
<span id="tk_4260" class="t s4_4260">The SECS.CET_ATTRIBUTES field can be used by the enclave writer to enable various CET attributes in an enclave. </span>
<span id="tl_4260" class="t s4_4260">This field exists when CPUID.(EAX=12,ECX=1):EAX[6] is enumerated as 1. Bits 1:0 are defined when </span>
<span id="tm_4260" class="t s4_4260">CPUID.(EAX=7, ECX=0):ECX.CET_SS is 1, and bits 5:2 are defined when CPUID.(EAX=7, ECX=0):EDX.CET_IBT is </span>
<span id="tn_4260" class="t s4_4260">1. </span>
<span id="to_4260" class="t s5_4260">Table 35-3. </span><span id="tp_4260" class="t s5_4260">Layout of ATTRIBUTES Structure </span>
<span id="tq_4260" class="t s6_4260">Field </span><span id="tr_4260" class="t s6_4260">Bit Position </span><span id="ts_4260" class="t s6_4260">Description </span>
<span id="tt_4260" class="t s7_4260">INIT </span><span id="tu_4260" class="t s7_4260">0 </span><span id="tv_4260" class="t s7_4260">This bit indicates if the enclave has been initialized by EINIT. It must be cleared when loaded as </span>
<span id="tw_4260" class="t s7_4260">part of ECREATE. For EREPORT instruction, TARGET_INFO.ATTRIBUTES[ENIT] must always be 1 to </span>
<span id="tx_4260" class="t s7_4260">match the state after EINIT has initialized the enclave. </span>
<span id="ty_4260" class="t s7_4260">DEBUG </span><span id="tz_4260" class="t s7_4260">1 </span><span id="t10_4260" class="t s7_4260">If 1, the enclave permit debugger to read and write enclave data using EDBGRD and EDBGWR. </span>
<span id="t11_4260" class="t s7_4260">MODE64BIT </span><span id="t12_4260" class="t s7_4260">2 </span><span id="t13_4260" class="t s7_4260">Enclave runs in 64-bit mode. </span>
<span id="t14_4260" class="t s7_4260">RESERVED </span><span id="t15_4260" class="t s7_4260">3 </span><span id="t16_4260" class="t s7_4260">Must be Zero. </span>
<span id="t17_4260" class="t s7_4260">PROVISIONKEY </span><span id="t18_4260" class="t s7_4260">4 </span><span id="t19_4260" class="t s7_4260">Provisioning Key is available from EGETKEY. </span>
<span id="t1a_4260" class="t s7_4260">EINITTOKEN_KEY </span><span id="t1b_4260" class="t s7_4260">5 </span><span id="t1c_4260" class="t s7_4260">EINIT token key is available from EGETKEY. </span>
<span id="t1d_4260" class="t s7_4260">CET </span><span id="t1e_4260" class="t s7_4260">6 </span><span id="t1f_4260" class="t s7_4260">Enable CET attributes. When CPUID.(EAX=12H, ECX=1):EAX[6] is 0 this bit is reserved and must be </span>
<span id="t1g_4260" class="t s7_4260">0. </span>
<span id="t1h_4260" class="t s7_4260">KSS </span><span id="t1i_4260" class="t s7_4260">7 </span><span id="t1j_4260" class="t s7_4260">Key Separation and Sharing Enabled. </span>
<span id="t1k_4260" class="t s7_4260">RESERVED </span><span id="t1l_4260" class="t s7_4260">9:8 </span><span id="t1m_4260" class="t s7_4260">Must be zero. </span>
<span id="t1n_4260" class="t s7_4260">AEXNOTIFY </span><span id="t1o_4260" class="t s7_4260">10 </span><span id="t1p_4260" class="t s7_4260">The bit indicates that threads within the enclave may receive AEX notifications. </span>
<span id="t1q_4260" class="t s7_4260">RESERVED </span><span id="t1r_4260" class="t s7_4260">63:11 </span><span id="t1s_4260" class="t s7_4260">Must be zero. </span>
<span id="t1t_4260" class="t s7_4260">XFRM </span><span id="t1u_4260" class="t s7_4260">127:64 </span><span id="t1v_4260" class="t s7_4260">XSAVE Feature Request Mask. See Section 39.7. </span>
<span id="t1w_4260" class="t s5_4260">Table 35-4. </span><span id="t1x_4260" class="t s5_4260">Bit Vector Layout of MISCSELECT Field of Extended Information </span>
<span id="t1y_4260" class="t s6_4260">Field </span><span id="t1z_4260" class="t s6_4260">Bit Position </span><span id="t20_4260" class="t s6_4260">Description </span>
<span id="t21_4260" class="t s7_4260">EXINFO </span><span id="t22_4260" class="t s7_4260">0 </span><span id="t23_4260" class="t s7_4260">Report information about page fault and general protection exception that occurred inside an </span>
<span id="t24_4260" class="t s7_4260">enclave. </span>
<span id="t25_4260" class="t s7_4260">CPINFO </span><span id="t26_4260" class="t s7_4260">1 </span><span id="t27_4260" class="t s7_4260">Report information about control protection exception that occurred inside an enclave. When </span>
<span id="t28_4260" class="t s7_4260">CPUID.(EAX=12H, ECX=0):EBX[1] is 0, this bit is reserved. </span>
<span id="t29_4260" class="t s7_4260">Reserved </span><span id="t2a_4260" class="t s7_4260">31:2 </span><span id="t2b_4260" class="t s7_4260">Reserved (0). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
