Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul 20 09:54:12 2020
| Host         : LAPTOP-7AIFQ6TN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Gyro_Demo_Verilog_timing_summary_routed.rpt -pb Gyro_Demo_Verilog_timing_summary_routed.pb -rpx Gyro_Demo_Verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Demo_Verilog
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: UART0_Ctrl/UART0/UART_CLK/clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: UART0_Ctrl/UART0/UART_CLK/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 640 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.463        0.000                      0                  907        0.032        0.000                      0                  907        3.000        0.000                       0                   646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.463        0.000                      0                  907        0.106        0.000                      0                  907        4.500        0.000                       0                   642  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.464        0.000                      0                  907        0.106        0.000                      0                  907        4.500        0.000                       0                   642  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.463        0.000                      0                  907        0.032        0.000                      0                  907  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.463        0.000                      0                  907        0.032        0.000                      0                  907  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.632ns (47.068%)  route 1.835ns (52.932%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.059     0.731    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.124     0.855 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.855    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.368 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.368    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.597 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.776     2.372    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.310     2.682 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.682    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     3.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.584     4.188    
                         clock uncertainty           -0.074     4.114    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.032     4.146    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.146    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.902ns (30.912%)  route 4.251ns (69.088%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          0.608     3.411    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.150     3.561 f  IIC_0/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.868     4.429    IIC_0/reg_byte_cnt[2]_i_2_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326     4.755 r  IIC_0/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.615     5.370    IIC_0/reg_byte_cnt[1]_i_1_n_0
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.609     9.217    
                         clock uncertainty           -0.074     9.143    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)       -0.040     9.103    IIC_0/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 IIC_0/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.312ns (24.324%)  route 4.082ns (75.676%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.640    -0.779    IIC_0/clk_out1
    SLICE_X3Y2           FDCE                                         r  IIC_0/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  IIC_0/reg_scl_cnt_reg[11]/Q
                         net (fo=4, routed)           1.025     0.702    IIC_0/sel0[11]
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     0.826 f  IIC_0/state_current[3]_i_5/O
                         net (fo=5, routed)           0.683     1.509    IIC_0/state_current[3]_i_5_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I5_O)        0.124     1.633 r  IIC_0/state_current[3]_i_3/O
                         net (fo=8, routed)           0.518     2.151    IIC_0/state_current[3]_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.275 f  IIC_0/reg_byte_cnt[2]_i_5/O
                         net (fo=5, routed)           0.974     3.249    IIC_0/reg_byte_cnt[2]_i_5_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.153     3.402 f  IIC_0/sda_dir_o_i_2/O
                         net (fo=2, routed)           0.559     3.961    IIC_0/sda_dir_o_i_2_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.331     4.292 r  IIC_0/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.323     4.615    IIC_0/iic_sda_o_i_1_n_0
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_CE)      -0.205     8.899    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.674ns (29.758%)  route 3.951ns (70.242%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.235     4.037    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.161 r  IIC_0/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.557     4.719    IIC_0/iic_sda_o_i_6_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.843 r  IIC_0/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.843    IIC_0/iic_sda_o
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_D)        0.029     9.133    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.910ns (34.174%)  route 3.679ns (65.826%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.487     4.474    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.332     4.806 r  IIC_0/data_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000     4.806    IIC_0/data_r_o[1]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.077     9.195    IIC_0/data_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.910ns (34.192%)  route 3.676ns (65.808%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.484     4.471    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.332     4.803 r  IIC_0/data_r_o[7]_i_1/O
                         net (fo=1, routed)           0.000     4.803    IIC_0/data_r_o[7]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.081     9.199    IIC_0/data_r_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.910ns (34.283%)  route 3.661ns (65.717%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.469     4.457    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I1_O)        0.332     4.789 r  IIC_0/data_r_o[5]_i_1/O
                         net (fo=1, routed)           0.000     4.789    IIC_0/data_r_o[5]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.079     9.197    IIC_0/data_r_o_reg[5]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.910ns (34.837%)  route 3.573ns (65.162%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.380     4.368    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.332     4.700 r  IIC_0/data_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000     4.700    IIC_0/data_r_o[3]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.516     8.607    IIC_0/clk_out1
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/C
                         clock pessimism              0.584     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031     9.148    IIC_0/data_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.522ns (27.896%)  route 3.934ns (72.104%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         2.177     1.849    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.973 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.973    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.374 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.374    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.602 f  UART0_Ctrl/UART0/UART_CLK/clk1_carry__1/CO[2]
                         net (fo=32, routed)          1.757     4.358    UART0_Ctrl/UART0/UART_CLK/clk1
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.313     4.671 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.671    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     9.178    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.767ns (36.436%)  route 3.083ns (63.564%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.799     1.470    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.594 r  UART0_Ctrl/UART0/UART_CLK/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.594    UART0_Ctrl/UART0/UART_CLK/i__carry_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.126 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.126    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.240 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.240    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.468 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.312     2.781    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X10Y13         LUT3 (Prop_lut3_I0_O)        0.313     3.094 r  UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1/O
                         net (fo=31, routed)          0.971     4.065    UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     8.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.174    
                         clock uncertainty           -0.074     9.100    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524     8.576    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.370    UART0_Ctrl/UART_Package0/data_i[29]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.431    UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.570    -0.556    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.067    -0.348    Gyro_0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.075    -0.481    Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package_CLK/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/package_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/UART_Package_CLK/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package_CLK/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    UART0_Ctrl/clk
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.075    -0.485    UART0_Ctrl/package_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[42]/Q
                         net (fo=1, routed)           0.053    -0.371    UART0_Ctrl/UART_Package0/data_i[42]
    SLICE_X21Y9          LUT4 (Prop_lut4_I0_O)        0.045    -0.326 r  UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1_n_0
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X21Y9          FDCE (Hold_fdce_C_D)         0.092    -0.460    UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.563    -0.563    UART0_Ctrl/clk_out1
    SLICE_X17Y5          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/magx_data_i_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[5]
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[5]_i_1_n_0
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.833    -0.796    UART0_Ctrl/clk_out1
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/C
                         clock pessimism              0.246    -0.550    
    SLICE_X16Y5          FDCE (Hold_fdce_C_D)         0.092    -0.458    UART0_Ctrl/data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.335    UART0_Ctrl/UART_Package0/data_i[30]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.431    UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_2_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/data_5_reg[7][16]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.470    UART0_Ctrl/UART_Package0/data_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_1_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.319    UART0_Ctrl/UART_Package0/data_5_reg[7][9]
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.078    -0.468    UART0_Ctrl/UART_Package0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Gyro_0/anglez_data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/anglez_data_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.562    -0.564    Gyro_0/clk_out1
    SLICE_X18Y5          FDCE                                         r  Gyro_0/anglez_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  Gyro_0/anglez_data_o_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.350    UART0_Ctrl/i_anglez_data[3]
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X19Y5          FDCE (Hold_fdce_C_D)         0.047    -0.504    UART0_Ctrl/anglez_data_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X11Y5          FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.319    Gyro_0/Gyro_Read_Data_0/read_addr_i[3]
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X9Y5           FDCE (Hold_fdce_C_D)         0.070    -0.474    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y3       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y3       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y3       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.632ns (47.068%)  route 1.835ns (52.932%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.059     0.731    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.124     0.855 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.855    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.368 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.368    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.597 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.776     2.372    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.310     2.682 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.682    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     3.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.584     4.188    
                         clock uncertainty           -0.074     4.115    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.032     4.147    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.147    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.902ns (30.912%)  route 4.251ns (69.088%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          0.608     3.411    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.150     3.561 f  IIC_0/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.868     4.429    IIC_0/reg_byte_cnt[2]_i_2_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326     4.755 r  IIC_0/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.615     5.370    IIC_0/reg_byte_cnt[1]_i_1_n_0
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.609     9.217    
                         clock uncertainty           -0.074     9.144    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)       -0.040     9.104    IIC_0/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 IIC_0/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.312ns (24.324%)  route 4.082ns (75.676%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.640    -0.779    IIC_0/clk_out1
    SLICE_X3Y2           FDCE                                         r  IIC_0/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  IIC_0/reg_scl_cnt_reg[11]/Q
                         net (fo=4, routed)           1.025     0.702    IIC_0/sel0[11]
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     0.826 f  IIC_0/state_current[3]_i_5/O
                         net (fo=5, routed)           0.683     1.509    IIC_0/state_current[3]_i_5_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I5_O)        0.124     1.633 r  IIC_0/state_current[3]_i_3/O
                         net (fo=8, routed)           0.518     2.151    IIC_0/state_current[3]_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.275 f  IIC_0/reg_byte_cnt[2]_i_5/O
                         net (fo=5, routed)           0.974     3.249    IIC_0/reg_byte_cnt[2]_i_5_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.153     3.402 f  IIC_0/sda_dir_o_i_2/O
                         net (fo=2, routed)           0.559     3.961    IIC_0/sda_dir_o_i_2_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.331     4.292 r  IIC_0/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.323     4.615    IIC_0/iic_sda_o_i_1_n_0
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.105    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_CE)      -0.205     8.900    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.674ns (29.758%)  route 3.951ns (70.242%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.235     4.037    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.161 r  IIC_0/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.557     4.719    IIC_0/iic_sda_o_i_6_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.843 r  IIC_0/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.843    IIC_0/iic_sda_o
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.105    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_D)        0.029     9.134    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.910ns (34.174%)  route 3.679ns (65.826%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.487     4.474    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.332     4.806 r  IIC_0/data_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000     4.806    IIC_0/data_r_o[1]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.119    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.077     9.196    IIC_0/data_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.910ns (34.192%)  route 3.676ns (65.808%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.484     4.471    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.332     4.803 r  IIC_0/data_r_o[7]_i_1/O
                         net (fo=1, routed)           0.000     4.803    IIC_0/data_r_o[7]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.119    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.081     9.200    IIC_0/data_r_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.910ns (34.283%)  route 3.661ns (65.717%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.469     4.457    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I1_O)        0.332     4.789 r  IIC_0/data_r_o[5]_i_1/O
                         net (fo=1, routed)           0.000     4.789    IIC_0/data_r_o[5]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.119    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.079     9.198    IIC_0/data_r_o_reg[5]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.910ns (34.837%)  route 3.573ns (65.162%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.380     4.368    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.332     4.700 r  IIC_0/data_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000     4.700    IIC_0/data_r_o[3]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.516     8.607    IIC_0/clk_out1
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/C
                         clock pessimism              0.584     9.191    
                         clock uncertainty           -0.074     9.118    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031     9.149    IIC_0/data_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.149    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.522ns (27.896%)  route 3.934ns (72.104%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         2.177     1.849    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.973 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.973    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.374 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.374    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.602 f  UART0_Ctrl/UART0/UART_CLK/clk1_carry__1/CO[2]
                         net (fo=32, routed)          1.757     4.358    UART0_Ctrl/UART0/UART_CLK/clk1
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.313     4.671 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.671    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     9.179    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.767ns (36.436%)  route 3.083ns (63.564%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.799     1.470    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.594 r  UART0_Ctrl/UART0/UART_CLK/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.594    UART0_Ctrl/UART0/UART_CLK/i__carry_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.126 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.126    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.240 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.240    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.468 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.312     2.781    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X10Y13         LUT3 (Prop_lut3_I0_O)        0.313     3.094 r  UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1/O
                         net (fo=31, routed)          0.971     4.065    UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     8.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.174    
                         clock uncertainty           -0.074     9.101    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524     8.577    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.370    UART0_Ctrl/UART_Package0/data_i[29]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.431    UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.570    -0.556    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.067    -0.348    Gyro_0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.075    -0.481    Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package_CLK/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/package_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/UART_Package_CLK/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package_CLK/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    UART0_Ctrl/clk
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.075    -0.485    UART0_Ctrl/package_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[42]/Q
                         net (fo=1, routed)           0.053    -0.371    UART0_Ctrl/UART_Package0/data_i[42]
    SLICE_X21Y9          LUT4 (Prop_lut4_I0_O)        0.045    -0.326 r  UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1_n_0
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X21Y9          FDCE (Hold_fdce_C_D)         0.092    -0.460    UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.563    -0.563    UART0_Ctrl/clk_out1
    SLICE_X17Y5          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/magx_data_i_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[5]
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[5]_i_1_n_0
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.833    -0.796    UART0_Ctrl/clk_out1
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/C
                         clock pessimism              0.246    -0.550    
    SLICE_X16Y5          FDCE (Hold_fdce_C_D)         0.092    -0.458    UART0_Ctrl/data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.335    UART0_Ctrl/UART_Package0/data_i[30]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/C
                         clock pessimism              0.247    -0.552    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.431    UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_2_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/data_5_reg[7][16]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.470    UART0_Ctrl/UART_Package0/data_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_1_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.319    UART0_Ctrl/UART_Package0/data_5_reg[7][9]
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.078    -0.468    UART0_Ctrl/UART_Package0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Gyro_0/anglez_data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/anglez_data_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.562    -0.564    Gyro_0/clk_out1
    SLICE_X18Y5          FDCE                                         r  Gyro_0/anglez_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  Gyro_0/anglez_data_o_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.350    UART0_Ctrl/i_anglez_data[3]
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/C
                         clock pessimism              0.247    -0.551    
    SLICE_X19Y5          FDCE (Hold_fdce_C_D)         0.047    -0.504    UART0_Ctrl/anglez_data_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X11Y5          FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.319    Gyro_0/Gyro_Read_Data_0/read_addr_i[3]
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X9Y5           FDCE (Hold_fdce_C_D)         0.070    -0.474    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    System_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y3       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y3       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/FSM_sequential_state_current_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/flg_hold_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y3       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_en_rise_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_hold_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6       Gyro_0/Gyro_Init_0/Trigger_Write/reg_trig_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    System_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  System_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.632ns (47.068%)  route 1.835ns (52.932%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.059     0.731    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.124     0.855 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.855    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.368 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.368    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.597 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.776     2.372    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.310     2.682 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.682    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     3.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.584     4.188    
                         clock uncertainty           -0.074     4.114    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.032     4.146    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.146    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.902ns (30.912%)  route 4.251ns (69.088%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          0.608     3.411    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.150     3.561 f  IIC_0/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.868     4.429    IIC_0/reg_byte_cnt[2]_i_2_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326     4.755 r  IIC_0/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.615     5.370    IIC_0/reg_byte_cnt[1]_i_1_n_0
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.609     9.217    
                         clock uncertainty           -0.074     9.143    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)       -0.040     9.103    IIC_0/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 IIC_0/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.312ns (24.324%)  route 4.082ns (75.676%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.640    -0.779    IIC_0/clk_out1
    SLICE_X3Y2           FDCE                                         r  IIC_0/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  IIC_0/reg_scl_cnt_reg[11]/Q
                         net (fo=4, routed)           1.025     0.702    IIC_0/sel0[11]
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     0.826 f  IIC_0/state_current[3]_i_5/O
                         net (fo=5, routed)           0.683     1.509    IIC_0/state_current[3]_i_5_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I5_O)        0.124     1.633 r  IIC_0/state_current[3]_i_3/O
                         net (fo=8, routed)           0.518     2.151    IIC_0/state_current[3]_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.275 f  IIC_0/reg_byte_cnt[2]_i_5/O
                         net (fo=5, routed)           0.974     3.249    IIC_0/reg_byte_cnt[2]_i_5_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.153     3.402 f  IIC_0/sda_dir_o_i_2/O
                         net (fo=2, routed)           0.559     3.961    IIC_0/sda_dir_o_i_2_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.331     4.292 r  IIC_0/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.323     4.615    IIC_0/iic_sda_o_i_1_n_0
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_CE)      -0.205     8.899    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.674ns (29.758%)  route 3.951ns (70.242%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.235     4.037    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.161 r  IIC_0/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.557     4.719    IIC_0/iic_sda_o_i_6_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.843 r  IIC_0/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.843    IIC_0/iic_sda_o
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_D)        0.029     9.133    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.910ns (34.174%)  route 3.679ns (65.826%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.487     4.474    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.332     4.806 r  IIC_0/data_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000     4.806    IIC_0/data_r_o[1]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.077     9.195    IIC_0/data_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.910ns (34.192%)  route 3.676ns (65.808%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.484     4.471    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.332     4.803 r  IIC_0/data_r_o[7]_i_1/O
                         net (fo=1, routed)           0.000     4.803    IIC_0/data_r_o[7]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.081     9.199    IIC_0/data_r_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.910ns (34.283%)  route 3.661ns (65.717%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.469     4.457    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I1_O)        0.332     4.789 r  IIC_0/data_r_o[5]_i_1/O
                         net (fo=1, routed)           0.000     4.789    IIC_0/data_r_o[5]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.079     9.197    IIC_0/data_r_o_reg[5]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.910ns (34.837%)  route 3.573ns (65.162%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.380     4.368    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.332     4.700 r  IIC_0/data_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000     4.700    IIC_0/data_r_o[3]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.516     8.607    IIC_0/clk_out1
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/C
                         clock pessimism              0.584     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031     9.148    IIC_0/data_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.522ns (27.896%)  route 3.934ns (72.104%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         2.177     1.849    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.973 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.973    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.374 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.374    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.602 f  UART0_Ctrl/UART0/UART_CLK/clk1_carry__1/CO[2]
                         net (fo=32, routed)          1.757     4.358    UART0_Ctrl/UART0/UART_CLK/clk1
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.313     4.671 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.671    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     9.178    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.767ns (36.436%)  route 3.083ns (63.564%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.799     1.470    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.594 r  UART0_Ctrl/UART0/UART_CLK/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.594    UART0_Ctrl/UART0/UART_CLK/i__carry_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.126 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.126    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.240 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.240    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.468 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.312     2.781    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X10Y13         LUT3 (Prop_lut3_I0_O)        0.313     3.094 r  UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1/O
                         net (fo=31, routed)          0.971     4.065    UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     8.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.174    
                         clock uncertainty           -0.074     9.100    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524     8.576    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.370    UART0_Ctrl/UART_Package0/data_i[29]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.357    UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.570    -0.556    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.067    -0.348    Gyro_0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.075    -0.407    Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package_CLK/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/package_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/UART_Package_CLK/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package_CLK/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    UART0_Ctrl/clk
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.075    -0.411    UART0_Ctrl/package_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[42]/Q
                         net (fo=1, routed)           0.053    -0.371    UART0_Ctrl/UART_Package0/data_i[42]
    SLICE_X21Y9          LUT4 (Prop_lut4_I0_O)        0.045    -0.326 r  UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1_n_0
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X21Y9          FDCE (Hold_fdce_C_D)         0.092    -0.386    UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.563    -0.563    UART0_Ctrl/clk_out1
    SLICE_X17Y5          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/magx_data_i_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[5]
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[5]_i_1_n_0
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.833    -0.796    UART0_Ctrl/clk_out1
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/C
                         clock pessimism              0.246    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X16Y5          FDCE (Hold_fdce_C_D)         0.092    -0.384    UART0_Ctrl/data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.335    UART0_Ctrl/UART_Package0/data_i[30]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.357    UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_2_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/data_5_reg[7][16]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.396    UART0_Ctrl/UART_Package0/data_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_1_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.319    UART0_Ctrl/UART_Package0/data_5_reg[7][9]
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.078    -0.394    UART0_Ctrl/UART_Package0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Gyro_0/anglez_data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/anglez_data_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.562    -0.564    Gyro_0/clk_out1
    SLICE_X18Y5          FDCE                                         r  Gyro_0/anglez_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  Gyro_0/anglez_data_o_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.350    UART0_Ctrl/i_anglez_data[3]
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X19Y5          FDCE (Hold_fdce_C_D)         0.047    -0.430    UART0_Ctrl/anglez_data_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X11Y5          FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.319    Gyro_0/Gyro_Read_Data_0/read_addr_i[3]
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X9Y5           FDCE (Hold_fdce_C_D)         0.070    -0.400    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/flag_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.632ns (47.068%)  route 1.835ns (52.932%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 3.604 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.059     0.731    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X6Y14          LUT4 (Prop_lut4_I1_O)        0.124     0.855 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.855    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_i_4_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.368 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.368    UART0_Ctrl/UART0/UART_CLK/flag1_carry__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.597 r  UART0_Ctrl/UART0/UART_CLK/flag1_carry__1/CO[2]
                         net (fo=33, routed)          0.776     2.372    UART0_Ctrl/UART0/UART_CLK/flag1
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.310     2.682 r  UART0_Ctrl/UART0/UART_CLK/flag_i_1/O
                         net (fo=1, routed)           0.000     2.682    UART0_Ctrl/UART0/UART_CLK/flag0
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 f  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     0.394 f  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     2.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 f  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     3.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X11Y11         FDCE                                         r  UART0_Ctrl/UART0/UART_CLK/flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.584     4.188    
                         clock uncertainty           -0.074     4.114    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.032     4.146    UART0_Ctrl/UART0/UART_CLK/flag_reg
  -------------------------------------------------------------------
                         required time                          4.146    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.902ns (30.912%)  route 4.251ns (69.088%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          0.608     3.411    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.150     3.561 f  IIC_0/reg_byte_cnt[2]_i_2/O
                         net (fo=3, routed)           0.868     4.429    IIC_0/reg_byte_cnt[2]_i_2_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I0_O)        0.326     4.755 r  IIC_0/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.615     5.370    IIC_0/reg_byte_cnt[1]_i_1_n_0
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.609     9.217    
                         clock uncertainty           -0.074     9.143    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)       -0.040     9.103    IIC_0/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 IIC_0/reg_scl_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.312ns (24.324%)  route 4.082ns (75.676%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.640    -0.779    IIC_0/clk_out1
    SLICE_X3Y2           FDCE                                         r  IIC_0/reg_scl_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.456    -0.323 r  IIC_0/reg_scl_cnt_reg[11]/Q
                         net (fo=4, routed)           1.025     0.702    IIC_0/sel0[11]
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     0.826 f  IIC_0/state_current[3]_i_5/O
                         net (fo=5, routed)           0.683     1.509    IIC_0/state_current[3]_i_5_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I5_O)        0.124     1.633 r  IIC_0/state_current[3]_i_3/O
                         net (fo=8, routed)           0.518     2.151    IIC_0/state_current[3]_i_3_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.275 f  IIC_0/reg_byte_cnt[2]_i_5/O
                         net (fo=5, routed)           0.974     3.249    IIC_0/reg_byte_cnt[2]_i_5_n_0
    SLICE_X6Y2           LUT3 (Prop_lut3_I2_O)        0.153     3.402 f  IIC_0/sda_dir_o_i_2/O
                         net (fo=2, routed)           0.559     3.961    IIC_0/sda_dir_o_i_2_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I1_O)        0.331     4.292 r  IIC_0/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.323     4.615    IIC_0/iic_sda_o_i_1_n_0
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_CE)      -0.205     8.899    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.674ns (29.758%)  route 3.951ns (70.242%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 f  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 r  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.235     4.037    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124     4.161 r  IIC_0/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.557     4.719    IIC_0/iic_sda_o_i_6_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.124     4.843 r  IIC_0/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     4.843    IIC_0/iic_sda_o
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X5Y3           FDPE                                         r  IIC_0/iic_sda_o_reg/C
                         clock pessimism              0.570     9.178    
                         clock uncertainty           -0.074     9.104    
    SLICE_X5Y3           FDPE (Setup_fdpe_C_D)        0.029     9.133    IIC_0/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.133    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.910ns (34.174%)  route 3.679ns (65.826%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.487     4.474    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.332     4.806 r  IIC_0/data_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000     4.806    IIC_0/data_r_o[1]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[1]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.077     9.195    IIC_0/data_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.910ns (34.192%)  route 3.676ns (65.808%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.484     4.471    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I2_O)        0.332     4.803 r  IIC_0/data_r_o[7]_i_1/O
                         net (fo=1, routed)           0.000     4.803    IIC_0/data_r_o[7]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[7]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.081     9.199    IIC_0/data_r_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.910ns (34.283%)  route 3.661ns (65.717%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.469     4.457    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I1_O)        0.332     4.789 r  IIC_0/data_r_o[5]_i_1/O
                         net (fo=1, routed)           0.000     4.789    IIC_0/data_r_o[5]_i_1_n_0
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.517     8.608    IIC_0/clk_out1
    SLICE_X10Y2          FDRE                                         r  IIC_0/data_r_o_reg[5]/C
                         clock pessimism              0.584     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.079     9.197    IIC_0/data_r_o_reg[5]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 IIC_0/reg_byte_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0/data_r_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.910ns (34.837%)  route 3.573ns (65.162%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.783ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.636    -0.783    IIC_0/clk_out1
    SLICE_X8Y2           FDCE                                         r  IIC_0/reg_byte_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.419    -0.364 f  IIC_0/reg_byte_cnt_reg[1]/Q
                         net (fo=16, routed)          0.875     0.511    IIC_0/reg_byte_cnt[1]
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.327     0.838 r  IIC_0/state_current[2]_i_3/O
                         net (fo=4, routed)           0.851     1.689    IIC_0/state_current[2]_i_3_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.354     2.043 r  IIC_0/state_current[0]_i_5__0/O
                         net (fo=1, routed)           0.433     2.477    IIC_0/state_current[0]_i_5__0_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I4_O)        0.326     2.803 f  IIC_0/state_current[0]_i_1__0/O
                         net (fo=14, routed)          1.033     3.836    IIC_0/state_current[0]_i_1__0_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.152     3.988 r  IIC_0/data_r_o[7]_i_2/O
                         net (fo=4, routed)           0.380     4.368    IIC_0/data_r_o[7]_i_2_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I1_O)        0.332     4.700 r  IIC_0/data_r_o[3]_i_1/O
                         net (fo=1, routed)           0.000     4.700    IIC_0/data_r_o[3]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.516     8.607    IIC_0/clk_out1
    SLICE_X9Y3           FDRE                                         r  IIC_0/data_r_o_reg[3]/C
                         clock pessimism              0.584     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031     9.148    IIC_0/data_r_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.522ns (27.896%)  route 3.934ns (72.104%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         2.177     1.849    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.973 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     1.973    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_i_1__1_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.374 r  UART0_Ctrl/UART0/UART_CLK/clk1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.374    UART0_Ctrl/UART0/UART_CLK/clk1_carry__0_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.602 f  UART0_Ctrl/UART0/UART_CLK/clk1_carry__1/CO[2]
                         net (fo=32, routed)          1.757     4.358    UART0_Ctrl/UART0/UART_CLK/clk1
    SLICE_X6Y11          LUT5 (Prop_lut5_I3_O)        0.313     4.671 r  UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.671    UART0_Ctrl/UART0/UART_CLK/cnt[1]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.514     8.605    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y11          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.570     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     9.178    UART0_Ctrl/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 UART0_Ctrl/UART_Package0/head_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 1.767ns (36.436%)  route 3.083ns (63.564%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.634    -0.785    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X8Y8           FDCE                                         r  UART0_Ctrl/UART_Package0/head_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.456    -0.329 r  UART0_Ctrl/UART_Package0/head_i_reg[0]/Q
                         net (fo=132, routed)         1.799     1.470    UART0_Ctrl/UART0/UART_CLK/S[0]
    SLICE_X8Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.594 r  UART0_Ctrl/UART0/UART_CLK/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.594    UART0_Ctrl/UART0/UART_CLK/i__carry_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.126 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.126    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.240 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.240    UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__0_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.468 r  UART0_Ctrl/UART0/UART_CLK/clk2_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.312     2.781    UART0_Ctrl/UART0/UART_CLK/clk20_out
    SLICE_X10Y13         LUT3 (Prop_lut3_I0_O)        0.313     3.094 r  UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1/O
                         net (fo=31, routed)          0.971     4.065    UART0_Ctrl/UART0/UART_CLK/cnt[30]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         1.513     8.604    UART0_Ctrl/UART0/UART_CLK/clk_out1
    SLICE_X6Y12          FDRE                                         r  UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]/C
                         clock pessimism              0.570     9.174    
                         clock uncertainty           -0.074     9.100    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.524     8.576    UART0_Ctrl/UART0/UART_CLK/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.370    UART0_Ctrl/UART_Package0/data_i[29]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.325 r  UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    UART0_Ctrl/UART_Package0/tx_wr_data[29]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.357    UART0_Ctrl/UART_Package0/tx_wr_data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.570    -0.556    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  Gyro_0/Gyro_Read_Data_0/flg_data_ok_reg/Q
                         net (fo=2, routed)           0.067    -0.348    Gyro_0/Gyro_Read_Data_0/Trigger_Write/D[0]
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.839    -0.790    Gyro_0/Gyro_Read_Data_0/Trigger_Write/clk_out1
    SLICE_X3Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]/C
                         clock pessimism              0.234    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.075    -0.407    Gyro_0/Gyro_Read_Data_0/Trigger_Write/reg_en_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package_CLK/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/package_buff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    UART0_Ctrl/UART_Package_CLK/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/UART_Package_CLK/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UART0_Ctrl/UART_Package_CLK/clk_reg/Q
                         net (fo=2, routed)           0.067    -0.352    UART0_Ctrl/clk
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    UART0_Ctrl/clk_out1
    SLICE_X5Y11          FDCE                                         r  UART0_Ctrl/package_buff_reg[0]/C
                         clock pessimism              0.233    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.075    -0.411    UART0_Ctrl/package_buff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X20Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[42]/Q
                         net (fo=1, routed)           0.053    -0.371    UART0_Ctrl/UART_Package0/data_i[42]
    SLICE_X21Y9          LUT4 (Prop_lut4_I0_O)        0.045    -0.326 r  UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    UART0_Ctrl/UART_Package0/tx_wr_data[42]_i_1_n_0
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X21Y9          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X21Y9          FDCE (Hold_fdce_C_D)         0.092    -0.386    UART0_Ctrl/UART_Package0/tx_wr_data_reg[42]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UART0_Ctrl/magx_data_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/data_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.563    -0.563    UART0_Ctrl/clk_out1
    SLICE_X17Y5          FDCE                                         r  UART0_Ctrl/magx_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UART0_Ctrl/magx_data_i_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.364    UART0_Ctrl/magx_data_i_reg_n_0_[5]
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.045    -0.319 r  UART0_Ctrl/data_1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    UART0_Ctrl/data_1[5]_i_1_n_0
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.833    -0.796    UART0_Ctrl/clk_out1
    SLICE_X16Y5          FDCE                                         r  UART0_Ctrl/data_1_reg[5]/C
                         clock pessimism              0.246    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X16Y5          FDCE (Hold_fdce_C_D)         0.092    -0.384    UART0_Ctrl/data_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 UART0_Ctrl/UART_Package0/data_i_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.561    -0.565    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X19Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UART0_Ctrl/UART_Package0/data_i_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.335    UART0_Ctrl/UART_Package0/data_i[30]
    SLICE_X18Y8          LUT5 (Prop_lut5_I4_O)        0.045    -0.290 r  UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    UART0_Ctrl/UART_Package0/tx_wr_data[30]_i_1_n_0
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.830    -0.799    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X18Y8          FDCE                                         r  UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]/C
                         clock pessimism              0.247    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X18Y8          FDCE (Hold_fdce_C_D)         0.121    -0.357    UART0_Ctrl/UART_Package0/tx_wr_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_2_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.322    UART0_Ctrl/UART_Package0/data_5_reg[7][16]
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X14Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[16]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X14Y7          FDCE (Hold_fdce_C_D)         0.076    -0.396    UART0_Ctrl/UART_Package0/data_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART0_Ctrl/data_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/UART_Package0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.564    -0.562    UART0_Ctrl/clk_out1
    SLICE_X13Y7          FDCE                                         r  UART0_Ctrl/data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UART0_Ctrl/data_1_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.319    UART0_Ctrl/UART_Package0/data_5_reg[7][9]
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.834    -0.795    UART0_Ctrl/UART_Package0/clk_out1
    SLICE_X15Y7          FDCE                                         r  UART0_Ctrl/UART_Package0/data_i_reg[9]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.078    -0.394    UART0_Ctrl/UART_Package0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Gyro_0/anglez_data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0_Ctrl/anglez_data_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.562    -0.564    Gyro_0/clk_out1
    SLICE_X18Y5          FDCE                                         r  Gyro_0/anglez_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  Gyro_0/anglez_data_o_reg[3]/Q
                         net (fo=1, routed)           0.050    -0.350    UART0_Ctrl/i_anglez_data[3]
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.831    -0.798    UART0_Ctrl/clk_out1
    SLICE_X19Y5          FDCE                                         r  UART0_Ctrl/anglez_data_i_reg[3]/C
                         clock pessimism              0.247    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X19Y5          FDCE (Hold_fdce_C_D)         0.047    -0.430    UART0_Ctrl/anglez_data_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.566    -0.560    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X11Y5          FDCE                                         r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  Gyro_0/Gyro_Read_Data_0/read_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.319    Gyro_0/Gyro_Read_Data_0/read_addr_i[3]
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    System_Clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  System_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    System_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  System_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    System_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  System_Clock/inst/clkout1_buf/O
                         net (fo=640, routed)         0.836    -0.793    Gyro_0/Gyro_Read_Data_0/clk_out1
    SLICE_X9Y5           FDCE                                         r  Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]/C
                         clock pessimism              0.249    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X9Y5           FDCE (Hold_fdce_C_D)         0.070    -0.400    Gyro_0/Gyro_Read_Data_0/reg_addr_l_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.081    





