
*** Running vivado
    with args -log complex_mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source complex_mult.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source complex_mult.tcl -notrace
WARNING: [Project 1-697] Production Evaluation speedfiles are provided in advance of production release and are intended to closely approximate production level performance.
Once production speedfiles become available, the design will need to be rerun with the production speedfiles.
Command: synth_design -top complex_mult -part xczu3eg-sfvc784-2L-e-EVAL
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg-EVAL'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg-EVAL'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9768 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 319.898 ; gain = 109.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'complex_mult' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:3]
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter BWIDTH bound to: 16 - type: integer 
	Parameter OUTWIDTH bound to: 33 - type: integer 
INFO: [Synth 8-4471] merging register 'dsp2_trig1_1_reg[15:0]' into 'dsp1_trig1_2_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:43]
INFO: [Synth 8-4471] merging register 'dsp2_trig1_3_reg[15:0]' into 'dsp1_trig1_1_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:45]
INFO: [Synth 8-4471] merging register 'dsp3_trig1_1_reg[15:0]' into 'dsp2_trig1_2_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:47]
INFO: [Synth 8-4471] merging register 'dsp3_trig1_2_reg[15:0]' into 'dsp1_trig1_2_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:48]
INFO: [Synth 8-4471] merging register 'dsp3_trig1_3_reg[15:0]' into 'dsp1_trig1_3_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:49]
INFO: [Synth 8-256] done synthesizing module 'complex_mult' (1#1) [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 355.016 ; gain = 144.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 355.016 ; gain = 144.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2L-e-EVAL
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 355.016 ; gain = 144.699
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'dsp3_mult_del_reg' and it is trimmed from '34' to '17' bits. [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsp3_mult_reg' and it is trimmed from '34' to '17' bits. [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsp1_mult_del_reg' and it is trimmed from '34' to '17' bits. [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsp1_mult_reg' and it is trimmed from '34' to '17' bits. [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsp2_mult_del_reg' and it is trimmed from '34' to '17' bits. [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:87]
WARNING: [Synth 8-3936] Found unconnected internal register 'dsp2_mult_reg' and it is trimmed from '34' to '17' bits. [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:76]
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2L-e-EVAL
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 358.949 ; gain = 148.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module complex_mult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dsp1_trig1_1_reg[15:0]' into 'dsp1_trig1_1_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:39]
INFO: [Synth 8-4471] merging register 'dsp2_trig1_2_reg[15:0]' into 'dsp2_trig1_2_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:44]
INFO: [Synth 8-4471] merging register 'dsp1_trig1_3_reg[15:0]' into 'dsp1_trig1_3_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:41]
INFO: [Synth 8-4471] merging register 'dsp1_trig1_2_reg[15:0]' into 'dsp1_trig1_2_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:40]
INFO: [Synth 8-4471] merging register 'dsp1_trig1_2_reg[15:0]' into 'dsp1_trig1_2_reg[15:0]' [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:40]
DSP Report: Generating DSP dsp1_mult_del_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register dsp1_trig1_3_reg is absorbed into DSP dsp1_mult_del_reg.
DSP Report: register dsp1_trig1_1_reg is absorbed into DSP dsp1_mult_del_reg.
DSP Report: register dsp1_trig2_1_reg is absorbed into DSP dsp1_mult_del_reg.
DSP Report: register dsp1_trig1_2_reg is absorbed into DSP dsp1_mult_del_reg.
DSP Report: register dsp1_mult_del_reg is absorbed into DSP dsp1_mult_del_reg.
DSP Report: register dsp1_mult_reg is absorbed into DSP dsp1_mult_del_reg.
DSP Report: register dsp1_adder_1_reg is absorbed into DSP dsp1_mult_del_reg.
DSP Report: operator dsp1_mult0 is absorbed into DSP dsp1_mult_del_reg.
DSP Report: operator dsp1_adder_10 is absorbed into DSP dsp1_mult_del_reg.
DSP Report: Generating DSP dsp2_mult_del_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register dsp1_trig1_1_reg is absorbed into DSP dsp2_mult_del_reg.
DSP Report: register dsp2_trig1_2_reg is absorbed into DSP dsp2_mult_del_reg.
DSP Report: register dsp1_trig1_2_reg is absorbed into DSP dsp2_mult_del_reg.
DSP Report: register dsp2_trig2_1_reg is absorbed into DSP dsp2_mult_del_reg.
DSP Report: register dsp2_mult_del_reg is absorbed into DSP dsp2_mult_del_reg.
DSP Report: register dsp2_mult_reg is absorbed into DSP dsp2_mult_del_reg.
DSP Report: register dsp2_adder_1_reg is absorbed into DSP dsp2_mult_del_reg.
DSP Report: operator dsp2_mult0 is absorbed into DSP dsp2_mult_del_reg.
DSP Report: operator dsp2_adder_10 is absorbed into DSP dsp2_mult_del_reg.
DSP Report: Generating DSP dsp3_mult_del_reg, operation Mode is: ((D'-A2)*B'')'.
DSP Report: register dsp1_trig1_2_reg is absorbed into DSP dsp3_mult_del_reg.
DSP Report: register dsp2_trig1_2_reg is absorbed into DSP dsp3_mult_del_reg.
DSP Report: register dsp1_trig1_3_reg is absorbed into DSP dsp3_mult_del_reg.
DSP Report: register dsp3_trig2_1_reg is absorbed into DSP dsp3_mult_del_reg.
DSP Report: register dsp3_mult_del_reg is absorbed into DSP dsp3_mult_del_reg.
DSP Report: register dsp3_mult_reg is absorbed into DSP dsp3_mult_del_reg.
DSP Report: register dsp3_adder_1_reg is absorbed into DSP dsp3_mult_del_reg.
DSP Report: operator dsp3_mult0 is absorbed into DSP dsp3_mult_del_reg.
DSP Report: operator dsp3_adder_10 is absorbed into DSP dsp3_mult_del_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 908.969 ; gain = 698.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|complex_mult | ((D'+A2)*B'')' | 16     | 16     | -      | 16     | 33     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|complex_mult | ((D'+A2)*B'')' | 16     | 16     | -      | 16     | 33     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|complex_mult | ((D'-A2)*B'')' | 16     | 16     | -      | 16     | 33     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 908.969 ; gain = 698.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |     6|
|3     |DSP48E2 |     3|
|4     |LUT2    |    34|
|5     |FDRE    |   102|
|6     |IBUF    |    65|
|7     |OBUF    |    66|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   277|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 918.758 ; gain = 708.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 918.758 ; gain = 655.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 918.758 ; gain = 708.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 65 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 983.160 ; gain = 756.855
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.runs/synth_1/complex_mult.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 983.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 13:26:47 2023...
