//Module declaration
module myModule(input A,B,C,D,output result);

//Internal wires
wire W1, W2, W3;

//Multiple instance of a sub-module
subModule u1(A, B, C, D, W1);

//Conditional statements
assign W2 = (A & B) | (C & D);
assign W3 = W2 ? 1'bz;

//Combinational logic
assign result = W1 & W3;

//End of module
endmodule