transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/Display.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/PCAddressCalculator.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/InstructionDecoder.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/div_20.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/SignZeroExtend.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/RegisterFile.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/PC.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/ALU.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/CLKmode.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/IO.v}
vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU {E:/Project/QuartusProject/MultiCycleCPU/PCAddr.v}

vlog -vlog01compat -work work +incdir+E:/Project/QuartusProject/MultiCycleCPU/simulation/modelsim {E:/Project/QuartusProject/MultiCycleCPU/simulation/modelsim/MultiCycleCPU.vt}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  MultiCycleCPU_vlg_tst

add wave *
view structure
view signals
run 2000 ps
