
*** Running vivado
    with args -log gtwizard_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source gtwizard_0.tcl -notrace
Command: synth_design -top gtwizard_0 -part xc7a100tfgg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3805701 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1846.105 ; gain = 200.688 ; free physical = 13802 ; free virtual = 122989
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v:73]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_init' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v:71]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 33333.333333 - type: double 
	Parameter WAIT_TIME_CDRLOCK bound to: 2083 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_multi_gt' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:71]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter PLL0_FBDIV_IN bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_IN bound to: 1 - type: integer 
	Parameter PLL0_FBDIV_45_IN bound to: 5 - type: integer 
	Parameter PLL1_FBDIV_45_IN bound to: 4 - type: integer 
	Parameter PLL0_REFCLK_DIV_IN bound to: 1 - type: integer 
	Parameter PLL1_REFCLK_DIV_IN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_sync_block' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
	Parameter INITIALISE bound to: 6'b000000 
INFO: [Synth 8-6157] synthesizing module 'FD' [/home/jg/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (1#1) [/home/jg/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_sync_block' (2#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [/home/jg/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:19961]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CFOK_CFG bound to: 43'b1001001000000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 7'b0100000 
	Parameter CFOK_CFG3 bound to: 7'b0100000 
	Parameter CFOK_CFG4 bound to: 1'b0 
	Parameter CFOK_CFG5 bound to: 2'b00 
	Parameter CFOK_CFG6 bound to: 4'b0000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COMMON_SWING bound to: 1'b0 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 9 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 7 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
	Parameter PMA_RSV bound to: 819 - type: integer 
	Parameter PMA_RSV2 bound to: 8256 - type: integer 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 4'b0000 
	Parameter PMA_RSV5 bound to: 1'b0 
	Parameter PMA_RSV6 bound to: 1'b0 
	Parameter PMA_RSV7 bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 83'b00000000000000000000100011111111110001000000110000000100100010010000001000000010000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b001001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
	Parameter RXLPM_CFG bound to: 4'b0110 
	Parameter RXLPM_CFG1 bound to: 1'b0 
	Parameter RXLPM_CM_CFG bound to: 1'b0 
	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXLPM_INCM_CFG bound to: 1'b1 
	Parameter RXLPM_IPCM_CFG bound to: 1'b0 
	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 3'b000 
	Parameter RXPI_CFG1 bound to: 1'b1 
	Parameter RXPI_CFG2 bound to: 1'b1 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 6 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b111 
	Parameter SATA_EIDLE_VAL bound to: 3'b111 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 6 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (3#1) [/home/jg/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:19961]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_gtrxreset_seq' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_gtrxreset_seq.v:72]
	Parameter idle bound to: 3'b000 
	Parameter drp_rd bound to: 3'b001 
	Parameter wait_rd_data bound to: 3'b010 
	Parameter wr_16 bound to: 3'b011 
	Parameter wait_wr_done1 bound to: 3'b100 
	Parameter wait_pmareset bound to: 3'b101 
	Parameter wr_20 bound to: 3'b110 
	Parameter wait_wr_done2 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_gtrxreset_seq.v:179]
INFO: [Synth 8-226] default block is never used [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_gtrxreset_seq.v:240]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_gtrxreset_seq' (4#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_gtrxreset_seq.v:72]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_rxpmarst_seq' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxpmarst_seq.v:70]
	Parameter idle bound to: 4'b0000 
	Parameter drp_rd bound to: 4'b0001 
	Parameter wait_rd_data bound to: 4'b0010 
	Parameter wr_16 bound to: 4'b0011 
	Parameter wait_wr_done1 bound to: 4'b0100 
	Parameter wait_pmareset bound to: 4'b0101 
	Parameter wr_20 bound to: 4'b0110 
	Parameter wait_wr_done2 bound to: 4'b0111 
	Parameter wait_rxpmarst_low bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_rxpmarst_seq' (5#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxpmarst_seq.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_rxrate_seq' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxrate_seq.v:70]
	Parameter idle bound to: 3'b000 
	Parameter drp_rd bound to: 3'b001 
	Parameter wait_rd_data bound to: 3'b010 
	Parameter wr_16 bound to: 3'b011 
	Parameter wait_wr_done1 bound to: 3'b100 
	Parameter wait_pmareset bound to: 3'b101 
	Parameter wr_20 bound to: 3'b110 
	Parameter wait_wr_done2 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxrate_seq.v:182]
INFO: [Synth 8-226] default block is never used [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxrate_seq.v:241]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_rxrate_seq' (6#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxrate_seq.v:70]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT' (7#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_multi_gt' (8#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_TX_STARTUP_FSM' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_PLL0_USED bound to: TRUE - type: string 
	Parameter RX_PLL0_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 31 - type: integer 
	Parameter WAIT_MAX bound to: 41 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 125000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 6250 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 31250 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 62 - type: integer 
	Parameter WAIT_1us bound to: 72 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 625 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 45824 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_TX_STARTUP_FSM' (9#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_RX_STARTUP_FSM' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 16 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: TRUE - type: string 
	Parameter RX_PLL0_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 256 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 31 - type: integer 
	Parameter WAIT_MAX bound to: 41 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 187500 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 6250 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 31250 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 62 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 6250 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 770833 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 625 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FDP' [/home/jg/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13635]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDP' (10#1) [/home/jg/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13635]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:392]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:590]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_RX_STARTUP_FSM' (11#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_init' (12#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v:71]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (13#1) [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v:73]
WARNING: [Synth 8-3331] design gtwizard_0_RX_STARTUP_FSM has unconnected port PLL0REFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_RX_STARTUP_FSM has unconnected port PLL1REFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_TX_STARTUP_FSM has unconnected port PLL1REFCLKLOST
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_rxuserrdy_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gtrxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gttxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_txuserrdy_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1909.824 ; gain = 264.406 ; free physical = 13815 ; free virtual = 123005
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.824 ; gain = 264.406 ; free physical = 13811 ; free virtual = 123001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.824 ; gain = 264.406 ; free physical = 13811 ; free virtual = 123001
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1918.730 ; gain = 0.000 ; free physical = 13821 ; free virtual = 123012
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst'
Parsing XDC File [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.runs/gtwizard_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.runs/gtwizard_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2074.574 ; gain = 0.000 ; free physical = 13724 ; free virtual = 122920
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  FD => FDRE: 168 instances
  FDP => FDPE: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2077.543 ; gain = 2.969 ; free physical = 13724 ; free virtual = 122920
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13769 ; free virtual = 122970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13769 ; free virtual = 122970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.runs/gtwizard_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13769 ; free virtual = 122970
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gtwizard_0_gtrxreset_seq'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gtwizard_0_rxpmarst_seq'
INFO: [Synth 8-5544] ROM "drpwe_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gtwizard_0_rxrate_seq'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtwizard_0_TX_STARTUP_FSM'
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PLL0_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'PLL1_RESET_reg' into 'PLL0_RESET_reg' [/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:589]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gtwizard_0_RX_STARTUP_FSM'
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
                  drp_rd |                         10000000 |                              001
            wait_rd_data |                         01000000 |                              010
                   wr_16 |                         00100000 |                              011
           wait_wr_done1 |                         00010000 |                              100
           wait_pmareset |                         00001000 |                              101
                   wr_20 |                         00000100 |                              110
           wait_wr_done2 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gtwizard_0_gtrxreset_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000010000 |                             0000
                  drp_rd |                        000100000 |                             0001
            wait_rd_data |                        000001000 |                             0010
                   wr_16 |                        000000001 |                             0011
           wait_wr_done1 |                        000000010 |                             0100
           wait_pmareset |                        000000100 |                             0101
                   wr_20 |                        100000000 |                             0110
           wait_wr_done2 |                        001000000 |                             0111
       wait_rxpmarst_low |                        010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'gtwizard_0_rxpmarst_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
                  drp_rd |                              111 |                              001
            wait_rd_data |                              110 |                              010
                   wr_16 |                              101 |                              011
           wait_wr_done1 |                              100 |                              100
           wait_pmareset |                              011 |                              101
                   wr_20 |                              010 |                              110
           wait_wr_done2 |                              000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gtwizard_0_rxrate_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtwizard_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gtwizard_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13797 ; free virtual = 122999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   8 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtwizard_0_gtrxreset_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module gtwizard_0_rxpmarst_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module gtwizard_0_rxrate_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
Module gtwizard_0_GT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module gtwizard_0_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 17    
Module gtwizard_0_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 18    
Module gtwizard_0_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_rxuserrdy_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gtrxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_gttxreset_in
WARNING: [Synth 8-3331] design gtwizard_0_init has unconnected port gt0_txuserrdy_in
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_pll1lock/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_pll1lock/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_pll1lock/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_pll1lock/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_pll1lock/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_txresetfsm_i/sync_pll1lock/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_rxpmaresetdone_rx/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync2_pmaresetdone/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pmaresetdone_fallingedge_detect/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pll1lock/data_sync_reg1) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pll1lock/data_sync_reg2) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pll1lock/data_sync_reg3) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pll1lock/data_sync_reg4) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pll1lock/data_sync_reg5) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/sync_pll1lock/data_sync_reg6) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/reset_sync1_rx) is unused and will be removed from module gtwizard_0_init.
INFO: [Synth 8-3332] Sequential element (gt0_rxresetfsm_i/reset_sync2_rx) is unused and will be removed from module gtwizard_0_init.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13771 ; free virtual = 122982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13631 ; free virtual = 122855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13628 ; free virtual = 122852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13627 ; free virtual = 122851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13637 ; free virtual = 122863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13637 ; free virtual = 122863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13637 ; free virtual = 122863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13637 ; free virtual = 122863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13637 ; free virtual = 122863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13637 ; free virtual = 122863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY4        |    35|
|2     |GTPE2_CHANNEL |     1|
|3     |LUT1          |    44|
|4     |LUT2          |    38|
|5     |LUT3          |    92|
|6     |LUT4          |    60|
|7     |LUT5          |    77|
|8     |LUT6          |   104|
|9     |FD            |   132|
|10    |FDCE          |   100|
|11    |FDPE          |     3|
|12    |FDRE          |   228|
|13    |FDSE          |    11|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+--------------------------+------+
|      |Instance                                                    |Module                    |Cells |
+------+------------------------------------------------------------+--------------------------+------+
|1     |top                                                         |                          |   925|
|2     |  inst                                                      |gtwizard_0_init           |   925|
|3     |    gt0_rxresetfsm_i                                        |gtwizard_0_RX_STARTUP_FSM |   246|
|4     |      sync_RXRESETDONE                                      |gtwizard_0_sync_block_14  |     6|
|5     |      sync_data_valid                                       |gtwizard_0_sync_block_15  |    19|
|6     |      sync_mmcm_lock_reclocked                              |gtwizard_0_sync_block_16  |     8|
|7     |      sync_pll0lock                                         |gtwizard_0_sync_block_17  |     8|
|8     |      sync_run_phase_alignment_int                          |gtwizard_0_sync_block_18  |     6|
|9     |      sync_rx_fsm_reset_done_int                            |gtwizard_0_sync_block_19  |     6|
|10    |      sync_time_out_wait_bypass                             |gtwizard_0_sync_block_20  |     6|
|11    |    gt0_txresetfsm_i                                        |gtwizard_0_TX_STARTUP_FSM |   229|
|12    |      sync_TXRESETDONE                                      |gtwizard_0_sync_block_8   |     6|
|13    |      sync_mmcm_lock_reclocked                              |gtwizard_0_sync_block_9   |     8|
|14    |      sync_pll0lock                                         |gtwizard_0_sync_block_10  |    11|
|15    |      sync_run_phase_alignment_int                          |gtwizard_0_sync_block_11  |     6|
|16    |      sync_time_out_wait_bypass                             |gtwizard_0_sync_block_12  |     6|
|17    |      sync_tx_fsm_reset_done_int                            |gtwizard_0_sync_block_13  |     6|
|18    |    gtwizard_0_i                                            |gtwizard_0_multi_gt       |   368|
|19    |      gt0_gtwizard_0_i                                      |gtwizard_0_GT             |   368|
|20    |        \cdc_rxrate_out.sync_rxrate_out[0].sync_RXRATE_OUT  |gtwizard_0_sync_block     |     6|
|21    |        \cdc_rxrate_out.sync_rxrate_out[1].sync_RXRATE_OUT  |gtwizard_0_sync_block_0   |     6|
|22    |        \cdc_rxrate_out.sync_rxrate_out[2].sync_RXRATE_OUT  |gtwizard_0_sync_block_1   |     6|
|23    |        gtrxreset_seq_i                                     |gtwizard_0_gtrxreset_seq  |   107|
|24    |          sync0_RXPMARESETDONE                              |gtwizard_0_sync_block_7   |     8|
|25    |        rxpmarst_seq_i                                      |gtwizard_0_rxpmarst_seq   |   102|
|26    |          sync_RXPMARESETDONE                               |gtwizard_0_sync_block_6   |     8|
|27    |        rxrate_seq_i                                        |gtwizard_0_rxrate_seq     |   137|
|28    |          \cdc_rxrate.sync_rxrate[0].sync_RXRATE            |gtwizard_0_sync_block_2   |    12|
|29    |          \cdc_rxrate.sync_rxrate[1].sync_RXRATE            |gtwizard_0_sync_block_3   |     6|
|30    |          \cdc_rxrate.sync_rxrate[2].sync_RXRATE            |gtwizard_0_sync_block_4   |     6|
|31    |          sync1_RXPMARESETDONE                              |gtwizard_0_sync_block_5   |     7|
+------+------------------------------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13637 ; free virtual = 122863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2077.543 ; gain = 264.406 ; free physical = 13689 ; free virtual = 122915
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2077.543 ; gain = 432.125 ; free physical = 13689 ; free virtual = 122915
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.543 ; gain = 0.000 ; free physical = 13760 ; free virtual = 122988
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.543 ; gain = 0.000 ; free physical = 13706 ; free virtual = 122936
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  FD => FDRE: 132 instances

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2077.543 ; gain = 675.195 ; free physical = 13838 ; free virtual = 123068
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2077.543 ; gain = 0.000 ; free physical = 13838 ; free virtual = 123068
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.runs/gtwizard_0_synth_1/gtwizard_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP gtwizard_0, cache-ID = 0c4f2b39c901b8c8
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.555 ; gain = 0.000 ; free physical = 13821 ; free virtual = 123054
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jg/work/FuzzyDuck/Fuzzyduck_vivado/Tet_MIG/Tet_MIG.runs/gtwizard_0_synth_1/gtwizard_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gtwizard_0_utilization_synth.rpt -pb gtwizard_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  8 21:38:26 2020...
