// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ProjectionRouterTop9,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=2.777778,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.607000,HLS_SYN_LAT=109,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=779,HLS_SYN_LUT=2614,HLS_VERSION=2018_2}" *)

module ProjectionRouterTop9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        proj1in_dataarray_data_V_address0,
        proj1in_dataarray_data_V_ce0,
        proj1in_dataarray_data_V_q0,
        proj1in_nentries_0_V,
        proj1in_nentries_1_V,
        proj2in_dataarray_data_V_address0,
        proj2in_dataarray_data_V_ce0,
        proj2in_dataarray_data_V_q0,
        proj2in_nentries_0_V,
        proj2in_nentries_1_V,
        proj3in_dataarray_data_V_address0,
        proj3in_dataarray_data_V_ce0,
        proj3in_dataarray_data_V_q0,
        proj3in_nentries_0_V,
        proj3in_nentries_1_V,
        proj4in_dataarray_data_V_address0,
        proj4in_dataarray_data_V_ce0,
        proj4in_dataarray_data_V_q0,
        proj4in_nentries_0_V,
        proj4in_nentries_1_V,
        proj5in_dataarray_data_V_address0,
        proj5in_dataarray_data_V_ce0,
        proj5in_dataarray_data_V_q0,
        proj5in_nentries_0_V,
        proj5in_nentries_1_V,
        proj6in_dataarray_data_V_address0,
        proj6in_dataarray_data_V_ce0,
        proj6in_dataarray_data_V_q0,
        proj6in_nentries_0_V,
        proj6in_nentries_1_V,
        proj7in_dataarray_data_V_address0,
        proj7in_dataarray_data_V_ce0,
        proj7in_dataarray_data_V_q0,
        proj7in_nentries_0_V,
        proj7in_nentries_1_V,
        proj8in_dataarray_data_V_address0,
        proj8in_dataarray_data_V_ce0,
        proj8in_dataarray_data_V_q0,
        proj8in_nentries_0_V,
        proj8in_nentries_1_V,
        proj9in_dataarray_data_V_address0,
        proj9in_dataarray_data_V_ce0,
        proj9in_dataarray_data_V_q0,
        proj9in_nentries_0_V,
        proj9in_nentries_1_V,
        bx_o_V,
        bx_o_V_ap_vld,
        allprojout_dataarray_data_V_address0,
        allprojout_dataarray_data_V_ce0,
        allprojout_dataarray_data_V_we0,
        allprojout_dataarray_data_V_d0,
        allprojout_nentries_0_V,
        allprojout_nentries_0_V_ap_vld,
        allprojout_nentries_1_V,
        allprojout_nentries_1_V_ap_vld,
        allprojout_nentries_2_V,
        allprojout_nentries_2_V_ap_vld,
        allprojout_nentries_3_V,
        allprojout_nentries_3_V_ap_vld,
        allprojout_nentries_4_V,
        allprojout_nentries_4_V_ap_vld,
        allprojout_nentries_5_V,
        allprojout_nentries_5_V_ap_vld,
        allprojout_nentries_6_V,
        allprojout_nentries_6_V_ap_vld,
        allprojout_nentries_7_V,
        allprojout_nentries_7_V_ap_vld,
        vmprojout1_dataarray_data_V_address0,
        vmprojout1_dataarray_data_V_ce0,
        vmprojout1_dataarray_data_V_we0,
        vmprojout1_dataarray_data_V_d0,
        vmprojout1_nentries_0_V,
        vmprojout1_nentries_0_V_ap_vld,
        vmprojout1_nentries_1_V,
        vmprojout1_nentries_1_V_ap_vld,
        vmprojout2_dataarray_data_V_address0,
        vmprojout2_dataarray_data_V_ce0,
        vmprojout2_dataarray_data_V_we0,
        vmprojout2_dataarray_data_V_d0,
        vmprojout2_nentries_0_V,
        vmprojout2_nentries_0_V_ap_vld,
        vmprojout2_nentries_1_V,
        vmprojout2_nentries_1_V_ap_vld,
        vmprojout3_dataarray_data_V_address0,
        vmprojout3_dataarray_data_V_ce0,
        vmprojout3_dataarray_data_V_we0,
        vmprojout3_dataarray_data_V_d0,
        vmprojout3_nentries_0_V,
        vmprojout3_nentries_0_V_ap_vld,
        vmprojout3_nentries_1_V,
        vmprojout3_nentries_1_V_ap_vld,
        vmprojout4_dataarray_data_V_address0,
        vmprojout4_dataarray_data_V_ce0,
        vmprojout4_dataarray_data_V_we0,
        vmprojout4_dataarray_data_V_d0,
        vmprojout4_nentries_0_V,
        vmprojout4_nentries_0_V_ap_vld,
        vmprojout4_nentries_1_V,
        vmprojout4_nentries_1_V_ap_vld,
        vmprojout5_dataarray_data_V_address0,
        vmprojout5_dataarray_data_V_ce0,
        vmprojout5_dataarray_data_V_we0,
        vmprojout5_dataarray_data_V_d0,
        vmprojout5_nentries_0_V,
        vmprojout5_nentries_0_V_ap_vld,
        vmprojout5_nentries_1_V,
        vmprojout5_nentries_1_V_ap_vld,
        vmprojout6_dataarray_data_V_address0,
        vmprojout6_dataarray_data_V_ce0,
        vmprojout6_dataarray_data_V_we0,
        vmprojout6_dataarray_data_V_d0,
        vmprojout6_nentries_0_V,
        vmprojout6_nentries_0_V_ap_vld,
        vmprojout6_nentries_1_V,
        vmprojout6_nentries_1_V_ap_vld,
        vmprojout7_dataarray_data_V_address0,
        vmprojout7_dataarray_data_V_ce0,
        vmprojout7_dataarray_data_V_we0,
        vmprojout7_dataarray_data_V_d0,
        vmprojout7_nentries_0_V,
        vmprojout7_nentries_0_V_ap_vld,
        vmprojout7_nentries_1_V,
        vmprojout7_nentries_1_V_ap_vld,
        vmprojout8_dataarray_data_V_address0,
        vmprojout8_dataarray_data_V_ce0,
        vmprojout8_dataarray_data_V_we0,
        vmprojout8_dataarray_data_V_d0,
        vmprojout8_nentries_0_V,
        vmprojout8_nentries_0_V_ap_vld,
        vmprojout8_nentries_1_V,
        vmprojout8_nentries_1_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state9 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [7:0] proj1in_dataarray_data_V_address0;
output   proj1in_dataarray_data_V_ce0;
input  [59:0] proj1in_dataarray_data_V_q0;
input  [7:0] proj1in_nentries_0_V;
input  [7:0] proj1in_nentries_1_V;
output  [7:0] proj2in_dataarray_data_V_address0;
output   proj2in_dataarray_data_V_ce0;
input  [59:0] proj2in_dataarray_data_V_q0;
input  [7:0] proj2in_nentries_0_V;
input  [7:0] proj2in_nentries_1_V;
output  [7:0] proj3in_dataarray_data_V_address0;
output   proj3in_dataarray_data_V_ce0;
input  [59:0] proj3in_dataarray_data_V_q0;
input  [7:0] proj3in_nentries_0_V;
input  [7:0] proj3in_nentries_1_V;
output  [7:0] proj4in_dataarray_data_V_address0;
output   proj4in_dataarray_data_V_ce0;
input  [59:0] proj4in_dataarray_data_V_q0;
input  [7:0] proj4in_nentries_0_V;
input  [7:0] proj4in_nentries_1_V;
output  [7:0] proj5in_dataarray_data_V_address0;
output   proj5in_dataarray_data_V_ce0;
input  [59:0] proj5in_dataarray_data_V_q0;
input  [7:0] proj5in_nentries_0_V;
input  [7:0] proj5in_nentries_1_V;
output  [7:0] proj6in_dataarray_data_V_address0;
output   proj6in_dataarray_data_V_ce0;
input  [59:0] proj6in_dataarray_data_V_q0;
input  [7:0] proj6in_nentries_0_V;
input  [7:0] proj6in_nentries_1_V;
output  [7:0] proj7in_dataarray_data_V_address0;
output   proj7in_dataarray_data_V_ce0;
input  [59:0] proj7in_dataarray_data_V_q0;
input  [7:0] proj7in_nentries_0_V;
input  [7:0] proj7in_nentries_1_V;
output  [7:0] proj8in_dataarray_data_V_address0;
output   proj8in_dataarray_data_V_ce0;
input  [59:0] proj8in_dataarray_data_V_q0;
input  [7:0] proj8in_nentries_0_V;
input  [7:0] proj8in_nentries_1_V;
output  [7:0] proj9in_dataarray_data_V_address0;
output   proj9in_dataarray_data_V_ce0;
input  [59:0] proj9in_dataarray_data_V_q0;
input  [7:0] proj9in_nentries_0_V;
input  [7:0] proj9in_nentries_1_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [9:0] allprojout_dataarray_data_V_address0;
output   allprojout_dataarray_data_V_ce0;
output   allprojout_dataarray_data_V_we0;
output  [59:0] allprojout_dataarray_data_V_d0;
output  [7:0] allprojout_nentries_0_V;
output   allprojout_nentries_0_V_ap_vld;
output  [7:0] allprojout_nentries_1_V;
output   allprojout_nentries_1_V_ap_vld;
output  [7:0] allprojout_nentries_2_V;
output   allprojout_nentries_2_V_ap_vld;
output  [7:0] allprojout_nentries_3_V;
output   allprojout_nentries_3_V_ap_vld;
output  [7:0] allprojout_nentries_4_V;
output   allprojout_nentries_4_V_ap_vld;
output  [7:0] allprojout_nentries_5_V;
output   allprojout_nentries_5_V_ap_vld;
output  [7:0] allprojout_nentries_6_V;
output   allprojout_nentries_6_V_ap_vld;
output  [7:0] allprojout_nentries_7_V;
output   allprojout_nentries_7_V_ap_vld;
output  [7:0] vmprojout1_dataarray_data_V_address0;
output   vmprojout1_dataarray_data_V_ce0;
output   vmprojout1_dataarray_data_V_we0;
output  [20:0] vmprojout1_dataarray_data_V_d0;
output  [7:0] vmprojout1_nentries_0_V;
output   vmprojout1_nentries_0_V_ap_vld;
output  [7:0] vmprojout1_nentries_1_V;
output   vmprojout1_nentries_1_V_ap_vld;
output  [7:0] vmprojout2_dataarray_data_V_address0;
output   vmprojout2_dataarray_data_V_ce0;
output   vmprojout2_dataarray_data_V_we0;
output  [20:0] vmprojout2_dataarray_data_V_d0;
output  [7:0] vmprojout2_nentries_0_V;
output   vmprojout2_nentries_0_V_ap_vld;
output  [7:0] vmprojout2_nentries_1_V;
output   vmprojout2_nentries_1_V_ap_vld;
output  [7:0] vmprojout3_dataarray_data_V_address0;
output   vmprojout3_dataarray_data_V_ce0;
output   vmprojout3_dataarray_data_V_we0;
output  [20:0] vmprojout3_dataarray_data_V_d0;
output  [7:0] vmprojout3_nentries_0_V;
output   vmprojout3_nentries_0_V_ap_vld;
output  [7:0] vmprojout3_nentries_1_V;
output   vmprojout3_nentries_1_V_ap_vld;
output  [7:0] vmprojout4_dataarray_data_V_address0;
output   vmprojout4_dataarray_data_V_ce0;
output   vmprojout4_dataarray_data_V_we0;
output  [20:0] vmprojout4_dataarray_data_V_d0;
output  [7:0] vmprojout4_nentries_0_V;
output   vmprojout4_nentries_0_V_ap_vld;
output  [7:0] vmprojout4_nentries_1_V;
output   vmprojout4_nentries_1_V_ap_vld;
output  [7:0] vmprojout5_dataarray_data_V_address0;
output   vmprojout5_dataarray_data_V_ce0;
output   vmprojout5_dataarray_data_V_we0;
output  [20:0] vmprojout5_dataarray_data_V_d0;
output  [7:0] vmprojout5_nentries_0_V;
output   vmprojout5_nentries_0_V_ap_vld;
output  [7:0] vmprojout5_nentries_1_V;
output   vmprojout5_nentries_1_V_ap_vld;
output  [7:0] vmprojout6_dataarray_data_V_address0;
output   vmprojout6_dataarray_data_V_ce0;
output   vmprojout6_dataarray_data_V_we0;
output  [20:0] vmprojout6_dataarray_data_V_d0;
output  [7:0] vmprojout6_nentries_0_V;
output   vmprojout6_nentries_0_V_ap_vld;
output  [7:0] vmprojout6_nentries_1_V;
output   vmprojout6_nentries_1_V_ap_vld;
output  [7:0] vmprojout7_dataarray_data_V_address0;
output   vmprojout7_dataarray_data_V_ce0;
output   vmprojout7_dataarray_data_V_we0;
output  [20:0] vmprojout7_dataarray_data_V_d0;
output  [7:0] vmprojout7_nentries_0_V;
output   vmprojout7_nentries_0_V_ap_vld;
output  [7:0] vmprojout7_nentries_1_V;
output   vmprojout7_nentries_1_V_ap_vld;
output  [7:0] vmprojout8_dataarray_data_V_address0;
output   vmprojout8_dataarray_data_V_ce0;
output   vmprojout8_dataarray_data_V_we0;
output  [20:0] vmprojout8_dataarray_data_V_d0;
output  [7:0] vmprojout8_nentries_0_V;
output   vmprojout8_nentries_0_V_ap_vld;
output  [7:0] vmprojout8_nentries_1_V;
output   vmprojout8_nentries_1_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg proj1in_dataarray_data_V_ce0;
reg proj2in_dataarray_data_V_ce0;
reg proj3in_dataarray_data_V_ce0;
reg proj4in_dataarray_data_V_ce0;
reg proj5in_dataarray_data_V_ce0;
reg proj6in_dataarray_data_V_ce0;
reg proj7in_dataarray_data_V_ce0;
reg proj8in_dataarray_data_V_ce0;
reg proj9in_dataarray_data_V_ce0;
reg allprojout_dataarray_data_V_ce0;
reg allprojout_dataarray_data_V_we0;
reg[7:0] allprojout_nentries_0_V;
reg allprojout_nentries_0_V_ap_vld;
reg[7:0] allprojout_nentries_1_V;
reg allprojout_nentries_1_V_ap_vld;
reg[7:0] allprojout_nentries_2_V;
reg allprojout_nentries_2_V_ap_vld;
reg[7:0] allprojout_nentries_3_V;
reg allprojout_nentries_3_V_ap_vld;
reg[7:0] allprojout_nentries_4_V;
reg allprojout_nentries_4_V_ap_vld;
reg[7:0] allprojout_nentries_5_V;
reg allprojout_nentries_5_V_ap_vld;
reg[7:0] allprojout_nentries_6_V;
reg allprojout_nentries_6_V_ap_vld;
reg[7:0] allprojout_nentries_7_V;
reg allprojout_nentries_7_V_ap_vld;
reg vmprojout1_dataarray_data_V_ce0;
reg vmprojout1_dataarray_data_V_we0;
reg[7:0] vmprojout1_nentries_0_V;
reg vmprojout1_nentries_0_V_ap_vld;
reg[7:0] vmprojout1_nentries_1_V;
reg vmprojout1_nentries_1_V_ap_vld;
reg vmprojout2_dataarray_data_V_ce0;
reg vmprojout2_dataarray_data_V_we0;
reg[7:0] vmprojout2_nentries_0_V;
reg vmprojout2_nentries_0_V_ap_vld;
reg[7:0] vmprojout2_nentries_1_V;
reg vmprojout2_nentries_1_V_ap_vld;
reg vmprojout3_dataarray_data_V_ce0;
reg vmprojout3_dataarray_data_V_we0;
reg[7:0] vmprojout3_nentries_0_V;
reg vmprojout3_nentries_0_V_ap_vld;
reg[7:0] vmprojout3_nentries_1_V;
reg vmprojout3_nentries_1_V_ap_vld;
reg vmprojout4_dataarray_data_V_ce0;
reg vmprojout4_dataarray_data_V_we0;
reg[7:0] vmprojout4_nentries_0_V;
reg vmprojout4_nentries_0_V_ap_vld;
reg[7:0] vmprojout4_nentries_1_V;
reg vmprojout4_nentries_1_V_ap_vld;
reg vmprojout5_dataarray_data_V_ce0;
reg vmprojout5_dataarray_data_V_we0;
reg[7:0] vmprojout5_nentries_0_V;
reg vmprojout5_nentries_0_V_ap_vld;
reg[7:0] vmprojout5_nentries_1_V;
reg vmprojout5_nentries_1_V_ap_vld;
reg vmprojout6_dataarray_data_V_ce0;
reg vmprojout6_dataarray_data_V_we0;
reg[7:0] vmprojout6_nentries_0_V;
reg vmprojout6_nentries_0_V_ap_vld;
reg[7:0] vmprojout6_nentries_1_V;
reg vmprojout6_nentries_1_V_ap_vld;
reg vmprojout7_dataarray_data_V_ce0;
reg vmprojout7_dataarray_data_V_we0;
reg[7:0] vmprojout7_nentries_0_V;
reg vmprojout7_nentries_0_V_ap_vld;
reg[7:0] vmprojout7_nentries_1_V;
reg vmprojout7_nentries_1_V_ap_vld;
reg vmprojout8_dataarray_data_V_ce0;
reg vmprojout8_dataarray_data_V_we0;
reg[7:0] vmprojout8_nentries_0_V;
reg vmprojout8_nentries_0_V_ap_vld;
reg[7:0] vmprojout8_nentries_1_V;
reg vmprojout8_nentries_1_V_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
reg    bx_o_V_1_ack_in;
reg   [6:0] p_Repl2_3_reg_893;
reg   [6:0] p_Repl2_3_reg_893_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg   [6:0] p_Repl2_3_reg_893_pp0_iter2_reg;
reg   [6:0] p_Repl2_3_reg_893_pp0_iter3_reg;
wire   [2:0] bx_V_read_read_fu_346_p2;
wire   [11:0] tmp_2_cast_fu_913_p1;
reg   [11:0] tmp_2_cast_reg_2212;
wire   [0:0] tmp_2_fu_917_p1;
reg   [0:0] tmp_2_reg_2217;
wire   [9:0] tmp_19_cast_fu_929_p1;
reg   [9:0] tmp_19_cast_reg_2229;
wire   [7:0] numbersin_0_V_fu_933_p3;
reg   [7:0] numbersin_0_V_reg_2327;
wire   [7:0] numbersin_1_V_fu_941_p3;
reg   [7:0] numbersin_1_V_reg_2333;
wire   [7:0] numbersin_2_V_fu_1033_p3;
reg   [7:0] numbersin_2_V_reg_2339;
wire    ap_CS_fsm_state2;
wire   [7:0] numbersin_3_V_fu_1066_p3;
reg   [7:0] numbersin_3_V_reg_2344;
wire   [7:0] numbersin_4_V_fu_1097_p3;
reg   [7:0] numbersin_4_V_reg_2349;
wire   [8:0] p_Val2_4_fu_1120_p3;
reg   [8:0] p_Val2_4_reg_2354;
wire   [7:0] numbersin_5_V_fu_1128_p3;
reg   [7:0] numbersin_5_V_reg_2360;
wire   [0:0] tmp_8_fu_1135_p2;
reg   [0:0] tmp_8_reg_2365;
wire   [7:0] numbersin_6_V_fu_1141_p3;
reg   [7:0] numbersin_6_V_reg_2370;
wire   [0:0] tmp_9_fu_1148_p2;
reg   [0:0] tmp_9_reg_2375;
wire   [7:0] numbersin_7_V_fu_1154_p3;
reg   [7:0] numbersin_7_V_reg_2380;
wire   [7:0] numbersin_8_V_fu_1216_p3;
reg   [7:0] numbersin_8_V_reg_2386;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_10_fu_1252_p2;
reg   [0:0] tmp_10_reg_2391;
wire   [6:0] i_fu_1258_p2;
reg   [6:0] i_reg_2395;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_12_fu_1267_p2;
reg   [0:0] tmp_12_reg_2400;
reg   [0:0] tmp_12_reg_2400_pp0_iter1_reg;
reg   [0:0] tmp_12_reg_2400_pp0_iter2_reg;
reg   [0:0] tmp_12_reg_2400_pp0_iter3_reg;
wire   [4:0] read_imem_V_fu_1288_p1;
reg   [4:0] read_imem_V_reg_2404;
reg   [4:0] read_imem_V_reg_2404_pp0_iter1_reg;
wire   [0:0] tmp_57_fu_1387_p2;
wire   [59:0] p_Val2_9_fu_1502_p3;
reg   [59:0] p_Val2_9_reg_2466;
reg   [59:0] p_Val2_9_reg_2466_pp0_iter3_reg;
reg   [2:0] iphi_V_reg_2471;
reg   [2:0] iphi_V_reg_2471_pp0_iter3_reg;
reg   [4:0] tmp_18_reg_2475;
reg   [3:0] phitmp718_i_reg_2480;
reg   [3:0] phitmp718_i_reg_2480_pp0_iter3_reg;
reg   [9:0] tmp_26_reg_2485;
reg   [2:0] iseed_V_reg_2490;
wire   [12:0] r_V_2_fu_1599_p2;
reg   [12:0] r_V_2_reg_2496;
reg   [3:0] phitmp716_i_reg_2501;
wire   [2:0] zbin1_V_fu_1629_p3;
reg   [2:0] zbin1_V_reg_2506;
wire   [0:0] tmp_48_fu_1637_p1;
reg   [0:0] tmp_48_reg_2512;
reg   [4:0] phitmp708_i_reg_2517;
wire   [0:0] psseed_fu_1674_p2;
reg   [0:0] psseed_reg_2522;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg   [6:0] ap_phi_mux_p_Repl2_3_phi_fu_897_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_21_fu_1299_p1;
wire  signed [63:0] tmp_66_cast_fu_1778_p1;
wire   [0:0] tmp_34_fu_1763_p2;
wire  signed [63:0] tmp_65_cast_fu_1827_p1;
wire   [0:0] tmp_33_fu_1812_p2;
wire  signed [63:0] tmp_64_cast_fu_1876_p1;
wire   [0:0] tmp_32_fu_1861_p2;
wire  signed [63:0] tmp_63_cast_fu_1925_p1;
wire   [0:0] tmp_31_fu_1910_p2;
wire  signed [63:0] tmp_62_cast_fu_1974_p1;
wire   [0:0] tmp_30_fu_1959_p2;
wire  signed [63:0] tmp_61_cast_fu_2023_p1;
wire   [0:0] tmp_29_fu_2008_p2;
wire  signed [63:0] tmp_43_cast_fu_2072_p1;
wire   [0:0] tmp_28_fu_2057_p2;
wire  signed [63:0] tmp_40_cast_fu_2121_p1;
wire   [0:0] tmp_27_fu_2106_p2;
wire  signed [63:0] tmp_67_cast_fu_2170_p1;
wire   [0:0] tmp_43_fu_2155_p2;
reg   [31:0] addr_index_assign_7_fu_302;
wire   [31:0] nvmprojout8_fu_1798_p2;
reg   [31:0] addr_index_assign_6_fu_306;
wire   [31:0] nvmprojout7_fu_1847_p2;
reg   [31:0] addr_index_assign_5_fu_310;
wire   [31:0] nvmprojout6_fu_1896_p2;
reg   [31:0] addr_index_assign_4_fu_314;
wire   [31:0] nvmprojout5_fu_1945_p2;
reg   [31:0] addr_index_assign_3_fu_318;
wire   [31:0] nvmprojout4_fu_1994_p2;
reg   [31:0] addr_index_assign_2_fu_322;
wire   [31:0] nvmprojout3_fu_2043_p2;
reg   [31:0] addr_index_assign_1_fu_326;
wire   [31:0] nvmprojout2_fu_2092_p2;
reg   [31:0] addr_index_assign_fu_330;
wire   [31:0] nvmprojout1_fu_2141_p2;
reg   [31:0] addr_index_assign_8_fu_334;
wire   [31:0] nallproj_fu_2196_p2;
reg   [8:0] p_Val2_8_fu_338;
wire   [8:0] p_Val2_8_ph_fu_1239_p3;
wire   [8:0] mem_hasdata_V_8_fu_1369_p3;
reg   [6:0] read_addr_V_read_assign_fu_342;
wire   [6:0] mem_read_addr_V_1_fu_1361_p3;
wire   [7:0] p_09_0_i76_i_fu_2179_p2;
wire    ap_block_pp0_stage0_01001;
wire   [7:0] p_09_0_i_i_fu_2130_p2;
wire   [7:0] p_09_0_i35_i_fu_2081_p2;
wire   [7:0] p_09_0_i41_i_fu_2032_p2;
wire   [7:0] p_09_0_i47_i_fu_1983_p2;
wire   [7:0] p_09_0_i53_i_fu_1934_p2;
wire   [7:0] p_09_0_i59_i_fu_1885_p2;
wire   [7:0] p_09_0_i65_i_fu_1836_p2;
wire   [7:0] p_09_0_i71_i_fu_1787_p2;
wire   [20:0] ret_V_fu_1738_p7;
wire   [9:0] tmp_fu_905_p3;
wire   [7:0] tmp_16_fu_921_p3;
wire   [0:0] p_Val2_s_fu_999_p2;
wire   [0:0] tmp_4_fu_1008_p2;
wire   [1:0] p_Val2_cast_cast_fu_1004_p1;
wire   [1:0] tmp_3_fu_1013_p3;
wire   [1:0] p_Val2_1_fu_1021_p3;
wire   [2:0] tmp_17_fu_1046_p3;
wire   [0:0] tmp_5_fu_1040_p2;
wire   [8:0] p_Val2_1_cast_fu_1029_p1;
wire   [8:0] p_Result_s_fu_1054_p1;
wire   [8:0] p_Val2_2_fu_1058_p3;
wire   [0:0] tmp_6_fu_1073_p2;
reg   [8:0] p_Result_1_fu_1079_p4;
wire   [8:0] p_Val2_3_fu_1089_p3;
wire   [0:0] tmp_7_fu_1104_p2;
reg   [8:0] p_Result_2_fu_1110_p4;
reg   [8:0] p_Result_3_fu_1161_p4;
wire   [8:0] p_Val2_5_fu_1170_p3;
reg   [8:0] p_Result_4_fu_1176_p4;
wire   [8:0] p_Val2_6_fu_1186_p3;
wire   [0:0] tmp_s_fu_1193_p2;
reg   [8:0] p_Result_5_fu_1198_p4;
wire   [8:0] p_Val2_7_fu_1208_p3;
wire   [0:0] tmp_1_fu_1223_p2;
reg   [8:0] p_Result_6_fu_1229_p4;
wire   [31:0] tmp_13_fu_1276_p1;
reg   [31:0] val_assign_fu_1280_p3;
wire   [7:0] tmp_19_fu_1292_p3;
wire   [6:0] mem_read_addr_V_fu_1312_p2;
wire   [3:0] tmp_14_fu_1326_p10;
wire   [7:0] tmp_15_cast_fu_1318_p1;
wire   [7:0] tmp_14_fu_1326_p11;
wire   [31:0] i_assign_fu_1347_p1;
wire   [0:0] tmp_15_fu_1341_p2;
reg   [8:0] p_Result_7_fu_1351_p4;
wire   [0:0] tmp_i_fu_1393_p2;
wire   [0:0] tmp_i1_i_fu_1406_p2;
wire   [59:0] data_data_V_read_assign_fu_1398_p3;
wire   [0:0] tmp_i1_i_i_fu_1419_p2;
wire   [59:0] data_data_V_read_assign_1_fu_1411_p3;
wire   [0:0] tmp_i1_i_i_i_fu_1432_p2;
wire   [59:0] data_data_V_read_assign_2_fu_1424_p3;
wire   [0:0] tmp_i2_i_fu_1445_p2;
wire   [59:0] data_data_V_read_assign_3_fu_1437_p3;
wire   [0:0] tmp_i1_i3_i_fu_1458_p2;
wire   [59:0] data_data_V_read_assign_4_fu_1450_p3;
wire   [0:0] tmp_i1_i_i4_i_fu_1471_p2;
wire   [59:0] data_data_V_read_assign_5_fu_1463_p3;
wire   [0:0] tmp_i1_i_i_i_i_fu_1484_p2;
wire   [59:0] data_data_V_read_assign_6_fu_1476_p3;
wire   [0:0] tmp_i2_i_i_fu_1497_p2;
wire   [59:0] data_data_V_read_assign_7_fu_1489_p3;
wire  signed [11:0] r_V_fu_1560_p1;
wire   [12:0] tmp_21_cast_fu_1563_p1;
wire   [12:0] r_V_1_fu_1567_p2;
wire   [3:0] phitmp714_i_fu_1573_p4;
wire   [3:0] zbin1tmp_V_fu_1593_p2;
wire   [2:0] tmp_20_fu_1583_p4;
wire   [0:0] tmp_46_fu_1615_p3;
wire   [2:0] tmp_23_fu_1623_p2;
wire   [10:0] p_shl_fu_1641_p3;
wire   [10:0] irinv_tmp_V_fu_1648_p2;
wire   [0:0] phitmp712_i_fu_1664_p2;
wire   [0:0] not_i_fu_1669_p2;
wire   [3:0] zbin2tmp_V_fu_1689_p2;
wire   [2:0] tmp_22_fu_1680_p4;
wire   [0:0] tmp_47_fu_1694_p3;
wire   [2:0] tmp_24_fu_1702_p2;
wire   [2:0] zbin2_V_fu_1708_p3;
wire   [3:0] tmp_25_fu_1721_p3;
wire   [0:0] op2_assign_fu_1716_p2;
wire   [3:0] finez_V_fu_1728_p2;
wire   [4:0] rinv_V_fu_1733_p2;
wire   [9:0] tmp_65_fu_1769_p1;
wire   [9:0] tmp_42_fu_1773_p2;
wire   [7:0] tmp_66_fu_1783_p1;
wire   [9:0] tmp_63_fu_1818_p1;
wire   [9:0] tmp_41_fu_1822_p2;
wire   [7:0] tmp_64_fu_1832_p1;
wire   [9:0] tmp_61_fu_1867_p1;
wire   [9:0] tmp_40_fu_1871_p2;
wire   [7:0] tmp_62_fu_1881_p1;
wire   [9:0] tmp_58_fu_1916_p1;
wire   [9:0] tmp_39_fu_1920_p2;
wire   [7:0] tmp_59_fu_1930_p1;
wire   [9:0] tmp_55_fu_1965_p1;
wire   [9:0] tmp_38_fu_1969_p2;
wire   [7:0] tmp_56_fu_1979_p1;
wire   [9:0] tmp_53_fu_2014_p1;
wire   [9:0] tmp_37_fu_2018_p2;
wire   [7:0] tmp_54_fu_2028_p1;
wire   [9:0] tmp_51_fu_2063_p1;
wire   [9:0] tmp_36_fu_2067_p2;
wire   [7:0] tmp_52_fu_2077_p1;
wire   [9:0] tmp_49_fu_2112_p1;
wire   [9:0] tmp_35_fu_2116_p2;
wire   [7:0] tmp_50_fu_2126_p1;
wire   [11:0] tmp_68_fu_2161_p1;
wire   [11:0] tmp_45_fu_2165_p2;
wire   [7:0] tmp_69_fu_2175_p1;
wire    ap_CS_fsm_state9;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1540;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

ProjectionRouterTop9_mux_94_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
ProjectionRouterTop9_mux_94_8_1_1_U1(
    .din0(numbersin_0_V_reg_2327),
    .din1(numbersin_1_V_reg_2333),
    .din2(numbersin_2_V_reg_2339),
    .din3(numbersin_3_V_reg_2344),
    .din4(numbersin_4_V_reg_2349),
    .din5(numbersin_5_V_reg_2360),
    .din6(numbersin_6_V_reg_2370),
    .din7(numbersin_7_V_reg_2380),
    .din8(numbersin_8_V_reg_2386),
    .din9(tmp_14_fu_1326_p10),
    .dout(tmp_14_fu_1326_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2471_pp0_iter3_reg == 3'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_1_fu_326 <= nvmprojout2_fu_2092_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_1_fu_326 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2471_pp0_iter3_reg == 3'd2) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_2_fu_322 <= nvmprojout3_fu_2043_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_2_fu_322 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2471_pp0_iter3_reg == 3'd3) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_3_fu_318 <= nvmprojout4_fu_1994_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_3_fu_318 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2471_pp0_iter3_reg == 3'd4) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_4_fu_314 <= nvmprojout5_fu_1945_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_4_fu_314 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2471_pp0_iter3_reg == 3'd5) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_5_fu_310 <= nvmprojout6_fu_1896_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_5_fu_310 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2471_pp0_iter3_reg == 3'd6) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_6_fu_306 <= nvmprojout7_fu_1847_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_6_fu_306 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((iphi_V_reg_2471_pp0_iter3_reg == 3'd7) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_7_fu_302 <= nvmprojout8_fu_1798_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_7_fu_302 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        addr_index_assign_8_fu_334 <= nallproj_fu_2196_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_8_fu_334 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd0))) begin
        addr_index_assign_fu_330 <= nvmprojout1_fu_2141_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        addr_index_assign_fu_330 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Repl2_3_reg_893 <= 7'd0;
    end else if (((tmp_10_reg_2391 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Repl2_3_reg_893 <= i_reg_2395;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_fu_1267_p2 == 1'd0) & (tmp_10_fu_1252_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_8_fu_338 <= mem_hasdata_V_8_fu_1369_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_8_fu_338 <= p_Val2_8_ph_fu_1239_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_fu_1267_p2 == 1'd0) & (tmp_10_fu_1252_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_addr_V_read_assign_fu_342 <= mem_read_addr_V_1_fu_1361_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        read_addr_V_read_assign_fu_342 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2395 <= i_fu_1258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_reg_2400_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iphi_V_reg_2471 <= {{p_Val2_9_fu_1502_p3[43:41]}};
        iseed_V_reg_2490 <= {{p_Val2_9_fu_1502_p3[59:57]}};
        p_Val2_9_reg_2466 <= p_Val2_9_fu_1502_p3;
        phitmp718_i_reg_2480 <= {{p_Val2_9_fu_1502_p3[29:26]}};
        tmp_18_reg_2475 <= {{p_Val2_9_fu_1502_p3[31:27]}};
        tmp_26_reg_2485 <= {{p_Val2_9_fu_1502_p3[19:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        iphi_V_reg_2471_pp0_iter3_reg <= iphi_V_reg_2471;
        p_Repl2_3_reg_893_pp0_iter2_reg <= p_Repl2_3_reg_893_pp0_iter1_reg;
        p_Repl2_3_reg_893_pp0_iter3_reg <= p_Repl2_3_reg_893_pp0_iter2_reg;
        p_Val2_9_reg_2466_pp0_iter3_reg <= p_Val2_9_reg_2466;
        phitmp718_i_reg_2480_pp0_iter3_reg <= phitmp718_i_reg_2480;
        tmp_12_reg_2400_pp0_iter2_reg <= tmp_12_reg_2400_pp0_iter1_reg;
        tmp_12_reg_2400_pp0_iter3_reg <= tmp_12_reg_2400_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        numbersin_0_V_reg_2327 <= numbersin_0_V_fu_933_p3;
        numbersin_1_V_reg_2333 <= numbersin_1_V_fu_941_p3;
        tmp_19_cast_reg_2229[7] <= tmp_19_cast_fu_929_p1[7];
        tmp_2_cast_reg_2212[9 : 7] <= tmp_2_cast_fu_913_p1[9 : 7];
        tmp_2_reg_2217 <= tmp_2_fu_917_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        numbersin_2_V_reg_2339 <= numbersin_2_V_fu_1033_p3;
        numbersin_3_V_reg_2344 <= numbersin_3_V_fu_1066_p3;
        numbersin_4_V_reg_2349 <= numbersin_4_V_fu_1097_p3;
        numbersin_5_V_reg_2360 <= numbersin_5_V_fu_1128_p3;
        numbersin_6_V_reg_2370 <= numbersin_6_V_fu_1141_p3;
        numbersin_7_V_reg_2380 <= numbersin_7_V_fu_1154_p3;
        p_Val2_4_reg_2354 <= p_Val2_4_fu_1120_p3;
        tmp_8_reg_2365 <= tmp_8_fu_1135_p2;
        tmp_9_reg_2375 <= tmp_9_fu_1148_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        numbersin_8_V_reg_2386 <= numbersin_8_V_fu_1216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Repl2_3_reg_893_pp0_iter1_reg <= p_Repl2_3_reg_893;
        read_imem_V_reg_2404_pp0_iter1_reg <= read_imem_V_reg_2404;
        tmp_10_reg_2391 <= tmp_10_fu_1252_p2;
        tmp_12_reg_2400_pp0_iter1_reg <= tmp_12_reg_2400;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_reg_2400_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phitmp708_i_reg_2517 <= {{irinv_tmp_V_fu_1648_p2[10:6]}};
        phitmp716_i_reg_2501 <= {{r_V_2_fu_1599_p2[5:2]}};
        psseed_reg_2522 <= psseed_fu_1674_p2;
        r_V_2_reg_2496 <= r_V_2_fu_1599_p2;
        tmp_48_reg_2512 <= tmp_48_fu_1637_p1;
        zbin1_V_reg_2506 <= zbin1_V_fu_1629_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_fu_1267_p2 == 1'd0) & (tmp_10_fu_1252_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_imem_V_reg_2404 <= read_imem_V_fu_1288_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_1252_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_12_reg_2400 <= tmp_12_fu_1267_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        allprojout_dataarray_data_V_ce0 = 1'b1;
    end else begin
        allprojout_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        allprojout_dataarray_data_V_we0 = 1'b1;
    end else begin
        allprojout_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd0)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_0_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_0_V = 8'd0;
        end else begin
            allprojout_nentries_0_V = 'bx;
        end
    end else begin
        allprojout_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((1'b1 == ap_CS_fsm_state1) & (bx_V_read_read_fu_346_p2 == 3'd0) & (ap_start == 1'b1)))) begin
        allprojout_nentries_0_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd1)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_1_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_1_V = 8'd0;
        end else begin
            allprojout_nentries_1_V = 'bx;
        end
    end else begin
        allprojout_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((bx_V_read_read_fu_346_p2 == 3'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        allprojout_nentries_1_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd2)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_2_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_2_V = 8'd0;
        end else begin
            allprojout_nentries_2_V = 'bx;
        end
    end else begin
        allprojout_nentries_2_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((bx_V_read_read_fu_346_p2 == 3'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        allprojout_nentries_2_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd3)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_3_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_3_V = 8'd0;
        end else begin
            allprojout_nentries_3_V = 'bx;
        end
    end else begin
        allprojout_nentries_3_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((bx_V_read_read_fu_346_p2 == 3'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        allprojout_nentries_3_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd4)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_4_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_4_V = 8'd0;
        end else begin
            allprojout_nentries_4_V = 'bx;
        end
    end else begin
        allprojout_nentries_4_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((bx_V_read_read_fu_346_p2 == 3'd4) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        allprojout_nentries_4_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd5)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_5_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_5_V = 8'd0;
        end else begin
            allprojout_nentries_5_V = 'bx;
        end
    end else begin
        allprojout_nentries_5_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((bx_V_read_read_fu_346_p2 == 3'd5) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        allprojout_nentries_5_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_5_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd6)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_6_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_6_V = 8'd0;
        end else begin
            allprojout_nentries_6_V = 'bx;
        end
    end else begin
        allprojout_nentries_6_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((bx_V_read_read_fu_346_p2 == 3'd6) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        allprojout_nentries_6_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_6_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((bx_V_read_read_fu_346_p2 == 3'd7)) begin
        if ((1'b1 == ap_condition_1540)) begin
            allprojout_nentries_7_V = p_09_0_i76_i_fu_2179_p2;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            allprojout_nentries_7_V = 8'd0;
        end else begin
            allprojout_nentries_7_V = 'bx;
        end
    end else begin
        allprojout_nentries_7_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((bx_V_read_read_fu_346_p2 == 3'd7) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        allprojout_nentries_7_V_ap_vld = 1'b1;
    end else begin
        allprojout_nentries_7_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_10_fu_1252_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (bx_o_V_1_ack_in == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_10_reg_2391 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Repl2_3_phi_fu_897_p4 = i_reg_2395;
    end else begin
        ap_phi_mux_p_Repl2_3_phi_fu_897_p4 = p_Repl2_3_reg_893;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (bx_o_V_1_ack_in == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_57_fu_1387_p2 == 1'd1) & (tmp_10_fu_1252_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj1in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj1in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj2in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj2in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj3in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj3in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj4in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj4in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj5in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj5in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj6in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj6in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj7in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj7in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj8in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj8in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        proj9in_dataarray_data_V_ce0 = 1'b1;
    end else begin
        proj9in_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_27_fu_2106_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd0))) begin
        vmprojout1_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2106_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd0))) begin
        vmprojout1_nentries_0_V = p_09_0_i_i_fu_2130_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout1_nentries_0_V = 8'd0;
    end else begin
        vmprojout1_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2106_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout1_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout1_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2106_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd0))) begin
        vmprojout1_nentries_1_V = p_09_0_i_i_fu_2130_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout1_nentries_1_V = 8'd0;
    end else begin
        vmprojout1_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_27_fu_2106_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout1_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout1_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_28_fu_2057_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_2057_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_nentries_0_V = p_09_0_i35_i_fu_2081_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout2_nentries_0_V = 8'd0;
    end else begin
        vmprojout2_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_2057_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout2_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout2_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_2057_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout2_nentries_1_V = p_09_0_i35_i_fu_2081_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout2_nentries_1_V = 8'd0;
    end else begin
        vmprojout2_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_28_fu_2057_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout2_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout2_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_29_fu_2008_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd2) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_2008_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd2) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_nentries_0_V = p_09_0_i41_i_fu_2032_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout3_nentries_0_V = 8'd0;
    end else begin
        vmprojout3_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_2008_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd2) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout3_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout3_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_2008_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd2) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout3_nentries_1_V = p_09_0_i41_i_fu_2032_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout3_nentries_1_V = 8'd0;
    end else begin
        vmprojout3_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_29_fu_2008_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd2) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout3_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout3_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_30_fu_1959_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd3) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1959_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd3) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_nentries_0_V = p_09_0_i47_i_fu_1983_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout4_nentries_0_V = 8'd0;
    end else begin
        vmprojout4_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1959_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd3) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout4_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout4_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1959_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd3) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout4_nentries_1_V = p_09_0_i47_i_fu_1983_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout4_nentries_1_V = 8'd0;
    end else begin
        vmprojout4_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_30_fu_1959_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd3) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout4_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout4_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_31_fu_1910_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd4) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1910_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd4) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_nentries_0_V = p_09_0_i53_i_fu_1934_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout5_nentries_0_V = 8'd0;
    end else begin
        vmprojout5_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1910_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd4) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout5_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout5_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1910_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd4) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout5_nentries_1_V = p_09_0_i53_i_fu_1934_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout5_nentries_1_V = 8'd0;
    end else begin
        vmprojout5_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_31_fu_1910_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd4) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout5_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout5_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_32_fu_1861_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd5) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1861_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd5) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_nentries_0_V = p_09_0_i59_i_fu_1885_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout6_nentries_0_V = 8'd0;
    end else begin
        vmprojout6_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1861_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd5) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout6_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout6_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1861_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd5) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout6_nentries_1_V = p_09_0_i59_i_fu_1885_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout6_nentries_1_V = 8'd0;
    end else begin
        vmprojout6_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_32_fu_1861_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd5) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout6_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout6_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_33_fu_1812_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd6) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1812_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd6) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_nentries_0_V = p_09_0_i65_i_fu_1836_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout7_nentries_0_V = 8'd0;
    end else begin
        vmprojout7_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1812_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd6) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout7_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout7_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1812_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd6) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout7_nentries_1_V = p_09_0_i65_i_fu_1836_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout7_nentries_1_V = 8'd0;
    end else begin
        vmprojout7_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_33_fu_1812_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd6) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout7_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout7_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_dataarray_data_V_ce0 = 1'b1;
    end else begin
        vmprojout8_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_34_fu_1763_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd7) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_dataarray_data_V_we0 = 1'b1;
    end else begin
        vmprojout8_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_34_fu_1763_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd7) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_nentries_0_V = p_09_0_i71_i_fu_1787_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout8_nentries_0_V = 8'd0;
    end else begin
        vmprojout8_nentries_0_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_34_fu_1763_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd7) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd0) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout8_nentries_0_V_ap_vld = 1'b1;
    end else begin
        vmprojout8_nentries_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (tmp_34_fu_1763_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd7) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        vmprojout8_nentries_1_V = p_09_0_i71_i_fu_1787_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6))))) begin
        vmprojout8_nentries_1_V = 8'd0;
    end else begin
        vmprojout8_nentries_1_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (tmp_34_fu_1763_p2 == 1'd1) & (iphi_V_reg_2471_pp0_iter3_reg == 3'd7) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (tmp_2_reg_2217 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd7)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd0)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd1)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd2)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd3)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd4)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd5)) | ((tmp_2_fu_917_p1 == 1'd1) & (bx_V_read_read_fu_346_p2 == 3'd6)))))) begin
        vmprojout8_nentries_1_V_ap_vld = 1'b1;
    end else begin
        vmprojout8_nentries_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_10_fu_1252_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_10_fu_1252_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (bx_o_V_1_ack_in == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign allprojout_dataarray_data_V_address0 = tmp_67_cast_fu_2170_p1;

assign allprojout_dataarray_data_V_d0 = p_Val2_9_reg_2466_pp0_iter3_reg;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1540 = ((1'b0 == ap_block_pp0_stage0_01001) & (tmp_43_fu_2155_p2 == 1'd1) & (tmp_12_reg_2400_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bx_V_read_read_fu_346_p2 = bx_V;

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign data_data_V_read_assign_1_fu_1411_p3 = ((tmp_i1_i_fu_1406_p2[0:0] === 1'b1) ? proj2in_dataarray_data_V_q0 : data_data_V_read_assign_fu_1398_p3);

assign data_data_V_read_assign_2_fu_1424_p3 = ((tmp_i1_i_i_fu_1419_p2[0:0] === 1'b1) ? proj3in_dataarray_data_V_q0 : data_data_V_read_assign_1_fu_1411_p3);

assign data_data_V_read_assign_3_fu_1437_p3 = ((tmp_i1_i_i_i_fu_1432_p2[0:0] === 1'b1) ? proj4in_dataarray_data_V_q0 : data_data_V_read_assign_2_fu_1424_p3);

assign data_data_V_read_assign_4_fu_1450_p3 = ((tmp_i2_i_fu_1445_p2[0:0] === 1'b1) ? proj5in_dataarray_data_V_q0 : data_data_V_read_assign_3_fu_1437_p3);

assign data_data_V_read_assign_5_fu_1463_p3 = ((tmp_i1_i3_i_fu_1458_p2[0:0] === 1'b1) ? proj6in_dataarray_data_V_q0 : data_data_V_read_assign_4_fu_1450_p3);

assign data_data_V_read_assign_6_fu_1476_p3 = ((tmp_i1_i_i4_i_fu_1471_p2[0:0] === 1'b1) ? proj7in_dataarray_data_V_q0 : data_data_V_read_assign_5_fu_1463_p3);

assign data_data_V_read_assign_7_fu_1489_p3 = ((tmp_i1_i_i_i_i_fu_1484_p2[0:0] === 1'b1) ? proj8in_dataarray_data_V_q0 : data_data_V_read_assign_6_fu_1476_p3);

assign data_data_V_read_assign_fu_1398_p3 = ((tmp_i_fu_1393_p2[0:0] === 1'b1) ? proj1in_dataarray_data_V_q0 : 60'd0);

assign finez_V_fu_1728_p2 = (phitmp718_i_reg_2480_pp0_iter3_reg - tmp_25_fu_1721_p3);

assign i_assign_fu_1347_p1 = read_imem_V_fu_1288_p1;

assign i_fu_1258_p2 = (ap_phi_mux_p_Repl2_3_phi_fu_897_p4 + 7'd1);

assign irinv_tmp_V_fu_1648_p2 = (11'd0 - p_shl_fu_1641_p3);

assign mem_hasdata_V_8_fu_1369_p3 = ((tmp_15_fu_1341_p2[0:0] === 1'b1) ? p_Val2_8_fu_338 : p_Result_7_fu_1351_p4);

assign mem_read_addr_V_1_fu_1361_p3 = ((tmp_15_fu_1341_p2[0:0] === 1'b1) ? mem_read_addr_V_fu_1312_p2 : 7'd0);

assign mem_read_addr_V_fu_1312_p2 = (7'd1 + read_addr_V_read_assign_fu_342);

assign nallproj_fu_2196_p2 = (addr_index_assign_8_fu_334 + 32'd1);

assign not_i_fu_1669_p2 = ((iseed_V_reg_2490 != 3'd1) ? 1'b1 : 1'b0);

assign numbersin_0_V_fu_933_p3 = ((tmp_2_fu_917_p1[0:0] === 1'b1) ? proj1in_nentries_1_V : proj1in_nentries_0_V);

assign numbersin_1_V_fu_941_p3 = ((tmp_2_fu_917_p1[0:0] === 1'b1) ? proj2in_nentries_1_V : proj2in_nentries_0_V);

assign numbersin_2_V_fu_1033_p3 = ((tmp_2_reg_2217[0:0] === 1'b1) ? proj3in_nentries_1_V : proj3in_nentries_0_V);

assign numbersin_3_V_fu_1066_p3 = ((tmp_2_reg_2217[0:0] === 1'b1) ? proj4in_nentries_1_V : proj4in_nentries_0_V);

assign numbersin_4_V_fu_1097_p3 = ((tmp_2_reg_2217[0:0] === 1'b1) ? proj5in_nentries_1_V : proj5in_nentries_0_V);

assign numbersin_5_V_fu_1128_p3 = ((tmp_2_reg_2217[0:0] === 1'b1) ? proj6in_nentries_1_V : proj6in_nentries_0_V);

assign numbersin_6_V_fu_1141_p3 = ((tmp_2_reg_2217[0:0] === 1'b1) ? proj7in_nentries_1_V : proj7in_nentries_0_V);

assign numbersin_7_V_fu_1154_p3 = ((tmp_2_reg_2217[0:0] === 1'b1) ? proj8in_nentries_1_V : proj8in_nentries_0_V);

assign numbersin_8_V_fu_1216_p3 = ((tmp_2_reg_2217[0:0] === 1'b1) ? proj9in_nentries_1_V : proj9in_nentries_0_V);

assign nvmprojout1_fu_2141_p2 = (addr_index_assign_fu_330 + 32'd1);

assign nvmprojout2_fu_2092_p2 = (addr_index_assign_1_fu_326 + 32'd1);

assign nvmprojout3_fu_2043_p2 = (addr_index_assign_2_fu_322 + 32'd1);

assign nvmprojout4_fu_1994_p2 = (addr_index_assign_3_fu_318 + 32'd1);

assign nvmprojout5_fu_1945_p2 = (addr_index_assign_4_fu_314 + 32'd1);

assign nvmprojout6_fu_1896_p2 = (addr_index_assign_5_fu_310 + 32'd1);

assign nvmprojout7_fu_1847_p2 = (addr_index_assign_6_fu_306 + 32'd1);

assign nvmprojout8_fu_1798_p2 = (addr_index_assign_7_fu_302 + 32'd1);

assign op2_assign_fu_1716_p2 = ((zbin2_V_fu_1708_p3 != zbin1_V_reg_2506) ? 1'b1 : 1'b0);

assign p_09_0_i35_i_fu_2081_p2 = (8'd1 + tmp_52_fu_2077_p1);

assign p_09_0_i41_i_fu_2032_p2 = (8'd1 + tmp_54_fu_2028_p1);

assign p_09_0_i47_i_fu_1983_p2 = (8'd1 + tmp_56_fu_1979_p1);

assign p_09_0_i53_i_fu_1934_p2 = (8'd1 + tmp_59_fu_1930_p1);

assign p_09_0_i59_i_fu_1885_p2 = (8'd1 + tmp_62_fu_1881_p1);

assign p_09_0_i65_i_fu_1836_p2 = (8'd1 + tmp_64_fu_1832_p1);

assign p_09_0_i71_i_fu_1787_p2 = (8'd1 + tmp_66_fu_1783_p1);

assign p_09_0_i76_i_fu_2179_p2 = (8'd1 + tmp_69_fu_2175_p1);

assign p_09_0_i_i_fu_2130_p2 = (8'd1 + tmp_50_fu_2126_p1);

always @ (*) begin
    p_Result_1_fu_1079_p4 = p_Val2_2_fu_1058_p3;
    p_Result_1_fu_1079_p4[32'd3] = |(1'd1);
end

always @ (*) begin
    p_Result_2_fu_1110_p4 = p_Val2_3_fu_1089_p3;
    p_Result_2_fu_1110_p4[32'd4] = |(1'd1);
end

always @ (*) begin
    p_Result_3_fu_1161_p4 = p_Val2_4_reg_2354;
    p_Result_3_fu_1161_p4[32'd5] = |(1'd1);
end

always @ (*) begin
    p_Result_4_fu_1176_p4 = p_Val2_5_fu_1170_p3;
    p_Result_4_fu_1176_p4[32'd6] = |(1'd1);
end

always @ (*) begin
    p_Result_5_fu_1198_p4 = p_Val2_6_fu_1186_p3;
    p_Result_5_fu_1198_p4[32'd7] = |(1'd1);
end

always @ (*) begin
    p_Result_6_fu_1229_p4 = p_Val2_7_fu_1208_p3;
    p_Result_6_fu_1229_p4[32'd8] = |(1'd1);
end

always @ (*) begin
    p_Result_7_fu_1351_p4 = p_Val2_8_fu_338;
    p_Result_7_fu_1351_p4[i_assign_fu_1347_p1] = |(32'd0);
end

assign p_Result_s_fu_1054_p1 = tmp_17_fu_1046_p3;

assign p_Val2_1_cast_fu_1029_p1 = p_Val2_1_fu_1021_p3;

assign p_Val2_1_fu_1021_p3 = ((tmp_4_fu_1008_p2[0:0] === 1'b1) ? p_Val2_cast_cast_fu_1004_p1 : tmp_3_fu_1013_p3);

assign p_Val2_2_fu_1058_p3 = ((tmp_5_fu_1040_p2[0:0] === 1'b1) ? p_Val2_1_cast_fu_1029_p1 : p_Result_s_fu_1054_p1);

assign p_Val2_3_fu_1089_p3 = ((tmp_6_fu_1073_p2[0:0] === 1'b1) ? p_Val2_2_fu_1058_p3 : p_Result_1_fu_1079_p4);

assign p_Val2_4_fu_1120_p3 = ((tmp_7_fu_1104_p2[0:0] === 1'b1) ? p_Val2_3_fu_1089_p3 : p_Result_2_fu_1110_p4);

assign p_Val2_5_fu_1170_p3 = ((tmp_8_reg_2365[0:0] === 1'b1) ? p_Val2_4_reg_2354 : p_Result_3_fu_1161_p4);

assign p_Val2_6_fu_1186_p3 = ((tmp_9_reg_2375[0:0] === 1'b1) ? p_Val2_5_fu_1170_p3 : p_Result_4_fu_1176_p4);

assign p_Val2_7_fu_1208_p3 = ((tmp_s_fu_1193_p2[0:0] === 1'b1) ? p_Val2_6_fu_1186_p3 : p_Result_5_fu_1198_p4);

assign p_Val2_8_ph_fu_1239_p3 = ((tmp_1_fu_1223_p2[0:0] === 1'b1) ? p_Val2_7_fu_1208_p3 : p_Result_6_fu_1229_p4);

assign p_Val2_9_fu_1502_p3 = ((tmp_i2_i_i_fu_1497_p2[0:0] === 1'b1) ? proj9in_dataarray_data_V_q0 : data_data_V_read_assign_7_fu_1489_p3);

assign p_Val2_cast_cast_fu_1004_p1 = p_Val2_s_fu_999_p2;

assign p_Val2_s_fu_999_p2 = ((numbersin_0_V_reg_2327 != 8'd0) ? 1'b1 : 1'b0);

assign p_shl_fu_1641_p3 = {{tmp_26_reg_2485}, {1'd0}};

assign phitmp712_i_fu_1664_p2 = ((iseed_V_reg_2490 != 3'd2) ? 1'b1 : 1'b0);

assign phitmp714_i_fu_1573_p4 = {{r_V_1_fu_1567_p2[5:2]}};

assign proj1in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj2in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj3in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj4in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj5in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj6in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj7in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj8in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign proj9in_dataarray_data_V_address0 = tmp_21_fu_1299_p1;

assign psseed_fu_1674_p2 = (phitmp712_i_fu_1664_p2 & not_i_fu_1669_p2);

assign r_V_1_fu_1567_p2 = (13'd62 + tmp_21_cast_fu_1563_p1);

assign r_V_2_fu_1599_p2 = (13'd2 + tmp_21_cast_fu_1563_p1);

assign r_V_fu_1560_p1 = $signed(tmp_18_reg_2475);

assign read_imem_V_fu_1288_p1 = val_assign_fu_1280_p3[4:0];

assign ret_V_fu_1738_p7 = {{{{{{p_Repl2_3_reg_893_pp0_iter3_reg}, {zbin1_V_reg_2506}}, {op2_assign_fu_1716_p2}}, {finez_V_fu_1728_p2}}, {rinv_V_fu_1733_p2}}, {psseed_reg_2522}};

assign rinv_V_fu_1733_p2 = (phitmp708_i_reg_2517 ^ 5'd16);

assign tmp_10_fu_1252_p2 = ((ap_phi_mux_p_Repl2_3_phi_fu_897_p4 == 7'd102) ? 1'b1 : 1'b0);

assign tmp_12_fu_1267_p2 = ((p_Val2_8_fu_338 == 9'd0) ? 1'b1 : 1'b0);

assign tmp_13_fu_1276_p1 = p_Val2_8_fu_338;

assign tmp_14_fu_1326_p10 = val_assign_fu_1280_p3[3:0];

assign tmp_15_cast_fu_1318_p1 = mem_read_addr_V_fu_1312_p2;

assign tmp_15_fu_1341_p2 = ((tmp_15_cast_fu_1318_p1 < tmp_14_fu_1326_p11) ? 1'b1 : 1'b0);

assign tmp_16_fu_921_p3 = {{tmp_2_fu_917_p1}, {7'd0}};

assign tmp_17_fu_1046_p3 = {{1'd1}, {p_Val2_1_fu_1021_p3}};

assign tmp_19_cast_fu_929_p1 = tmp_16_fu_921_p3;

assign tmp_19_fu_1292_p3 = {{tmp_2_reg_2217}, {read_addr_V_read_assign_fu_342}};

assign tmp_1_fu_1223_p2 = ((numbersin_8_V_fu_1216_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_20_fu_1583_p4 = {{r_V_1_fu_1567_p2[4:2]}};

assign tmp_21_cast_fu_1563_p1 = $unsigned(r_V_fu_1560_p1);

assign tmp_21_fu_1299_p1 = tmp_19_fu_1292_p3;

assign tmp_22_fu_1680_p4 = {{r_V_2_reg_2496[4:2]}};

assign tmp_23_fu_1623_p2 = (tmp_20_fu_1583_p4 ^ 3'd4);

assign tmp_24_fu_1702_p2 = (tmp_22_fu_1680_p4 ^ 3'd4);

assign tmp_25_fu_1721_p3 = {{tmp_48_reg_2512}, {3'd0}};

assign tmp_27_fu_2106_p2 = (($signed(addr_index_assign_fu_330) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_28_fu_2057_p2 = (($signed(addr_index_assign_1_fu_326) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_29_fu_2008_p2 = (($signed(addr_index_assign_2_fu_322) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_2_cast_fu_913_p1 = tmp_fu_905_p3;

assign tmp_2_fu_917_p1 = bx_V[0:0];

assign tmp_30_fu_1959_p2 = (($signed(addr_index_assign_3_fu_318) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_31_fu_1910_p2 = (($signed(addr_index_assign_4_fu_314) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_32_fu_1861_p2 = (($signed(addr_index_assign_5_fu_310) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_33_fu_1812_p2 = (($signed(addr_index_assign_6_fu_306) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_34_fu_1763_p2 = (($signed(addr_index_assign_7_fu_302) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_35_fu_2116_p2 = (tmp_49_fu_2112_p1 + tmp_19_cast_reg_2229);

assign tmp_36_fu_2067_p2 = (tmp_51_fu_2063_p1 + tmp_19_cast_reg_2229);

assign tmp_37_fu_2018_p2 = (tmp_53_fu_2014_p1 + tmp_19_cast_reg_2229);

assign tmp_38_fu_1969_p2 = (tmp_55_fu_1965_p1 + tmp_19_cast_reg_2229);

assign tmp_39_fu_1920_p2 = (tmp_58_fu_1916_p1 + tmp_19_cast_reg_2229);

assign tmp_3_fu_1013_p3 = {{1'd1}, {p_Val2_s_fu_999_p2}};

assign tmp_40_cast_fu_2121_p1 = $signed(tmp_35_fu_2116_p2);

assign tmp_40_fu_1871_p2 = (tmp_61_fu_1867_p1 + tmp_19_cast_reg_2229);

assign tmp_41_fu_1822_p2 = (tmp_63_fu_1818_p1 + tmp_19_cast_reg_2229);

assign tmp_42_fu_1773_p2 = (tmp_65_fu_1769_p1 + tmp_19_cast_reg_2229);

assign tmp_43_cast_fu_2072_p1 = $signed(tmp_36_fu_2067_p2);

assign tmp_43_fu_2155_p2 = (($signed(addr_index_assign_8_fu_334) < $signed(32'd129)) ? 1'b1 : 1'b0);

assign tmp_45_fu_2165_p2 = (tmp_68_fu_2161_p1 + tmp_2_cast_reg_2212);

assign tmp_46_fu_1615_p3 = zbin1tmp_V_fu_1593_p2[32'd3];

assign tmp_47_fu_1694_p3 = zbin2tmp_V_fu_1689_p2[32'd3];

assign tmp_48_fu_1637_p1 = zbin1_V_fu_1629_p3[0:0];

assign tmp_49_fu_2112_p1 = addr_index_assign_fu_330[9:0];

assign tmp_4_fu_1008_p2 = ((numbersin_1_V_reg_2333 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_50_fu_2126_p1 = addr_index_assign_fu_330[7:0];

assign tmp_51_fu_2063_p1 = addr_index_assign_1_fu_326[9:0];

assign tmp_52_fu_2077_p1 = addr_index_assign_1_fu_326[7:0];

assign tmp_53_fu_2014_p1 = addr_index_assign_2_fu_322[9:0];

assign tmp_54_fu_2028_p1 = addr_index_assign_2_fu_322[7:0];

assign tmp_55_fu_1965_p1 = addr_index_assign_3_fu_318[9:0];

assign tmp_56_fu_1979_p1 = addr_index_assign_3_fu_318[7:0];

assign tmp_57_fu_1387_p2 = ((ap_phi_mux_p_Repl2_3_phi_fu_897_p4 == 7'd101) ? 1'b1 : 1'b0);

assign tmp_58_fu_1916_p1 = addr_index_assign_4_fu_314[9:0];

assign tmp_59_fu_1930_p1 = addr_index_assign_4_fu_314[7:0];

assign tmp_5_fu_1040_p2 = ((numbersin_2_V_fu_1033_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_61_cast_fu_2023_p1 = $signed(tmp_37_fu_2018_p2);

assign tmp_61_fu_1867_p1 = addr_index_assign_5_fu_310[9:0];

assign tmp_62_cast_fu_1974_p1 = $signed(tmp_38_fu_1969_p2);

assign tmp_62_fu_1881_p1 = addr_index_assign_5_fu_310[7:0];

assign tmp_63_cast_fu_1925_p1 = $signed(tmp_39_fu_1920_p2);

assign tmp_63_fu_1818_p1 = addr_index_assign_6_fu_306[9:0];

assign tmp_64_cast_fu_1876_p1 = $signed(tmp_40_fu_1871_p2);

assign tmp_64_fu_1832_p1 = addr_index_assign_6_fu_306[7:0];

assign tmp_65_cast_fu_1827_p1 = $signed(tmp_41_fu_1822_p2);

assign tmp_65_fu_1769_p1 = addr_index_assign_7_fu_302[9:0];

assign tmp_66_cast_fu_1778_p1 = $signed(tmp_42_fu_1773_p2);

assign tmp_66_fu_1783_p1 = addr_index_assign_7_fu_302[7:0];

assign tmp_67_cast_fu_2170_p1 = $signed(tmp_45_fu_2165_p2);

assign tmp_68_fu_2161_p1 = addr_index_assign_8_fu_334[11:0];

assign tmp_69_fu_2175_p1 = addr_index_assign_8_fu_334[7:0];

assign tmp_6_fu_1073_p2 = ((numbersin_3_V_fu_1066_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1104_p2 = ((numbersin_4_V_fu_1097_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_1135_p2 = ((numbersin_5_V_fu_1128_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_1148_p2 = ((numbersin_6_V_fu_1141_p3 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_fu_905_p3 = {{bx_V}, {7'd0}};

assign tmp_i1_i3_i_fu_1458_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd5) ? 1'b1 : 1'b0);

assign tmp_i1_i_fu_1406_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd1) ? 1'b1 : 1'b0);

assign tmp_i1_i_i4_i_fu_1471_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd6) ? 1'b1 : 1'b0);

assign tmp_i1_i_i_fu_1419_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd2) ? 1'b1 : 1'b0);

assign tmp_i1_i_i_i_fu_1432_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd3) ? 1'b1 : 1'b0);

assign tmp_i1_i_i_i_i_fu_1484_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd7) ? 1'b1 : 1'b0);

assign tmp_i2_i_fu_1445_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd4) ? 1'b1 : 1'b0);

assign tmp_i2_i_i_fu_1497_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd8) ? 1'b1 : 1'b0);

assign tmp_i_fu_1393_p2 = ((read_imem_V_reg_2404_pp0_iter1_reg == 5'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_1193_p2 = ((numbersin_7_V_reg_2380 == 8'd0) ? 1'b1 : 1'b0);


always @ (tmp_13_fu_1276_p1) begin
    if (tmp_13_fu_1276_p1[0] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd0;
    end else if (tmp_13_fu_1276_p1[1] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd1;
    end else if (tmp_13_fu_1276_p1[2] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd2;
    end else if (tmp_13_fu_1276_p1[3] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd3;
    end else if (tmp_13_fu_1276_p1[4] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd4;
    end else if (tmp_13_fu_1276_p1[5] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd5;
    end else if (tmp_13_fu_1276_p1[6] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd6;
    end else if (tmp_13_fu_1276_p1[7] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd7;
    end else if (tmp_13_fu_1276_p1[8] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd8;
    end else if (tmp_13_fu_1276_p1[9] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd9;
    end else if (tmp_13_fu_1276_p1[10] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd10;
    end else if (tmp_13_fu_1276_p1[11] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd11;
    end else if (tmp_13_fu_1276_p1[12] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd12;
    end else if (tmp_13_fu_1276_p1[13] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd13;
    end else if (tmp_13_fu_1276_p1[14] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd14;
    end else if (tmp_13_fu_1276_p1[15] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd15;
    end else if (tmp_13_fu_1276_p1[16] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd16;
    end else if (tmp_13_fu_1276_p1[17] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd17;
    end else if (tmp_13_fu_1276_p1[18] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd18;
    end else if (tmp_13_fu_1276_p1[19] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd19;
    end else if (tmp_13_fu_1276_p1[20] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd20;
    end else if (tmp_13_fu_1276_p1[21] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd21;
    end else if (tmp_13_fu_1276_p1[22] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd22;
    end else if (tmp_13_fu_1276_p1[23] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd23;
    end else if (tmp_13_fu_1276_p1[24] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd24;
    end else if (tmp_13_fu_1276_p1[25] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd25;
    end else if (tmp_13_fu_1276_p1[26] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd26;
    end else if (tmp_13_fu_1276_p1[27] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd27;
    end else if (tmp_13_fu_1276_p1[28] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd28;
    end else if (tmp_13_fu_1276_p1[29] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd29;
    end else if (tmp_13_fu_1276_p1[30] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd30;
    end else if (tmp_13_fu_1276_p1[31] == 1'b1) begin
        val_assign_fu_1280_p3 = 32'd31;
    end else begin
        val_assign_fu_1280_p3 = 32'd32;
    end
end

assign vmprojout1_dataarray_data_V_address0 = tmp_40_cast_fu_2121_p1;

assign vmprojout1_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign vmprojout2_dataarray_data_V_address0 = tmp_43_cast_fu_2072_p1;

assign vmprojout2_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign vmprojout3_dataarray_data_V_address0 = tmp_61_cast_fu_2023_p1;

assign vmprojout3_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign vmprojout4_dataarray_data_V_address0 = tmp_62_cast_fu_1974_p1;

assign vmprojout4_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign vmprojout5_dataarray_data_V_address0 = tmp_63_cast_fu_1925_p1;

assign vmprojout5_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign vmprojout6_dataarray_data_V_address0 = tmp_64_cast_fu_1876_p1;

assign vmprojout6_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign vmprojout7_dataarray_data_V_address0 = tmp_65_cast_fu_1827_p1;

assign vmprojout7_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign vmprojout8_dataarray_data_V_address0 = tmp_66_cast_fu_1778_p1;

assign vmprojout8_dataarray_data_V_d0 = ret_V_fu_1738_p7;

assign zbin1_V_fu_1629_p3 = ((tmp_46_fu_1615_p3[0:0] === 1'b1) ? 3'd0 : tmp_23_fu_1623_p2);

assign zbin1tmp_V_fu_1593_p2 = (4'd4 + phitmp714_i_fu_1573_p4);

assign zbin2_V_fu_1708_p3 = ((tmp_47_fu_1694_p3[0:0] === 1'b1) ? 3'd7 : tmp_24_fu_1702_p2);

assign zbin2tmp_V_fu_1689_p2 = (4'd4 + phitmp716_i_reg_2501);

always @ (posedge ap_clk) begin
    tmp_2_cast_reg_2212[6:0] <= 7'b0000000;
    tmp_2_cast_reg_2212[11:10] <= 2'b00;
    tmp_19_cast_reg_2229[6:0] <= 7'b0000000;
    tmp_19_cast_reg_2229[9:8] <= 2'b00;
end

endmodule //ProjectionRouterTop9
