Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 13 13:11:26 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z014s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      4 |            2 |
|      5 |            2 |
|     10 |            1 |
|     13 |            2 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |             114 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              89 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|                Clock Signal                |                      Enable Signal                      |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  nolabel_line113/clk_mipi_ref              | cam_end_idle_counter[23]_i_2_n_0                        |                                                 |                1 |              1 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/busy_reg_1                              |                                                 |                1 |              1 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/busy_reg_0                              |                                                 |                1 |              1 |
|  nolabel_line46/inst/clk_out1_0            |                                                         |                                                 |                1 |              2 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/E[0]                                    |                                                 |                1 |              4 |
|  nolabel_line113/mod_clk_I_bufg_oserdese   | nolabel_line113/csi_lpclk_state_reg[1]_0                |                                                 |                1 |              4 |
|  nolabel_line113/clk_mipi_ref              |                                                         | nolabel_line113/clk_state_timer_rst_reg_n_0     |                2 |              5 |
|  nolabel_line113/mod_clk_I_bufg_oserdese   |                                                         |                                                 |                1 |              5 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/FSM_onehot_clk_current_state[9]_i_1_n_0 |                                                 |                2 |             10 |
|  nolabel_line113/clk_mipi_ref              | mipi_sleep0                                             |                                                 |                4 |             13 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/FSM_onehot_current_state[12]_i_1_n_0    |                                                 |                5 |             13 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/busy_reg_1                              | nolabel_line113/FSM_sequential_cam_state_reg[2] |                4 |             14 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/tx_words_counter[15]_i_2_n_0            | nolabel_line113/tx_words_counter[15]_i_1_n_0    |                4 |             15 |
|  nolabel_line113/clk_mipi_ref              |                                                         | nolabel_line113/state_timer_rst_reg_n_0         |                4 |             16 |
|  nolabel_line113/clk_mipi_ref              | mipi_wct_short                                          | mipi_wct_short0                                 |                3 |             16 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/hs_tx_byte_d0[7]_i_1_n_0                |                                                 |                6 |             16 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/frame                                   |                                                 |                4 |             16 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/state_timer_2[15]_i_1_n_0               |                                                 |                7 |             16 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/vc_id_latch                             |                                                 |                6 |             19 |
|  nolabel_line113/clk_mipi_ref              | cam_end_idle_counter[23]_i_2_n_0                        | cam_end_idle_counter[23]_i_1_n_0                |                6 |             22 |
|  nolabel_line113/clk_mipi_ref              | nolabel_line113/busy_reg_0                              | nolabel_line113/FSM_sequential_cam_state_reg[1] |                6 |             22 |
|  nolabel_line113/mod_clk_div4_oserdese_ln0 |                                                         |                                                 |                6 |             23 |
|  nolabel_line113/clk_mipi_ref              |                                                         |                                                 |               18 |             29 |
+--------------------------------------------+---------------------------------------------------------+-------------------------------------------------+------------------+----------------+


