module FA_1bit_bh_tb();
  wire s,c;
  logic a,b;
  
  FA_1bit_bh FA1(s,c,a,b);
  
  initial
    $monitor("time=%d\t a=%b\t b=%b\t s=%s\t c=%c", $time,s,c,a,b);
  
  initial begin
    a=1'd0;
    b=1'd0;
    repeat(2) begin
      #10 a=a+1;
          repeat(2) begin
            #10  b=b+1;
          end
    end
  end
    initial begin
    $dumpfile("FA_1bit_bh.vcd");
    $dumpvars(0,FA_1bit_bh_tb);
    end
    endmodule
