{
    "argv": [
        "/home/seshan/fpga_test_reference/buildcache/buildcache",
        "vivado",
        "-notrace",
        "-mode",
        "batch",
        "-source",
        "/home/seshan/fpga_test_reference/fpgamake/tcl/synth.tcl"
    ],
    "env": {
        "BLUESPECDIR": "/home/seshan/Bluespec/opensource/lib",
        "BSVDEFINES_LIST": "TRACE_PORTAL ConnectalVersion=22.05.23b NumberOfMasters=1 PinType=Empty PinTypeInclude=Misc NumberOfUserTiles=1 SlaveDataBusWidth=32 SlaveControlAddrWidth=5 BurstLenSize=10 project_dir=/home/seshan/fpga_test_reference/processor/vcu108 MainClockPeriod=4 DerivedClockPeriod=4.000000 PcieClockPeriod=4 XILINX=1 VirtexUltrascale XilinxUltrascale PCIE PCIE3 PcieHostInterface PhysAddrWidth=40 NUMBER_OF_LEDS=2 PcieLanes=8 CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit CONNECTAL_RUN_SCRIPT=/home/seshan/fpga_test_reference/connectal/scripts/run.pcietest BOARD_vcu108",
        "CPATH": ":/home/seshan/Bluespec/opensource/lib/board_support/drivers",
        "DTOP": "/home/seshan/fpga_test_reference/processor/vcu108",
        "DUT_NAME": "mkPcieTop",
        "FPGAMAKE_BOARDNAME": "vcu108",
        "FPGAMAKE_PARTNAME": "xcvu095-ffva2104-2-e",
        "FPGAMAKE_TOPMODULE": "mkPcieTop",
        "GCC_COLORS": "error=01;31:warning=01;35:note=01;36:caret=01;32:locus=01:quote=01",
        "HEADERFILES": "",
        "HOME": "/home/seshan",
        "INPUTRC": "/home/seshan/.inputrc",
        "INTERFACES": "MemServerRequest MMURequest MemServerIndication MMUIndication EchoRequest EchoIndication",
        "IP": "/home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0.xci",
        "LANG": "en_US.UTF-8",
        "LIBVIRT_DEFAULT_URI": "qemu:///system",
        "LM_LICENSE_FILE": "1709@multiplicity.csail.mit.edu:",
        "MODULE": "mkPcieTop",
        "NIX_PATH": "nixpkgs=/nix/var/nix/profiles/per-user/root/channels/nixpkgs:/nix/var/nix/profiles/per-user/root/channels",
        "NIX_PROFILES": "/nix/var/nix/profiles/default /home/seshan/.nix-profile",
        "NIX_REMOTE": "daemon",
        "NIX_SSL_CERT_FILE": "/etc/ssl/certs/ca-certificates.crt",
        "NIX_USER_PROFILE_DIR": "/nix/var/nix/profiles/per-user/seshan",
        "NVM_DIR": "/home/seshan/.nvm",
        "PATH": "/home/seshan/.nix-profile/bin:/nix/var/nix/profiles/default/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/home/sanjay/bsc/inst/bin:/home/seshan/Bluespec/opensource/lib/../bin:/opt/Xilinx//Vivado/2019.1/bin",
        "PRESERVE_CLOCK_GATES": "0",
        "PWD": "/home/seshan/fpga_test_reference/processor/vcu108",
        "SHELL": "/bin/bash",
        "SIM_CFLAGS": " -fPIC -Ijni -I /home/seshan/fpga_test_reference/connectal/cpp -I /home/seshan/fpga_test_reference/connectal -I /home/seshan/fpga_test_reference/connectal/lib/json -O ",
        "SIM_CXXFLAGS": " -fPIC -Ijni -I /home/seshan/fpga_test_reference/connectal/cpp -I /home/seshan/fpga_test_reference/connectal -O ",
        "SUBINST": "",
        "S_COLORS": "auto",
        "VERILOG_DEFINES": "",
        "VERILOG_PATH": "verilog /home/seshan/fpga_test_reference/connectal/verilog/xilinx /home/seshan/fpga_test_reference/connectal/verilog /home/seshan/Bluespec/opensource/lib/Verilog.Vivado /home/seshan/Bluespec/opensource/lib/Verilog",
        "VFILES": "verilog/mkPcieTop.v verilog/mkPcieTop.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v verilog/mkMemServerIndicationOutput.v verilog/mkPcieTracer.v verilog/mkPcieToMem.v verilog/mkMemServerRequestInput.v verilog/mkMemServerIndicationOutputPipes.v /home/seshan/Bluespec/opensource/lib/Verilog/ResetInverter.v verilog/mkPcieHost.v verilog/mkMemToPcieSynth.v /home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v /home/seshan/Bluespec/opensource/lib/Verilog/ClockGen.v verilog/mkMMUIndicationOutput.v verilog/mkEchoIndicationOutputPipes.v /home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v verilog/mkMMUIndicationOutputPipes.v verilog/mkMMUSynth.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/RegFile.v verilog/mkEchoRequestInput.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v verilog/mkMemServerRequestWrapperMemPortalPipes.v verilog/mkPcieControlAndStatusRegs.v verilog/mkPcieEndpointX7.v /home/seshan/Bluespec/opensource/lib/Verilog/SyncResetA.v verilog/mkMemServerIndicationProxySynth.v verilog/mkEchoIndicationOutput.v verilog/mkTLPDispatcher.v verilog/mkTLPArbiter.v /home/seshan/Bluespec/opensource/lib/Verilog/Counter.v verilog/mkConnectalTop.v verilog/mkMMURequestWrapperMemPortalPipes.v verilog/mkMMUIndicationProxySynth.v verilog/mkMMURequestInput.v verilog/mkMemInterrupt.v ",
        "VHDFILES": "",
        "VHDL_LIBRARIES": "",
        "VIVADODIR": "/opt/Xilinx/Vivado/2019.1",
        "XILINX_HOME": "/opt/Xilinx/",
        "_": "/home/seshan/fpga_test_reference/buildcache/buildcache"
    }
}
