{
  "creator": "Next Generation Place and Route (Version 1afa494e)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router1/fullCleanupReroute": "1 ",
        "router2/biasCostFactor": "0.250000",
        "router2/ipinCostAdder": "0.000000",
        "router2/bbMargin/y": "3",
        "router2/bbMargin/x": "3",
        "router2/glbBwdMaxIter": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "synth": "00000000000000000000000000000001",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/alpha": "0.100000",
        "router2/bwdMaxIter": "20",
        "router2/initCurrCongWeight": "0.500000",
        "seed": "01010011010110001001011110010011",
        "placerHeap/beta": "0.900000",
        "arch.type": "none",
        "router1/cleanupReroute": "1 ",
        "placer": "heap",
        "pack": "00000000000000000000000000000001",
        "router1/useEstimate": "1 ",
        "arch.name": "generic",
        "router1/maxIterCnt": "200",
        "auto_freq": "00000000000000000000000000000000",
        "router2/perfProfile": "0.000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "router2/estimateWeight": "1.750000",
        "timing_driven": "00000000000000000000000000000001",
        "router2/currCongWeightMult": "2.000000",
        "target_freq": "12000000.000000",
        "router2/histCongWeight": "1.000000",
        "router": "router2"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "blinky_int_osc_pll.v:1.1-38.10"
      },
      "ports": {
      },
      "cells": {
        "$abc$661$auto$blifparse.cc:498:parse_blif$703_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0101010101010101",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice04",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:9.33-9.88"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 26, 450852, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 26 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$702_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,07):alta_slice08",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 240 ],
            "I": [ 217, 218, 228, 235 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$701_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,04):alta_slice04",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 240, 241, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 241 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$700_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,07):alta_slice04",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 217, 218, 228, 235 ],
            "CLK": [ 262 ],
            "Q": [ 235 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$699_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,07):alta_slice13",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 217, 218, 228, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 228 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$698_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice09",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 217 ],
            "I": [ 194, 195, 205, 212 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$697_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice01",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 217, 218, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 218 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$696_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice14",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 194, 195, 205, 212 ],
            "CLK": [ 262 ],
            "Q": [ 212 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$695_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice01",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 194, 195, 205, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 205 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$694_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice15",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 194 ],
            "I": [ 173, 174, 183, 189 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$693_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice11",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 194, 195, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 195 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$692_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice14",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 173, 174, 183, 189 ],
            "CLK": [ 262 ],
            "Q": [ 189 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$691_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice04",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 173, 174, 183, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 183 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$690_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice06",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 173 ],
            "I": [ 153, 154, 163, 169 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$689_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice11",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 173, 174, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 174 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$688_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice08",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 153, 154, 163, 169 ],
            "CLK": [ 262 ],
            "Q": [ 169 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$687_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice15",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 153, 154, 163, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 163 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$686_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,07):alta_slice07",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 153 ],
            "I": [ 133, 134, 143, 149 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$685_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,08):alta_slice13",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 153, 154, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 154 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$684_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,07):alta_slice03",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 133, 134, 143, 149 ],
            "CLK": [ 262 ],
            "Q": [ 149 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$683_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,07):alta_slice09",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 133, 134, 143, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 143 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$682_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice09",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 133 ],
            "I": [ 113, 114, 123, 129 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$681_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,07):alta_slice11",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 133, 134, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 134 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$680_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice00",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 113, 114, 123, 129 ],
            "CLK": [ 262 ],
            "Q": [ 129 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$679_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice11",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 113, 114, 123, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 123 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$678_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice02",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 113 ],
            "I": [ 93, 94, 103, 109 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$677_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice15",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 113, 114, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 114 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$676_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice12",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 93, 94, 103, 109 ],
            "CLK": [ 262 ],
            "Q": [ 109 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$675_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice14",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 93, 94, 103, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 103 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$674_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice05",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 93 ],
            "I": [ 73, 74, 83, 89 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$673_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,08):alta_slice08",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 93, 94, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 94 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$672_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice07",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 73, 74, 83, 89 ],
            "CLK": [ 262 ],
            "Q": [ 89 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$671_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice08",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 73, 74, 83, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 83 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$670_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice00",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 73 ],
            "I": [ 53, 54, 63, 69 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$669_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(02,08):alta_slice03",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 73, 74, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 74 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$668_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice10",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 53, 54, 63, 69 ],
            "CLK": [ 262 ],
            "Q": [ 69 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$667_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice03",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 53, 54, 63, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 63 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$666_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice09",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 53 ],
            "I": [ 26, 28, 43, 49 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$665_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice06",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 53, 54, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 54 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$664_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice11",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:18.31-18.63"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 26, 28, 43, 49 ],
            "CLK": [ 262 ],
            "Q": [ 49 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$663_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100001111000",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice12",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:15.35-15.90"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 26, 28, 43, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 43 ]
          }
        },
        "$abc$661$auto$blifparse.cc:498:parse_blif$662_LC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110011001100110",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(01,07):alta_slice07",
            "src": "/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v:12.34-12.89"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [  ],
            "I": [ 26, 28, 450852, 450852 ],
            "CLK": [ 262 ],
            "Q": [ 28 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "GENERIC_SLICE",
          "parameters": {
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111111",
            "K": "00000000000000000000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "LogicTILE(00,07):alta_slice12"
          },
          "port_directions": {
            "F": "output",
            "I": "input",
            "CLK": "input",
            "Q": "output"
          },
          "connections": {
            "F": [ 450852 ],
            "I": [ 451931, 451932, 451933, 451934 ],
            "CLK": [  ],
            "Q": [  ]
          }
        },
        "pll": {
          "hide_name": 0,
          "type": "GENERIC_PLL",
          "parameters": {
            "CLKOUT0_DIV": "000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "PLLTILE(01,00)",
            "src": "blinky_int_osc_pll.v:24.13-30.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "resetn": "input",
            "pllen": "input",
            "clkout0en": "input",
            "clkout0": "output",
            "clkfb": "input"
          },
          "connections": {
            "resetn": [ 450852 ],
            "pllen": [ 450852 ],
            "clkout0en": [ 450852 ],
            "clkout0": [ 262 ],
            "clkfb": [ 262 ]
          }
        },
        "led6_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(07,01):alta_rio00",
            "src": "blinky_int_osc_pll.v:7.49-7.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 235 ]
          }
        },
        "led4_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(01,09):alta_rio01",
            "src": "blinky_int_osc_pll.v:11.49-11.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 218 ]
          }
        },
        "led3_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(00,09):alta_rio00",
            "src": "blinky_int_osc_pll.v:13.49-13.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 212 ]
          }
        },
        "led2_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(00,09):alta_rio02",
            "src": "blinky_int_osc_pll.v:15.49-15.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 205 ]
          }
        },
        "led1_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(01,09):alta_rio03",
            "src": "blinky_int_osc_pll.v:17.49-17.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 195 ]
          }
        },
        "led0_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(02,09):alta_rio00",
            "src": "blinky_int_osc_pll.v:19.49-19.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 189 ]
          }
        },
        "led7_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(02,01):alta_rio02",
            "src": "blinky_int_osc_pll.v:5.49-5.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 241 ]
          }
        },
        "led5_obuf": {
          "hide_name": 0,
          "type": "GENERIC_IOB",
          "parameters": {
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "module_not_derived": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "IOTILE(06,09):alta_rio02",
            "src": "blinky_int_osc_pll.v:9.49-9.72",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input"
          },
          "connections": {
            "I": [ 228 ]
          }
        }
      },
      "netnames": {
        "ctr[31]": {
          "hide_name": 0,
          "bits": [ 241 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,04):OMUX14;LogicTILE(02,04):OMUX14:I1 <= LogicTILE(02,04):alta_slice04:Q;1;LogicTILE(02,04):RMUX37;LogicTILE(02,04):RMUX37:I0 <= LogicTILE(02,04):OMUX14:O0;1;IOTILE(02,01):IOMUX02;IOTILE(02,01):IOMUX02:I4 <= IOTILE(02,01):RMUX16:O0;1;LogicTILE(02,04):alta_slice04:Q;;1;LogicTILE(02,04):OMUX13;LogicTILE(02,04):OMUX13:I1 <= LogicTILE(02,04):alta_slice04:Q;1;LogicTILE(02,04):IMUX17;LogicTILE(02,04):IMUX17:I2 <= LogicTILE(02,04):OMUX13:O0;1;IOTILE(02,01):RMUX16;IOTILE(02,01):RMUX16:I2 <= LogicTILE(02,04):RMUX37:O0;1;LogicTILE(02,04):alta_slice04:B;LogicTILE(02,04):alta_slice04:B <= LogicTILE(02,04):IMUX17:O0;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[0]": {
          "hide_name": 0,
          "bits": [ 26 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):OMUX13;LogicTILE(01,08):OMUX13:I1 <= LogicTILE(01,08):alta_slice04:Q;1;LogicTILE(01,07):alta_slice09:A;LogicTILE(01,07):alta_slice09:A <= LogicTILE(01,07):IMUX36:O0;1;LogicTILE(01,08):IMUX16;LogicTILE(01,08):IMUX16:I2 <= LogicTILE(01,08):OMUX13:O0;1;LogicTILE(01,07):IMUX44;LogicTILE(01,07):IMUX44:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):IMUX36;LogicTILE(01,07):IMUX36:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):alta_slice11:A;LogicTILE(01,07):alta_slice11:A <= LogicTILE(01,07):IMUX44:O0;1;LogicTILE(01,07):IMUX28;LogicTILE(01,07):IMUX28:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):IMUX48;LogicTILE(01,07):IMUX48:I21 <= LogicTILE(01,07):RMUX64:O0;1;LogicTILE(01,07):alta_slice12:A;LogicTILE(01,07):alta_slice12:A <= LogicTILE(01,07):IMUX48:O0;1;LogicTILE(01,08):alta_slice04:Q;;1;LogicTILE(01,08):RMUX37;LogicTILE(01,08):RMUX37:I0 <= LogicTILE(01,08):OMUX14:O0;1;LogicTILE(01,08):alta_slice04:A;LogicTILE(01,08):alta_slice04:A <= LogicTILE(01,08):IMUX16:O0;1;LogicTILE(01,07):RMUX64;LogicTILE(01,07):RMUX64:I17 <= LogicTILE(01,08):RMUX37:O0;1;LogicTILE(01,07):alta_slice07:A;LogicTILE(01,07):alta_slice07:A <= LogicTILE(01,07):IMUX28:O0;1;LogicTILE(01,08):OMUX14;LogicTILE(01,08):OMUX14:I1 <= LogicTILE(01,08):alta_slice04:Q;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15"
          }
        },
        "ctr[28]": {
          "hide_name": 0,
          "bits": [ 218 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):RMUX02;LogicTILE(01,07):RMUX02:I1 <= LogicTILE(01,07):OMUX05:O0;1;IOTILE(01,09):RMUX00;IOTILE(01,09):RMUX00:I5 <= LogicTILE(01,07):RMUX02:O0;1;LogicTILE(02,07):IMUX33;LogicTILE(02,07):IMUX33:I12 <= LogicTILE(02,07):RMUX11:O0;1;LogicTILE(01,07):OMUX03;LogicTILE(01,07):OMUX03:I1 <= LogicTILE(01,07):alta_slice01:Q;1;LogicTILE(02,07):RMUX11;LogicTILE(02,07):RMUX11:I1 <= LogicTILE(01,07):OMUX03:O0;1;LogicTILE(01,07):alta_slice01:B;LogicTILE(01,07):alta_slice01:B <= LogicTILE(01,07):IMUX05:O0;1;LogicTILE(02,07):alta_slice13:B;LogicTILE(02,07):alta_slice13:B <= LogicTILE(02,07):IMUX53:O0;1;LogicTILE(01,07):IMUX05;LogicTILE(01,07):IMUX05:I1 <= LogicTILE(01,07):OMUX04:O0;1;LogicTILE(02,07):IMUX17;LogicTILE(02,07):IMUX17:I12 <= LogicTILE(02,07):RMUX11:O0;1;LogicTILE(02,07):alta_slice04:B;LogicTILE(02,07):alta_slice04:B <= LogicTILE(02,07):IMUX17:O0;1;LogicTILE(01,07):OMUX05;LogicTILE(01,07):OMUX05:I1 <= LogicTILE(01,07):alta_slice01:Q;1;LogicTILE(01,07):OMUX04;LogicTILE(01,07):OMUX04:I1 <= LogicTILE(01,07):alta_slice01:Q;1;IOTILE(01,09):IOMUX01;IOTILE(01,09):IOMUX01:I0 <= IOTILE(01,09):RMUX00:O0;1;LogicTILE(02,07):alta_slice08:B;LogicTILE(02,07):alta_slice08:B <= LogicTILE(02,07):IMUX33:O0;1;LogicTILE(02,07):IMUX53;LogicTILE(02,07):IMUX53:I12 <= LogicTILE(02,07):RMUX11:O0;1;LogicTILE(01,07):alta_slice01:Q;;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[27]": {
          "hide_name": 0,
          "bits": [ 212 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):RMUX75;LogicTILE(00,08):RMUX75:I2 <= LogicTILE(00,08):OMUX44:O0;1;LogicTILE(00,08):OMUX44;LogicTILE(00,08):OMUX44:I1 <= LogicTILE(00,08):alta_slice14:Q;1;LogicTILE(00,08):RMUX83;LogicTILE(00,08):RMUX83:I2 <= LogicTILE(00,08):OMUX44:O0;1;LogicTILE(00,08):IMUX39;LogicTILE(00,08):IMUX39:I24 <= LogicTILE(00,08):RMUX83:O0;1;LogicTILE(00,08):OMUX43;LogicTILE(00,08):OMUX43:I1 <= LogicTILE(00,08):alta_slice14:Q;1;LogicTILE(00,08):IMUX59;LogicTILE(00,08):IMUX59:I7 <= LogicTILE(00,08):OMUX43:O0;1;LogicTILE(00,08):alta_slice09:D;LogicTILE(00,08):alta_slice09:D <= LogicTILE(00,08):IMUX39:O0;1;IOTILE(00,09):RMUX04;IOTILE(00,09):RMUX04:I2 <= LogicTILE(00,08):RMUX75:O0;1;IOTILE(00,09):IOMUX00;IOTILE(00,09):IOMUX00:I1 <= IOTILE(00,09):RMUX04:O0;1;LogicTILE(00,08):alta_slice14:D;LogicTILE(00,08):alta_slice14:D <= LogicTILE(00,08):IMUX59:O0;1;LogicTILE(00,08):alta_slice14:Q;;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[26]": {
          "hide_name": 0,
          "bits": [ 205 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):OMUX05;LogicTILE(00,08):OMUX05:I1 <= LogicTILE(00,08):alta_slice01:Q;1;LogicTILE(00,08):IMUX38;LogicTILE(00,08):IMUX38:I12 <= LogicTILE(00,08):RMUX10:O0;1;IOTILE(00,09):IOMUX02;IOTILE(00,09):IOMUX02:I6 <= IOTILE(00,09):RMUX24:O0;1;LogicTILE(00,08):alta_slice09:C;LogicTILE(00,08):alta_slice09:C <= LogicTILE(00,08):IMUX38:O0;1;LogicTILE(00,08):RMUX10;LogicTILE(00,08):RMUX10:I1 <= LogicTILE(00,08):OMUX05:O0;1;LogicTILE(00,08):alta_slice14:C;LogicTILE(00,08):alta_slice14:C <= LogicTILE(00,08):IMUX58:O0;1;IOTILE(00,09):RMUX24;IOTILE(00,09):RMUX24:I0 <= LogicTILE(00,08):RMUX19:O0;1;LogicTILE(00,08):IMUX06;LogicTILE(00,08):IMUX06:I1 <= LogicTILE(00,08):OMUX04:O0;1;LogicTILE(00,08):alta_slice01:C;LogicTILE(00,08):alta_slice01:C <= LogicTILE(00,08):IMUX06:O0;1;LogicTILE(00,08):IMUX58;LogicTILE(00,08):IMUX58:I12 <= LogicTILE(00,08):RMUX10:O0;1;LogicTILE(00,08):RMUX19;LogicTILE(00,08):RMUX19:I1 <= LogicTILE(00,08):OMUX05:O0;1;LogicTILE(00,08):OMUX04;LogicTILE(00,08):OMUX04:I1 <= LogicTILE(00,08):alta_slice01:Q;1;LogicTILE(00,08):alta_slice01:Q;;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[24]_new_": {
          "hide_name": 1,
          "bits": [ 194 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):IMUX36;LogicTILE(00,08):IMUX36:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(00,08):IMUX56;LogicTILE(00,08):IMUX56:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(00,08):alta_slice09:A;LogicTILE(00,08):alta_slice09:A <= LogicTILE(00,08):IMUX36:O0;1;LogicTILE(00,08):IMUX04;LogicTILE(00,08):IMUX04:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(02,08):OMUX47;LogicTILE(02,08):OMUX47:I0 <= LogicTILE(02,08):alta_slice15:LutOut;1;LogicTILE(00,08):alta_slice14:A;LogicTILE(00,08):alta_slice14:A <= LogicTILE(00,08):IMUX56:O0;1;LogicTILE(00,08):alta_slice11:A;LogicTILE(00,08):alta_slice11:A <= LogicTILE(00,08):IMUX44:O0;1;LogicTILE(02,08):RMUX79;LogicTILE(02,08):RMUX79:I3 <= LogicTILE(02,08):OMUX47:O0;1;LogicTILE(00,08):RMUX46;LogicTILE(00,08):RMUX46:I11 <= LogicTILE(02,08):RMUX79:O0;1;LogicTILE(00,08):IMUX44;LogicTILE(00,08):IMUX44:I18 <= LogicTILE(00,08):RMUX46:O0;1;LogicTILE(00,08):alta_slice01:A;LogicTILE(00,08):alta_slice01:A <= LogicTILE(00,08):IMUX04:O0;1;LogicTILE(02,08):alta_slice15:LutOut;;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "ctr[24]": {
          "hide_name": 0,
          "bits": [ 189 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):OMUX44;LogicTILE(02,08):OMUX44:I1 <= LogicTILE(02,08):alta_slice14:Q;1;LogicTILE(02,08):IMUX63;LogicTILE(02,08):IMUX63:I7 <= LogicTILE(02,08):OMUX43:O0;1;LogicTILE(02,08):alta_slice15:D;LogicTILE(02,08):alta_slice15:D <= LogicTILE(02,08):IMUX63:O0;1;LogicTILE(02,08):OMUX43;LogicTILE(02,08):OMUX43:I1 <= LogicTILE(02,08):alta_slice14:Q;1;LogicTILE(02,08):IMUX59;LogicTILE(02,08):IMUX59:I7 <= LogicTILE(02,08):OMUX43:O0;1;LogicTILE(02,08):RMUX92;LogicTILE(02,08):RMUX92:I2 <= LogicTILE(02,08):OMUX44:O0;1;LogicTILE(02,08):alta_slice14:D;LogicTILE(02,08):alta_slice14:D <= LogicTILE(02,08):IMUX59:O0;1;IOTILE(02,09):RMUX24;IOTILE(02,09):RMUX24:I4 <= LogicTILE(02,08):RMUX92:O0;1;IOTILE(02,09):IOMUX00;IOTILE(02,09):IOMUX00:I6 <= IOTILE(02,09):RMUX24:O0;1;LogicTILE(02,08):alta_slice14:Q;;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[23]": {
          "hide_name": 0,
          "bits": [ 183 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):IMUX58;LogicTILE(02,08):IMUX58:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(02,08):OMUX13;LogicTILE(02,08):OMUX13:I1 <= LogicTILE(02,08):alta_slice04:Q;1;LogicTILE(02,08):IMUX62;LogicTILE(02,08):IMUX62:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(02,08):IMUX18;LogicTILE(02,08):IMUX18:I2 <= LogicTILE(02,08):OMUX13:O0;1;LogicTILE(02,08):alta_slice14:C;LogicTILE(02,08):alta_slice14:C <= LogicTILE(02,08):IMUX58:O0;1;LogicTILE(02,08):alta_slice15:C;LogicTILE(02,08):alta_slice15:C <= LogicTILE(02,08):IMUX62:O0;1;LogicTILE(02,08):alta_slice04:C;LogicTILE(02,08):alta_slice04:C <= LogicTILE(02,08):IMUX18:O0;1;LogicTILE(02,08):alta_slice04:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[22]": {
          "hide_name": 0,
          "bits": [ 174 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):alta_slice14:B;LogicTILE(02,08):alta_slice14:B <= LogicTILE(02,08):IMUX57:O0;1;LogicTILE(02,08):alta_slice15:B;LogicTILE(02,08):alta_slice15:B <= LogicTILE(02,08):IMUX61:O0;1;LogicTILE(02,08):alta_slice04:B;LogicTILE(02,08):alta_slice04:B <= LogicTILE(02,08):IMUX17:O0;1;LogicTILE(02,08):IMUX61;LogicTILE(02,08):IMUX61:I5 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):IMUX17;LogicTILE(02,08):IMUX17:I6 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):OMUX34;LogicTILE(02,08):OMUX34:I1 <= LogicTILE(02,08):alta_slice11:Q;1;LogicTILE(02,08):IMUX45;LogicTILE(02,08):IMUX45:I6 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):alta_slice11:B;LogicTILE(02,08):alta_slice11:B <= LogicTILE(02,08):IMUX45:O0;1;LogicTILE(02,08):IMUX57;LogicTILE(02,08):IMUX57:I5 <= LogicTILE(02,08):OMUX34:O0;1;LogicTILE(02,08):alta_slice11:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[21]": {
          "hide_name": 0,
          "bits": [ 169 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):RMUX71;LogicTILE(00,08):RMUX71:I0 <= LogicTILE(00,08):OMUX26:O0;1;LogicTILE(00,08):OMUX26;LogicTILE(00,08):OMUX26:I1 <= LogicTILE(00,08):alta_slice08:Q;1;LogicTILE(00,08):IMUX27;LogicTILE(00,08):IMUX27:I22 <= LogicTILE(00,08):RMUX71:O0;1;LogicTILE(00,08):alta_slice06:D;LogicTILE(00,08):alta_slice06:D <= LogicTILE(00,08):IMUX27:O0;1;LogicTILE(00,08):IMUX35;LogicTILE(00,08):IMUX35:I4 <= LogicTILE(00,08):OMUX25:O0;1;LogicTILE(00,08):alta_slice08:D;LogicTILE(00,08):alta_slice08:D <= LogicTILE(00,08):IMUX35:O0;1;LogicTILE(00,08):OMUX25;LogicTILE(00,08):OMUX25:I1 <= LogicTILE(00,08):alta_slice08:Q;1;LogicTILE(00,08):alta_slice08:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[20]": {
          "hide_name": 0,
          "bits": [ 163 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):IMUX26;LogicTILE(00,08):IMUX26:I26 <= LogicTILE(00,08):RMUX94:O0;1;LogicTILE(00,08):IMUX34;LogicTILE(00,08):IMUX34:I26 <= LogicTILE(00,08):RMUX94:O0;1;LogicTILE(00,08):alta_slice08:C;LogicTILE(00,08):alta_slice08:C <= LogicTILE(00,08):IMUX34:O0;1;LogicTILE(00,08):RMUX94;LogicTILE(00,08):RMUX94:I3 <= LogicTILE(00,08):OMUX47:O0;1;LogicTILE(00,08):alta_slice15:C;LogicTILE(00,08):alta_slice15:C <= LogicTILE(00,08):IMUX62:O0;1;LogicTILE(00,08):OMUX46;LogicTILE(00,08):OMUX46:I1 <= LogicTILE(00,08):alta_slice15:Q;1;LogicTILE(00,08):alta_slice06:C;LogicTILE(00,08):alta_slice06:C <= LogicTILE(00,08):IMUX26:O0;1;LogicTILE(00,08):IMUX62;LogicTILE(00,08):IMUX62:I8 <= LogicTILE(00,08):OMUX46:O0;1;LogicTILE(00,08):OMUX47;LogicTILE(00,08):OMUX47:I1 <= LogicTILE(00,08):alta_slice15:Q;1;LogicTILE(00,08):alta_slice15:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[19]": {
          "hide_name": 0,
          "bits": [ 154 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):alta_slice06:B;LogicTILE(00,08):alta_slice06:B <= LogicTILE(00,08):IMUX25:O0;1;LogicTILE(00,08):IMUX33;LogicTILE(00,08):IMUX33:I7 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):alta_slice08:B;LogicTILE(00,08):alta_slice08:B <= LogicTILE(00,08):IMUX33:O0;1;LogicTILE(00,08):IMUX61;LogicTILE(00,08):IMUX61:I6 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):IMUX25;LogicTILE(00,08):IMUX25:I7 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):alta_slice15:B;LogicTILE(00,08):alta_slice15:B <= LogicTILE(00,08):IMUX61:O0;1;LogicTILE(00,08):alta_slice13:Q;;1;LogicTILE(00,08):IMUX53;LogicTILE(00,08):IMUX53:I7 <= LogicTILE(00,08):OMUX40:O0;1;LogicTILE(00,08):alta_slice13:B;LogicTILE(00,08):alta_slice13:B <= LogicTILE(00,08):IMUX53:O0;1;LogicTILE(00,08):OMUX40;LogicTILE(00,08):OMUX40:I1 <= LogicTILE(00,08):alta_slice13:Q;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[18]": {
          "hide_name": 0,
          "bits": [ 149 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,07):IMUX31;LogicTILE(00,07):IMUX31:I1 <= LogicTILE(00,07):OMUX10:O0;1;LogicTILE(00,07):alta_slice07:D;LogicTILE(00,07):alta_slice07:D <= LogicTILE(00,07):IMUX31:O0;1;LogicTILE(00,07):OMUX10;LogicTILE(00,07):OMUX10:I1 <= LogicTILE(00,07):alta_slice03:Q;1;LogicTILE(00,07):IMUX15;LogicTILE(00,07):IMUX15:I2 <= LogicTILE(00,07):OMUX10:O0;1;LogicTILE(00,07):alta_slice03:D;LogicTILE(00,07):alta_slice03:D <= LogicTILE(00,07):IMUX15:O0;1;LogicTILE(00,07):alta_slice03:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[17]": {
          "hide_name": 0,
          "bits": [ 143 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,07):IMUX30;LogicTILE(00,07):IMUX30:I20 <= LogicTILE(00,07):RMUX58:O0;1;LogicTILE(00,07):alta_slice07:C;LogicTILE(00,07):alta_slice07:C <= LogicTILE(00,07):IMUX30:O0;1;LogicTILE(00,07):RMUX58;LogicTILE(00,07):RMUX58:I1 <= LogicTILE(00,07):OMUX29:O0;1;LogicTILE(00,07):IMUX14;LogicTILE(00,07):IMUX14:I20 <= LogicTILE(00,07):RMUX58:O0;1;LogicTILE(00,07):OMUX29;LogicTILE(00,07):OMUX29:I1 <= LogicTILE(00,07):alta_slice09:Q;1;LogicTILE(00,07):IMUX38;LogicTILE(00,07):IMUX38:I5 <= LogicTILE(00,07):OMUX28:O0;1;LogicTILE(00,07):alta_slice03:C;LogicTILE(00,07):alta_slice03:C <= LogicTILE(00,07):IMUX14:O0;1;LogicTILE(00,07):OMUX28;LogicTILE(00,07):OMUX28:I1 <= LogicTILE(00,07):alta_slice09:Q;1;LogicTILE(00,07):alta_slice09:C;LogicTILE(00,07):alta_slice09:C <= LogicTILE(00,07):IMUX38:O0;1;LogicTILE(00,07):alta_slice09:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[16]": {
          "hide_name": 0,
          "bits": [ 134 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,07):alta_slice07:B;LogicTILE(00,07):alta_slice07:B <= LogicTILE(00,07):IMUX29:O0;1;LogicTILE(00,07):IMUX13;LogicTILE(00,07):IMUX13:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):alta_slice03:B;LogicTILE(00,07):alta_slice03:B <= LogicTILE(00,07):IMUX13:O0;1;LogicTILE(00,07):IMUX37;LogicTILE(00,07):IMUX37:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):IMUX29;LogicTILE(00,07):IMUX29:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):alta_slice09:B;LogicTILE(00,07):alta_slice09:B <= LogicTILE(00,07):IMUX37:O0;1;LogicTILE(00,07):IMUX45;LogicTILE(00,07):IMUX45:I6 <= LogicTILE(00,07):OMUX34:O0;1;LogicTILE(00,07):OMUX34;LogicTILE(00,07):OMUX34:I1 <= LogicTILE(00,07):alta_slice11:Q;1;LogicTILE(00,07):alta_slice11:B;LogicTILE(00,07):alta_slice11:B <= LogicTILE(00,07):IMUX45:O0;1;LogicTILE(00,07):alta_slice11:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[29]": {
          "hide_name": 0,
          "bits": [ 228 ] ,
          "attributes": {
            "ROUTING": "BramTILE(03,07):RMUX81;BramTILE(03,07):RMUX81:I1 <= LogicTILE(02,07):OMUX39:O0;1;LogicTILE(06,07):RMUX39;LogicTILE(06,07):RMUX39:I11 <= BramTILE(03,07):RMUX81:O0;1;LogicTILE(02,07):OMUX40;LogicTILE(02,07):OMUX40:I1 <= LogicTILE(02,07):alta_slice13:Q;1;LogicTILE(02,07):alta_slice08:C;LogicTILE(02,07):alta_slice08:C <= LogicTILE(02,07):IMUX34:O0;1;LogicTILE(02,07):OMUX41;LogicTILE(02,07):OMUX41:I1 <= LogicTILE(02,07):alta_slice13:Q;1;IOTILE(06,09):IOMUX02;IOTILE(06,09):IOMUX02:I5 <= IOTILE(06,09):RMUX20:O0;1;IOTILE(06,09):RMUX20;IOTILE(06,09):RMUX20:I3 <= LogicTILE(06,07):RMUX39:O0;1;LogicTILE(02,07):RMUX82;LogicTILE(02,07):RMUX82:I1 <= LogicTILE(02,07):OMUX41:O0;1;LogicTILE(02,07):alta_slice04:C;LogicTILE(02,07):alta_slice04:C <= LogicTILE(02,07):IMUX18:O0;1;LogicTILE(02,07):IMUX54;LogicTILE(02,07):IMUX54:I7 <= LogicTILE(02,07):OMUX40:O0;1;LogicTILE(02,07):IMUX18;LogicTILE(02,07):IMUX18:I24 <= LogicTILE(02,07):RMUX82:O0;1;LogicTILE(02,07):OMUX39;LogicTILE(02,07):OMUX39:I1 <= LogicTILE(02,07):alta_slice13:Q;1;LogicTILE(02,07):alta_slice13:C;LogicTILE(02,07):alta_slice13:C <= LogicTILE(02,07):IMUX54:O0;1;LogicTILE(02,07):IMUX34;LogicTILE(02,07):IMUX34:I24 <= LogicTILE(02,07):RMUX82:O0;1;LogicTILE(02,07):alta_slice13:Q;;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[15]": {
          "hide_name": 0,
          "bits": [ 129 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):IMUX39;LogicTILE(01,08):IMUX39:I13 <= LogicTILE(01,08):RMUX17:O0;1;LogicTILE(01,08):alta_slice09:D;LogicTILE(01,08):alta_slice09:D <= LogicTILE(01,08):IMUX39:O0;1;LogicTILE(01,08):IMUX03;LogicTILE(01,08):IMUX03:I0 <= LogicTILE(01,08):OMUX01:O0;1;LogicTILE(01,08):OMUX01;LogicTILE(01,08):OMUX01:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):OMUX02;LogicTILE(01,08):OMUX02:I1 <= LogicTILE(01,08):alta_slice00:Q;1;LogicTILE(01,08):RMUX17;LogicTILE(01,08):RMUX17:I0 <= LogicTILE(01,08):OMUX02:O0;1;LogicTILE(01,08):alta_slice00:D;LogicTILE(01,08):alta_slice00:D <= LogicTILE(01,08):IMUX03:O0;1;LogicTILE(01,08):alta_slice00:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[12]_new_": {
          "hide_name": 1,
          "bits": [ 113 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):alta_slice09:A;LogicTILE(01,08):alta_slice09:A <= LogicTILE(01,08):IMUX36:O0;1;LogicTILE(01,08):IMUX00;LogicTILE(01,08):IMUX00:I2 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):IMUX44;LogicTILE(01,08):IMUX44:I1 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):IMUX36;LogicTILE(01,08):IMUX36:I1 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):alta_slice00:A;LogicTILE(01,08):alta_slice00:A <= LogicTILE(01,08):IMUX00:O0;1;LogicTILE(01,08):alta_slice11:A;LogicTILE(01,08):alta_slice11:A <= LogicTILE(01,08):IMUX44:O0;1;LogicTILE(01,08):OMUX07;LogicTILE(01,08):OMUX07:I0 <= LogicTILE(01,08):alta_slice02:LutOut;1;LogicTILE(01,08):IMUX60;LogicTILE(01,08):IMUX60:I1 <= LogicTILE(01,08):OMUX07:O0;1;LogicTILE(01,08):alta_slice15:A;LogicTILE(01,08):alta_slice15:A <= LogicTILE(01,08):IMUX60:O0;1;LogicTILE(01,08):alta_slice02:LutOut;;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "ctr[12]": {
          "hide_name": 0,
          "bits": [ 109 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):OMUX38;LogicTILE(01,08):OMUX38:I1 <= LogicTILE(01,08):alta_slice12:Q;1;LogicTILE(01,08):RMUX95;LogicTILE(01,08):RMUX95:I0 <= LogicTILE(01,08):OMUX38:O0;1;LogicTILE(01,08):alta_slice12:D;LogicTILE(01,08):alta_slice12:D <= LogicTILE(01,08):IMUX51:O0;1;LogicTILE(01,08):OMUX37;LogicTILE(01,08):OMUX37:I1 <= LogicTILE(01,08):alta_slice12:Q;1;LogicTILE(01,08):IMUX51;LogicTILE(01,08):IMUX51:I6 <= LogicTILE(01,08):OMUX37:O0;1;LogicTILE(01,08):alta_slice02:D;LogicTILE(01,08):alta_slice02:D <= LogicTILE(01,08):IMUX11:O0;1;LogicTILE(01,08):IMUX11;LogicTILE(01,08):IMUX11:I26 <= LogicTILE(01,08):RMUX95:O0;1;LogicTILE(01,08):alta_slice12:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[9]_new_": {
          "hide_name": 1,
          "bits": [ 93 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):IMUX08;LogicTILE(01,08):IMUX08:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):IMUX48;LogicTILE(01,08):IMUX48:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):alta_slice12:A;LogicTILE(01,08):alta_slice12:A <= LogicTILE(01,08):IMUX48:O0;1;LogicTILE(01,08):IMUX56;LogicTILE(01,08):IMUX56:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):alta_slice14:A;LogicTILE(01,08):alta_slice14:A <= LogicTILE(01,08):IMUX56:O0;1;LogicTILE(02,08):RMUX43;LogicTILE(02,08):RMUX43:I1 <= LogicTILE(02,08):OMUX17:O0;1;LogicTILE(01,08):RMUX94;LogicTILE(01,08):RMUX94:I12 <= LogicTILE(02,08):RMUX43:O0;1;LogicTILE(01,08):alta_slice02:A;LogicTILE(01,08):alta_slice02:A <= LogicTILE(01,08):IMUX08:O0;1;LogicTILE(02,08):OMUX17;LogicTILE(02,08):OMUX17:I0 <= LogicTILE(02,08):alta_slice05:LutOut;1;LogicTILE(01,08):IMUX32;LogicTILE(01,08):IMUX32:I26 <= LogicTILE(01,08):RMUX94:O0;1;LogicTILE(01,08):alta_slice08:A;LogicTILE(01,08):alta_slice08:A <= LogicTILE(01,08):IMUX32:O0;1;LogicTILE(02,08):alta_slice05:LutOut;;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "ctr[9]": {
          "hide_name": 0,
          "bits": [ 89 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):IMUX23;LogicTILE(02,08):IMUX23:I4 <= LogicTILE(02,08):OMUX22:O0;1;LogicTILE(02,08):alta_slice05:D;LogicTILE(02,08):alta_slice05:D <= LogicTILE(02,08):IMUX23:O0;1;LogicTILE(02,08):OMUX22;LogicTILE(02,08):OMUX22:I1 <= LogicTILE(02,08):alta_slice07:Q;1;LogicTILE(02,08):alta_slice07:D;LogicTILE(02,08):alta_slice07:D <= LogicTILE(02,08):IMUX31:O0;1;LogicTILE(02,08):IMUX31;LogicTILE(02,08):IMUX31:I4 <= LogicTILE(02,08):OMUX22:O0;1;LogicTILE(02,08):alta_slice07:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[27]_new_": {
          "hide_name": 1,
          "bits": [ 217 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,07):IMUX16;LogicTILE(02,07):IMUX16:I23 <= LogicTILE(02,07):RMUX76:O0;1;LogicTILE(02,07):IMUX52;LogicTILE(02,07):IMUX52:I23 <= LogicTILE(02,07):RMUX76:O0;1;LogicTILE(00,08):OMUX27;LogicTILE(00,08):OMUX27:I0 <= LogicTILE(00,08):alta_slice09:LutOut;1;LogicTILE(02,07):alta_slice04:A;LogicTILE(02,07):alta_slice04:A <= LogicTILE(02,07):IMUX16:O0;1;LogicTILE(01,07):RMUX45;LogicTILE(01,07):RMUX45:I17 <= LogicTILE(01,08):RMUX57:O0;1;LogicTILE(02,07):IMUX32;LogicTILE(02,07):IMUX32:I23 <= LogicTILE(02,07):RMUX76:O0;1;LogicTILE(01,07):alta_slice01:A;LogicTILE(01,07):alta_slice01:A <= LogicTILE(01,07):IMUX04:O0;1;LogicTILE(02,07):alta_slice13:A;LogicTILE(02,07):alta_slice13:A <= LogicTILE(02,07):IMUX52:O0;1;LogicTILE(02,07):alta_slice08:A;LogicTILE(02,07):alta_slice08:A <= LogicTILE(02,07):IMUX32:O0;1;LogicTILE(02,07):RMUX76;LogicTILE(02,07):RMUX76:I9 <= LogicTILE(01,07):RMUX45:O0;1;LogicTILE(01,07):RMUX34;LogicTILE(01,07):RMUX34:I17 <= LogicTILE(01,08):RMUX57:O0;1;LogicTILE(01,08):RMUX57;LogicTILE(01,08):RMUX57:I1 <= LogicTILE(00,08):OMUX27:O0;1;LogicTILE(01,07):IMUX04;LogicTILE(01,07):IMUX04:I16 <= LogicTILE(01,07):RMUX34:O0;1;LogicTILE(00,08):alta_slice09:LutOut;;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "ctr[14]": {
          "hide_name": 0,
          "bits": [ 123 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):alta_slice09:C;LogicTILE(01,08):alta_slice09:C <= LogicTILE(01,08):IMUX38:O0;1;LogicTILE(01,08):IMUX38;LogicTILE(01,08):IMUX38:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):OMUX35;LogicTILE(01,08):OMUX35:I1 <= LogicTILE(01,08):alta_slice11:Q;1;LogicTILE(01,08):RMUX70;LogicTILE(01,08):RMUX70:I3 <= LogicTILE(01,08):OMUX35:O0;1;LogicTILE(01,08):OMUX34;LogicTILE(01,08):OMUX34:I1 <= LogicTILE(01,08):alta_slice11:Q;1;LogicTILE(01,08):alta_slice11:C;LogicTILE(01,08):alta_slice11:C <= LogicTILE(01,08):IMUX46:O0;1;LogicTILE(01,08):alta_slice00:C;LogicTILE(01,08):alta_slice00:C <= LogicTILE(01,08):IMUX02:O0;1;LogicTILE(01,08):IMUX02;LogicTILE(01,08):IMUX02:I22 <= LogicTILE(01,08):RMUX70:O0;1;LogicTILE(01,08):IMUX46;LogicTILE(01,08):IMUX46:I6 <= LogicTILE(01,08):OMUX34:O0;1;LogicTILE(01,08):alta_slice11:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[6]_new_": {
          "hide_name": 1,
          "bits": [ 73 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):IMUX20;LogicTILE(02,08):IMUX20:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):alta_slice05:A;LogicTILE(02,08):alta_slice05:A <= LogicTILE(02,08):IMUX20:O0;1;LogicTILE(02,08):IMUX28;LogicTILE(02,08):IMUX28:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):alta_slice08:A;LogicTILE(02,08):alta_slice08:A <= LogicTILE(02,08):IMUX32:O0;1;LogicTILE(02,08):alta_slice03:A;LogicTILE(02,08):alta_slice03:A <= LogicTILE(02,08):IMUX12:O0;1;LogicTILE(01,07):OMUX00;LogicTILE(01,07):OMUX00:I0 <= LogicTILE(01,07):alta_slice00:LutOut;1;LogicTILE(02,08):IMUX12;LogicTILE(02,08):IMUX12:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):alta_slice07:A;LogicTILE(02,08):alta_slice07:A <= LogicTILE(02,08):IMUX28:O0;1;LogicTILE(02,07):RMUX09;LogicTILE(02,07):RMUX09:I0 <= LogicTILE(01,07):OMUX00:O0;1;LogicTILE(01,07):alta_slice00:LutOut;;1;LogicTILE(02,08):IMUX32;LogicTILE(02,08):IMUX32:I15 <= LogicTILE(02,08):RMUX28:O0;1;LogicTILE(02,08):RMUX28;LogicTILE(02,08):RMUX28:I13 <= LogicTILE(02,07):RMUX09:O0;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 450852 ] ,
          "attributes": {
            "ROUTING": "UFMTILE(08,01):BBMUXE01;UFMTILE(08,01):BBMUXE01:I0 <= LogicTILE(09,01):RMUX49:O0;1;UFMTILE(08,01):alta_ufm_gddd03:in;UFMTILE(08,01):alta_ufm_gddd03:in <= UFMTILE(08,01):BBMUXE01:O0;1;PLLTILE(01,00):alta_pllx00:resetn;PLLTILE(01,00):alta_pllx00:resetn <= PLLTILE(01,00):SinkMUXPseudo01:O0;1;UFMTILE(08,01):BBMUXE00;UFMTILE(08,01):BBMUXE00:I0 <= LogicTILE(09,01):RMUX49:O0;1;UFMTILE(08,01):alta_ufm_gddd02:in;UFMTILE(08,01):alta_ufm_gddd02:in <= UFMTILE(08,01):BBMUXE00:O0;1;PLLTILE(01,00):alta_pllx00:pllen;PLLTILE(01,00):alta_pllx00:pllen <= PLLTILE(01,00):SinkMUXPseudo00:O0;1;LogicTILE(00,07):RMUX87;LogicTILE(00,07):RMUX87:I0 <= LogicTILE(00,07):OMUX38:O0;1;LogicTILE(00,03):RMUX68;LogicTILE(00,03):RMUX68:I20 <= LogicTILE(00,07):RMUX87:O0;1;LogicTILE(01,03):RMUX74;LogicTILE(01,03):RMUX74:I9 <= LogicTILE(00,03):RMUX68:O0;1;LogicTILE(05,03):RMUX08;LogicTILE(05,03):RMUX08:I12 <= LogicTILE(01,03):RMUX74:O0;1;LogicTILE(09,03):RMUX37;LogicTILE(09,03):RMUX37:I12 <= LogicTILE(05,03):RMUX08:O0;1;LogicTILE(01,07):IMUX26;LogicTILE(01,07):IMUX26:I25 <= LogicTILE(01,07):RMUX88:O0;1;UFMTILE(08,01):alta_ufm_gddd04:in;UFMTILE(08,01):alta_ufm_gddd04:in <= UFMTILE(08,01):BBMUXE02:O0;1;LogicTILE(00,07):RMUX95;LogicTILE(00,07):RMUX95:I0 <= LogicTILE(00,07):OMUX38:O0;1;UFMTILE(08,01):BBMUXE02;UFMTILE(08,01):BBMUXE02:I0 <= LogicTILE(09,01):RMUX49:O0;1;LogicTILE(01,08):IMUX19;LogicTILE(01,08):IMUX19:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(01,08):IMUX18;LogicTILE(01,08):IMUX18:I12 <= LogicTILE(01,08):RMUX10:O0;1;LogicTILE(01,08):alta_slice04:C;LogicTILE(01,08):alta_slice04:C <= LogicTILE(01,08):IMUX18:O0;1;LogicTILE(01,08):alta_slice11:D;LogicTILE(01,08):alta_slice11:D <= LogicTILE(01,08):IMUX47:O0;1;LogicTILE(01,08):IMUX17;LogicTILE(01,08):IMUX17:I12 <= LogicTILE(01,08):RMUX11:O0;1;UFMTILE(08,01):alta_ufm_gddd02:out;UFMTILE(08,01):alta_ufm_gddd02:in <= UFMTILE(08,01):alta_ufm_gddd02:out;1;LogicTILE(02,04):alta_slice04:C;LogicTILE(02,04):alta_slice04:C <= LogicTILE(02,04):IMUX18:O0;1;UFMTILE(08,01):alta_ufm_gddd03:out;UFMTILE(08,01):alta_ufm_gddd03:in <= UFMTILE(08,01):alta_ufm_gddd03:out;1;LogicTILE(02,07):alta_slice13:D;LogicTILE(02,07):alta_slice13:D <= LogicTILE(02,07):IMUX55:O0;1;LogicTILE(01,08):IMUX63;LogicTILE(01,08):IMUX63:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(01,07):alta_slice01:D;LogicTILE(01,07):alta_slice01:D <= LogicTILE(01,07):IMUX07:O0;1;LogicTILE(01,07):IMUX06;LogicTILE(01,07):IMUX06:I25 <= LogicTILE(01,07):RMUX88:O0;1;LogicTILE(00,08):IMUX47;LogicTILE(00,08):IMUX47:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(02,04):IMUX18;LogicTILE(02,04):IMUX18:I13 <= LogicTILE(02,04):RMUX16:O0;1;PLLTILE(01,00):SinkMUXPseudo00;PLLTILE(01,00):SinkMUXPseudo00:I0 <= UFMTILE(08,01):alta_ufm_gddd02:out;1;LogicTILE(02,08):IMUX19;LogicTILE(02,08):IMUX19:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(01,07):alta_slice01:C;LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0;1;LogicTILE(00,08):alta_slice13:C;LogicTILE(00,08):alta_slice13:C <= LogicTILE(00,08):IMUX54:O0;1;LogicTILE(02,08):alta_slice04:D;LogicTILE(02,08):alta_slice04:D <= LogicTILE(02,08):IMUX19:O0;1;LogicTILE(01,07):alta_slice03:D;LogicTILE(01,07):alta_slice03:D <= LogicTILE(01,07):IMUX15:O0;1;LogicTILE(02,08):IMUX47;LogicTILE(02,08):IMUX47:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(01,08):IMUX59;LogicTILE(01,08):IMUX59:I12 <= LogicTILE(01,08):RMUX11:O0;1;PLLTILE(01,00):alta_pllx00:clkout0en;PLLTILE(01,00):alta_pllx00:clkout0en <= PLLTILE(01,00):SinkMUXPseudo02:O0;1;LogicTILE(02,08):IMUX35;LogicTILE(02,08):IMUX35:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(02,08):alta_slice11:D;LogicTILE(02,08):alta_slice11:D <= LogicTILE(02,08):IMUX47:O0;1;LogicTILE(02,04):RMUX23;LogicTILE(02,04):RMUX23:I9 <= LogicTILE(01,04):RMUX01:O0;1;LogicTILE(00,08):alta_slice11:C;LogicTILE(00,08):alta_slice11:C <= LogicTILE(00,08):IMUX46:O0;1;LogicTILE(02,08):IMUX46;LogicTILE(02,08):IMUX46:I20 <= LogicTILE(02,08):RMUX58:O0;1;LogicTILE(00,08):IMUX63;LogicTILE(00,08):IMUX63:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(01,07):alta_slice07:C;LogicTILE(01,07):alta_slice07:C <= LogicTILE(01,07):IMUX30:O0;1;LogicTILE(00,08):IMUX07;LogicTILE(00,08):IMUX07:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(00,08):alta_slice15:D;LogicTILE(00,08):alta_slice15:D <= LogicTILE(00,08):IMUX63:O0;1;LogicTILE(01,07):IMUX30;LogicTILE(01,07):IMUX30:I25 <= LogicTILE(01,07):RMUX88:O0;1;LogicTILE(01,08):alta_slice04:B;LogicTILE(01,08):alta_slice04:B <= LogicTILE(01,08):IMUX17:O0;1;LogicTILE(00,08):IMUX55;LogicTILE(00,08):IMUX55:I21 <= LogicTILE(00,08):RMUX65:O0;1;LogicTILE(00,08):alta_slice13:D;LogicTILE(00,08):alta_slice13:D <= LogicTILE(00,08):IMUX55:O0;1;LogicTILE(00,07):RMUX85;LogicTILE(00,07):RMUX85:I0 <= LogicTILE(00,07):OMUX38:O0;1;LogicTILE(00,07):IMUX39;LogicTILE(00,07):IMUX39:I26 <= LogicTILE(00,07):RMUX95:O0;1;LogicTILE(00,07):alta_slice09:D;LogicTILE(00,07):alta_slice09:D <= LogicTILE(00,07):IMUX39:O0;1;LogicTILE(00,07):OMUX38;LogicTILE(00,07):OMUX38:I0 <= LogicTILE(00,07):alta_slice12:LutOut;1;LogicTILE(00,07):IMUX47;LogicTILE(00,07):IMUX47:I26 <= LogicTILE(00,07):RMUX95:O0;1;LogicTILE(00,07):IMUX46;LogicTILE(00,07):IMUX46:I7 <= LogicTILE(00,07):OMUX37:O0;1;LogicTILE(00,07):OMUX37;LogicTILE(00,07):OMUX37:I0 <= LogicTILE(00,07):alta_slice12:LutOut;1;LogicTILE(02,08):alta_slice11:C;LogicTILE(02,08):alta_slice11:C <= LogicTILE(02,08):IMUX46:O0;1;LogicTILE(01,08):IMUX62;LogicTILE(01,08):IMUX62:I12 <= LogicTILE(01,08):RMUX10:O0;1;LogicTILE(01,08):alta_slice15:C;LogicTILE(01,08):alta_slice15:C <= LogicTILE(01,08):IMUX62:O0;1;LogicTILE(00,08):alta_slice01:D;LogicTILE(00,08):alta_slice01:D <= LogicTILE(00,08):IMUX07:O0;1;PLLTILE(01,00):SinkMUXPseudo01;PLLTILE(01,00):SinkMUXPseudo01:I0 <= UFMTILE(08,01):alta_ufm_gddd03:out;1;LogicTILE(00,07):alta_slice11:C;LogicTILE(00,07):alta_slice11:C <= LogicTILE(00,07):IMUX46:O0;1;LogicTILE(01,08):alta_slice14:D;LogicTILE(01,08):alta_slice14:D <= LogicTILE(01,08):IMUX59:O0;1;LogicTILE(02,04):alta_slice04:D;LogicTILE(02,04):alta_slice04:D <= LogicTILE(02,04):IMUX19:O0;1;LogicTILE(01,07):RMUX73;LogicTILE(01,07):RMUX73:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(00,07):alta_slice12:LutOut;;1;LogicTILE(02,04):IMUX19;LogicTILE(02,04):IMUX19:I14 <= LogicTILE(02,04):RMUX23:O0;1;LogicTILE(01,08):RMUX11;LogicTILE(01,08):RMUX11:I13 <= LogicTILE(01,07):RMUX75:O0;1;LogicTILE(00,08):IMUX46;LogicTILE(00,08):IMUX46:I21 <= LogicTILE(00,08):RMUX64:O0;1;LogicTILE(01,08):IMUX35;LogicTILE(01,08):IMUX35:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(02,08):alta_slice03:C;LogicTILE(02,08):alta_slice03:C <= LogicTILE(02,08):IMUX14:O0;1;LogicTILE(01,07):RMUX75;LogicTILE(01,07):RMUX75:I0 <= LogicTILE(00,07):OMUX36:O0;1;PLLTILE(01,00):SinkMUXPseudo02;PLLTILE(01,00):SinkMUXPseudo02:I0 <= UFMTILE(08,01):alta_ufm_gddd04:out;1;LogicTILE(01,04):RMUX01;LogicTILE(01,04):RMUX01:I19 <= LogicTILE(01,07):RMUX73:O0;1;LogicTILE(01,07):IMUX07;LogicTILE(01,07):IMUX07:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(01,08):alta_slice08:C;LogicTILE(01,08):alta_slice08:C <= LogicTILE(01,08):IMUX34:O0;1;LogicTILE(01,08):RMUX10;LogicTILE(01,08):RMUX10:I13 <= LogicTILE(01,07):RMUX75:O0;1;LogicTILE(01,07):RMUX77;LogicTILE(01,07):RMUX77:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(02,07):IMUX55;LogicTILE(02,07):IMUX55:I15 <= LogicTILE(02,07):RMUX29:O0;1;LogicTILE(01,07):alta_slice06:C;LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0;1;UFMTILE(08,01):alta_ufm_gddd04:out;UFMTILE(08,01):alta_ufm_gddd04:in <= UFMTILE(08,01):alta_ufm_gddd04:out;1;LogicTILE(02,08):IMUX15;LogicTILE(02,08):IMUX15:I19 <= LogicTILE(02,08):RMUX53:O0;1;LogicTILE(01,07):RMUX81;LogicTILE(01,07):RMUX81:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(02,08):IMUX14;LogicTILE(02,08):IMUX14:I20 <= LogicTILE(02,08):RMUX58:O0;1;LogicTILE(01,08):IMUX34;LogicTILE(01,08):IMUX34:I12 <= LogicTILE(01,08):RMUX10:O0;1;LogicTILE(01,07):IMUX15;LogicTILE(01,07):IMUX15:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(01,08):alta_slice08:D;LogicTILE(01,08):alta_slice08:D <= LogicTILE(01,08):IMUX35:O0;1;LogicTILE(00,08):IMUX54;LogicTILE(00,08):IMUX54:I21 <= LogicTILE(00,08):RMUX64:O0;1;LogicTILE(01,07):alta_slice07:D;LogicTILE(01,07):alta_slice07:D <= LogicTILE(01,07):IMUX31:O0;1;LogicTILE(02,07):RMUX29;LogicTILE(02,07):RMUX29:I9 <= LogicTILE(01,07):RMUX81:O0;1;LogicTILE(01,07):alta_slice12:D;LogicTILE(01,07):alta_slice12:D <= LogicTILE(01,07):IMUX51:O0;1;LogicTILE(02,08):alta_slice03:D;LogicTILE(02,08):alta_slice03:D <= LogicTILE(02,08):IMUX15:O0;1;LogicTILE(09,01):RMUX49;LogicTILE(09,01):RMUX49:I18 <= LogicTILE(09,03):RMUX37:O0;1;LogicTILE(00,07):alta_slice11:D;LogicTILE(00,07):alta_slice11:D <= LogicTILE(00,07):IMUX47:O0;1;LogicTILE(00,08):RMUX64;LogicTILE(00,08):RMUX64:I13 <= LogicTILE(00,07):RMUX85:O0;1;LogicTILE(01,07):alta_slice06:D;LogicTILE(01,07):alta_slice06:D <= LogicTILE(01,07):IMUX27:O0;1;LogicTILE(02,04):RMUX16;LogicTILE(02,04):RMUX16:I9 <= LogicTILE(01,04):RMUX01:O0;1;LogicTILE(02,08):alta_slice08:D;LogicTILE(02,08):alta_slice08:D <= LogicTILE(02,08):IMUX35:O0;1;LogicTILE(02,07):RMUX39;LogicTILE(02,07):RMUX39:I9 <= LogicTILE(01,07):RMUX81:O0;1;LogicTILE(01,07):IMUX31;LogicTILE(01,07):IMUX31:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(01,08):alta_slice04:D;LogicTILE(01,08):alta_slice04:D <= LogicTILE(01,08):IMUX19:O0;1;LogicTILE(02,08):RMUX53;LogicTILE(02,08):RMUX53:I13 <= LogicTILE(02,07):RMUX39:O0;1;LogicTILE(01,07):IMUX51;LogicTILE(01,07):IMUX51:I23 <= LogicTILE(01,07):RMUX77:O0;1;LogicTILE(00,08):RMUX65;LogicTILE(00,08):RMUX65:I13 <= LogicTILE(00,07):RMUX85:O0;1;LogicTILE(01,08):IMUX47;LogicTILE(01,08):IMUX47:I12 <= LogicTILE(01,08):RMUX11:O0;1;LogicTILE(00,07):OMUX36;LogicTILE(00,07):OMUX36:I0 <= LogicTILE(00,07):alta_slice12:LutOut;1;LogicTILE(01,08):alta_slice15:D;LogicTILE(01,08):alta_slice15:D <= LogicTILE(01,08):IMUX63:O0;1;LogicTILE(00,08):alta_slice11:D;LogicTILE(00,08):alta_slice11:D <= LogicTILE(00,08):IMUX47:O0;1;LogicTILE(02,08):RMUX58;LogicTILE(02,08):RMUX58:I13 <= LogicTILE(02,07):RMUX39:O0;1;LogicTILE(01,07):RMUX88;LogicTILE(01,07):RMUX88:I0 <= LogicTILE(00,07):OMUX36:O0;1;LogicTILE(01,07):IMUX27;LogicTILE(01,07):IMUX27:I23 <= LogicTILE(01,07):RMUX77:O0;1"
          }
        },
        "ctr[6]": {
          "hide_name": 0,
          "bits": [ 69 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):OMUX32;LogicTILE(01,07):OMUX32:I1 <= LogicTILE(01,07):alta_slice10:Q;1;LogicTILE(01,07):IMUX03;LogicTILE(01,07):IMUX03:I19 <= LogicTILE(01,07):RMUX53:O0;1;LogicTILE(01,07):RMUX53;LogicTILE(01,07):RMUX53:I2 <= LogicTILE(01,07):OMUX32:O0;1;LogicTILE(01,07):alta_slice00:D;LogicTILE(01,07):alta_slice00:D <= LogicTILE(01,07):IMUX03:O0;1;LogicTILE(01,07):IMUX43;LogicTILE(01,07):IMUX43:I5 <= LogicTILE(01,07):OMUX31:O0;1;LogicTILE(01,07):alta_slice10:D;LogicTILE(01,07):alta_slice10:D <= LogicTILE(01,07):IMUX43:O0;1;LogicTILE(01,07):OMUX31;LogicTILE(01,07):OMUX31:I1 <= LogicTILE(01,07):alta_slice10:Q;1;LogicTILE(01,07):alta_slice10:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[13]": {
          "hide_name": 0,
          "bits": [ 114 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):IMUX37;LogicTILE(01,08):IMUX37:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):alta_slice09:B;LogicTILE(01,08):alta_slice09:B <= LogicTILE(01,08):IMUX37:O0;1;LogicTILE(01,08):IMUX01;LogicTILE(01,08):IMUX01:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):IMUX45;LogicTILE(01,08):IMUX45:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):OMUX46;LogicTILE(01,08):OMUX46:I1 <= LogicTILE(01,08):alta_slice15:Q;1;LogicTILE(01,08):IMUX61;LogicTILE(01,08):IMUX61:I8 <= LogicTILE(01,08):OMUX46:O0;1;LogicTILE(01,08):alta_slice15:B;LogicTILE(01,08):alta_slice15:B <= LogicTILE(01,08):IMUX61:O0;1;LogicTILE(01,08):alta_slice00:B;LogicTILE(01,08):alta_slice00:B <= LogicTILE(01,08):IMUX01:O0;1;LogicTILE(01,08):alta_slice11:B;LogicTILE(01,08):alta_slice11:B <= LogicTILE(01,08):IMUX45:O0;1;LogicTILE(01,08):alta_slice15:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_pll": {
          "hide_name": 0,
          "bits": [ 262 ] ,
          "attributes": {
            "ROUTING": "PLLTILE(01,00):PllClkFbMUX00;PLLTILE(01,00):PllClkFbMUX00:I0 <= PLLTILE(01,00):PllIntFbMUX00:O0;1;PLLTILE(01,00):alta_pllx00:clkfb;PLLTILE(01,00):alta_pllx00:clkfb <= PLLTILE(01,00):PllClkFbMUX00:O0;1;LogicTILE(00,07):ClkMUX11;LogicTILE(00,07):ClkMUX11:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX12;LogicTILE(01,08):ClkMUX12:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX14;LogicTILE(01,08):ClkMUX14:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX08;LogicTILE(01,08):ClkMUX08:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX08;LogicTILE(02,08):ClkMUX08:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX10;LogicTILE(01,07):ClkMUX10:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX03;LogicTILE(01,07):ClkMUX03:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX06;LogicTILE(01,07):ClkMUX06:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX07;LogicTILE(01,07):ClkMUX07:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX04;LogicTILE(01,08):ClkMUX04:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,04):SeamMUX00;LogicTILE(02,04):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,04):TileClkMUX00;LogicTILE(02,04):TileClkMUX00:I0 <= LogicTILE(02,04):SeamMUX00:O0;1;LogicTILE(02,04):ClkMUX04;LogicTILE(02,04):ClkMUX04:I0 <= LogicTILE(02,04):alta_clkenctrl00:ClkOut;1;LogicTILE(02,04):alta_clkenctrl00:ClkOut;LogicTILE(02,04):alta_clkenctrl00:ClkIn <= LogicTILE(02,04):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX03;LogicTILE(02,08):ClkMUX03:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):ClkMUX12;LogicTILE(01,07):ClkMUX12:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):SeamMUX00;LogicTILE(02,07):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,08):SeamMUX00;LogicTILE(01,08):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,08):alta_clkenctrl00:ClkOut;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):alta_clkenctrl00:ClkIn;LogicTILE(02,07):alta_clkenctrl00:ClkIn <= LogicTILE(02,07):TileClkMUX00:O0;1;LogicTILE(02,08):ClkMUX07;LogicTILE(02,08):ClkMUX07:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):alta_clkenctrl00:ClkOut;LogicTILE(02,07):alta_clkenctrl00:ClkIn <= LogicTILE(02,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,07):TileClkMUX00;LogicTILE(01,07):TileClkMUX00:I0 <= LogicTILE(01,07):SeamMUX00:O0;1;LogicTILE(01,07):alta_clkenctrl00:ClkOut;LogicTILE(01,07):alta_clkenctrl00:ClkIn <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):TileClkMUX00;LogicTILE(02,07):TileClkMUX00:I0 <= LogicTILE(02,07):SeamMUX00:O0;1;LogicTILE(01,07):SeamMUX00;LogicTILE(01,07):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,07):ClkMUX01;LogicTILE(01,07):ClkMUX01:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):ClkMUX14;LogicTILE(00,08):ClkMUX14:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):alta_io_gclk00:outclk;IOTILE(04,09):alta_io_gclk00:inclk <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,08):ClkMUX04;LogicTILE(02,08):ClkMUX04:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):ClkMUX01;LogicTILE(00,08):ClkMUX01:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):TileClkMUX00;LogicTILE(02,08):TileClkMUX00:I0 <= LogicTILE(02,08):SeamMUX00:O0;1;LogicTILE(01,08):ClkMUX15;LogicTILE(01,08):ClkMUX15:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):alta_io_gclk00:inclk;IOTILE(04,09):alta_io_gclk00:inclk <= IOTILE(04,09):GclkDMUX00:O0;1;PLLTILE(01,00):PllIntFbMUX00;PLLTILE(01,00):PllIntFbMUX00:I0 <= PLLTILE(01,00):alta_pllx00:clkout0;1;LogicTILE(00,08):ClkMUX08;LogicTILE(00,08):ClkMUX08:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,07):ClkMUX04;LogicTILE(02,07):ClkMUX04:I0 <= LogicTILE(02,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):alta_clkenctrl00:ClkIn;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):TileClkMUX00:O0;1;LogicTILE(00,08):ClkMUX15;LogicTILE(00,08):ClkMUX15:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):SeamMUX00;LogicTILE(02,08):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,07):ClkMUX13;LogicTILE(02,07):ClkMUX13:I0 <= LogicTILE(02,07):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX14;LogicTILE(02,08):ClkMUX14:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;IOTILE(04,09):GclkDMUX00;IOTILE(04,09):GclkDMUX00:I10 <= PLLTILE(01,00):alta_pllx00:clkout0;1;LogicTILE(00,08):TileClkMUX00;LogicTILE(00,08):TileClkMUX00:I0 <= LogicTILE(00,08):SeamMUX00:O0;1;LogicTILE(01,07):ClkMUX11;LogicTILE(01,07):ClkMUX11:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):alta_clkenctrl00:ClkIn;LogicTILE(00,08):alta_clkenctrl00:ClkIn <= LogicTILE(00,08):TileClkMUX00:O0;1;LogicTILE(00,07):SeamMUX00;LogicTILE(00,07):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(01,07):alta_clkenctrl00:ClkIn;LogicTILE(01,07):alta_clkenctrl00:ClkIn <= LogicTILE(01,07):TileClkMUX00:O0;1;LogicTILE(00,08):ClkMUX11;LogicTILE(00,08):ClkMUX11:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):TileClkMUX00;LogicTILE(00,07):TileClkMUX00:I0 <= LogicTILE(00,07):SeamMUX00:O0;1;LogicTILE(00,08):alta_clkenctrl00:ClkOut;LogicTILE(00,08):alta_clkenctrl00:ClkIn <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX03;LogicTILE(00,07):ClkMUX03:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):alta_clkenctrl00:ClkIn;LogicTILE(01,08):alta_clkenctrl00:ClkIn <= LogicTILE(01,08):TileClkMUX00:O0;1;LogicTILE(01,08):ClkMUX00;LogicTILE(01,08):ClkMUX00:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):ClkMUX09;LogicTILE(00,07):ClkMUX09:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):TileClkMUX00;LogicTILE(01,08):TileClkMUX00:I0 <= LogicTILE(01,08):SeamMUX00:O0;1;PLLTILE(01,00):alta_pllx00:clkout0;;1;LogicTILE(02,08):alta_clkenctrl00:ClkOut;LogicTILE(02,08):alta_clkenctrl00:ClkIn <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(02,08):ClkMUX11;LogicTILE(02,08):ClkMUX11:I0 <= LogicTILE(02,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,07):alta_clkenctrl00:ClkIn;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):TileClkMUX00:O0;1;LogicTILE(00,07):alta_clkenctrl00:ClkOut;LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):ClkMUX13;LogicTILE(00,08):ClkMUX13:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut;1;LogicTILE(01,08):ClkMUX11;LogicTILE(01,08):ClkMUX11:I0 <= LogicTILE(01,08):alta_clkenctrl00:ClkOut;1;LogicTILE(00,08):SeamMUX00;LogicTILE(00,08):SeamMUX00:I1 <= IOTILE(04,09):alta_io_gclk00:outclk;1;LogicTILE(02,04):alta_clkenctrl00:ClkIn;LogicTILE(02,04):alta_clkenctrl00:ClkIn <= LogicTILE(02,04):TileClkMUX00:O0;1",
            "src": "blinky_int_osc_pll.v:22.6-22.13"
          }
        },
        "ctr[5]": {
          "hide_name": 0,
          "bits": [ 63 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):alta_slice00:C;LogicTILE(01,07):alta_slice00:C <= LogicTILE(01,07):IMUX02:O0;1;LogicTILE(01,07):RMUX16;LogicTILE(01,07):RMUX16:I3 <= LogicTILE(01,07):OMUX11:O0;1;LogicTILE(01,07):IMUX42;LogicTILE(01,07):IMUX42:I13 <= LogicTILE(01,07):RMUX16:O0;1;LogicTILE(01,07):IMUX02;LogicTILE(01,07):IMUX02:I13 <= LogicTILE(01,07):RMUX16:O0;1;LogicTILE(01,07):alta_slice10:C;LogicTILE(01,07):alta_slice10:C <= LogicTILE(01,07):IMUX42:O0;1;LogicTILE(01,07):IMUX14;LogicTILE(01,07):IMUX14:I2 <= LogicTILE(01,07):OMUX10:O0;1;LogicTILE(01,07):OMUX11;LogicTILE(01,07):OMUX11:I1 <= LogicTILE(01,07):alta_slice03:Q;1;LogicTILE(01,07):alta_slice03:C;LogicTILE(01,07):alta_slice03:C <= LogicTILE(01,07):IMUX14:O0;1;LogicTILE(01,07):OMUX10;LogicTILE(01,07):OMUX10:I1 <= LogicTILE(01,07):alta_slice03:Q;1;LogicTILE(01,07):alta_slice03:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[11]": {
          "hide_name": 0,
          "bits": [ 103 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):IMUX10;LogicTILE(01,08):IMUX10:I8 <= LogicTILE(01,08):OMUX43:O0;1;LogicTILE(01,08):IMUX50;LogicTILE(01,08):IMUX50:I8 <= LogicTILE(01,08):OMUX43:O0;1;LogicTILE(01,08):alta_slice12:C;LogicTILE(01,08):alta_slice12:C <= LogicTILE(01,08):IMUX50:O0;1;LogicTILE(01,08):IMUX58;LogicTILE(01,08):IMUX58:I7 <= LogicTILE(01,08):OMUX43:O0;1;LogicTILE(01,08):alta_slice02:C;LogicTILE(01,08):alta_slice02:C <= LogicTILE(01,08):IMUX10:O0;1;LogicTILE(01,08):OMUX43;LogicTILE(01,08):OMUX43:I1 <= LogicTILE(01,08):alta_slice14:Q;1;LogicTILE(01,08):alta_slice14:C;LogicTILE(01,08):alta_slice14:C <= LogicTILE(01,08):IMUX58:O0;1;LogicTILE(01,08):alta_slice14:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[18]_new_": {
          "hide_name": 1,
          "bits": [ 153 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):IMUX24;LogicTILE(00,08):IMUX24:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,07):RMUX25;LogicTILE(00,07):RMUX25:I3 <= LogicTILE(00,07):OMUX23:O0;1;LogicTILE(00,08):alta_slice06:A;LogicTILE(00,08):alta_slice06:A <= LogicTILE(00,08):IMUX24:O0;1;LogicTILE(00,08):alta_slice08:A;LogicTILE(00,08):alta_slice08:A <= LogicTILE(00,08):IMUX32:O0;1;LogicTILE(00,08):alta_slice15:A;LogicTILE(00,08):alta_slice15:A <= LogicTILE(00,08):IMUX60:O0;1;LogicTILE(00,08):IMUX60;LogicTILE(00,08):IMUX60:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,07):OMUX23;LogicTILE(00,07):OMUX23:I0 <= LogicTILE(00,07):alta_slice07:LutOut;1;LogicTILE(00,07):alta_slice07:LutOut;;1;LogicTILE(00,08):RMUX16;LogicTILE(00,08):RMUX16:I13 <= LogicTILE(00,07):RMUX25:O0;1;LogicTILE(00,08):IMUX52;LogicTILE(00,08):IMUX52:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,08):IMUX32;LogicTILE(00,08):IMUX32:I13 <= LogicTILE(00,08):RMUX16:O0;1;LogicTILE(00,08):alta_slice13:A;LogicTILE(00,08):alta_slice13:A <= LogicTILE(00,08):IMUX52:O0;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "ctr[7]": {
          "hide_name": 0,
          "bits": [ 74 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):IMUX21;LogicTILE(02,08):IMUX21:I1 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):alta_slice05:B;LogicTILE(02,08):alta_slice05:B <= LogicTILE(02,08):IMUX21:O0;1;LogicTILE(02,08):alta_slice07:B;LogicTILE(02,08):alta_slice07:B <= LogicTILE(02,08):IMUX29:O0;1;LogicTILE(02,08):IMUX33;LogicTILE(02,08):IMUX33:I1 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):IMUX29;LogicTILE(02,08):IMUX29:I1 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):alta_slice03:Q;;1;LogicTILE(02,08):OMUX10;LogicTILE(02,08):OMUX10:I1 <= LogicTILE(02,08):alta_slice03:Q;1;LogicTILE(02,08):alta_slice08:B;LogicTILE(02,08):alta_slice08:B <= LogicTILE(02,08):IMUX33:O0;1;LogicTILE(02,08):IMUX13;LogicTILE(02,08):IMUX13:I2 <= LogicTILE(02,08):OMUX10:O0;1;LogicTILE(02,08):alta_slice03:B;LogicTILE(02,08):alta_slice03:B <= LogicTILE(02,08):IMUX13:O0;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[1]": {
          "hide_name": 0,
          "bits": [ 28 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):IMUX37;LogicTILE(01,07):IMUX37:I3 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):alta_slice11:B;LogicTILE(01,07):alta_slice11:B <= LogicTILE(01,07):IMUX45:O0;1;LogicTILE(01,07):IMUX49;LogicTILE(01,07):IMUX49:I3 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):alta_slice09:B;LogicTILE(01,07):alta_slice09:B <= LogicTILE(01,07):IMUX37:O0;1;LogicTILE(01,07):OMUX22;LogicTILE(01,07):OMUX22:I1 <= LogicTILE(01,07):alta_slice07:Q;1;LogicTILE(01,07):IMUX29;LogicTILE(01,07):IMUX29:I4 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):IMUX45;LogicTILE(01,07):IMUX45:I3 <= LogicTILE(01,07):OMUX22:O0;1;LogicTILE(01,07):alta_slice12:B;LogicTILE(01,07):alta_slice12:B <= LogicTILE(01,07):IMUX49:O0;1;LogicTILE(01,07):alta_slice07:B;LogicTILE(01,07):alta_slice07:B <= LogicTILE(01,07):IMUX29:O0;1;LogicTILE(01,07):alta_slice07:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[25]": {
          "hide_name": 0,
          "bits": [ 195 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,08):OMUX33;LogicTILE(00,08):OMUX33:I1 <= LogicTILE(00,08):alta_slice11:Q;1;IOTILE(01,09):RMUX28;IOTILE(01,09):RMUX28:I2 <= LogicTILE(01,08):RMUX69:O0;1;IOTILE(01,09):IOMUX03;IOTILE(01,09):IOMUX03:I7 <= IOTILE(01,09):RMUX28:O0;1;LogicTILE(00,08):IMUX37;LogicTILE(00,08):IMUX37:I6 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(01,08):RMUX69;LogicTILE(01,08):RMUX69:I3 <= LogicTILE(00,08):OMUX33:O0;1;LogicTILE(00,08):IMUX05;LogicTILE(00,08):IMUX05:I6 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(00,08):alta_slice09:B;LogicTILE(00,08):alta_slice09:B <= LogicTILE(00,08):IMUX37:O0;1;LogicTILE(00,08):alta_slice14:B;LogicTILE(00,08):alta_slice14:B <= LogicTILE(00,08):IMUX57:O0;1;LogicTILE(00,08):alta_slice01:B;LogicTILE(00,08):alta_slice01:B <= LogicTILE(00,08):IMUX05:O0;1;LogicTILE(00,08):IMUX45;LogicTILE(00,08):IMUX45:I6 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(00,08):alta_slice11:B;LogicTILE(00,08):alta_slice11:B <= LogicTILE(00,08):IMUX45:O0;1;LogicTILE(00,08):OMUX34;LogicTILE(00,08):OMUX34:I1 <= LogicTILE(00,08):alta_slice11:Q;1;LogicTILE(00,08):IMUX57;LogicTILE(00,08):IMUX57:I5 <= LogicTILE(00,08):OMUX34:O0;1;LogicTILE(00,08):alta_slice11:Q;;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[30]_new_": {
          "hide_name": 1,
          "bits": [ 240 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,07):OMUX26;LogicTILE(02,07):OMUX26:I0 <= LogicTILE(02,07):alta_slice08:LutOut;1;LogicTILE(02,07):RMUX67;LogicTILE(02,07):RMUX67:I0 <= LogicTILE(02,07):OMUX26:O0;1;LogicTILE(02,04):IMUX16;LogicTILE(02,04):IMUX16:I26 <= LogicTILE(02,04):RMUX94:O0;1;LogicTILE(02,04):alta_slice04:A;LogicTILE(02,04):alta_slice04:A <= LogicTILE(02,04):IMUX16:O0;1;LogicTILE(02,04):RMUX94;LogicTILE(02,04):RMUX94:I19 <= LogicTILE(02,07):RMUX67:O0;1;LogicTILE(02,07):alta_slice08:LutOut;;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "ctr[2]": {
          "hide_name": 0,
          "bits": [ 43 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):IMUX38;LogicTILE(01,07):IMUX38:I7 <= LogicTILE(01,07):OMUX37:O0;1;LogicTILE(01,07):alta_slice09:C;LogicTILE(01,07):alta_slice09:C <= LogicTILE(01,07):IMUX38:O0;1;LogicTILE(01,07):IMUX46;LogicTILE(01,07):IMUX46:I7 <= LogicTILE(01,07):OMUX37:O0;1;LogicTILE(01,07):IMUX50;LogicTILE(01,07):IMUX50:I6 <= LogicTILE(01,07):OMUX37:O0;1;LogicTILE(01,07):alta_slice12:C;LogicTILE(01,07):alta_slice12:C <= LogicTILE(01,07):IMUX50:O0;1;LogicTILE(01,07):alta_slice11:C;LogicTILE(01,07):alta_slice11:C <= LogicTILE(01,07):IMUX46:O0;1;LogicTILE(01,07):OMUX37;LogicTILE(01,07):OMUX37:I1 <= LogicTILE(01,07):alta_slice12:Q;1;LogicTILE(01,07):alta_slice12:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[3]": {
          "hide_name": 0,
          "bits": [ 49 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):alta_slice09:D;LogicTILE(01,07):alta_slice09:D <= LogicTILE(01,07):IMUX39:O0;1;LogicTILE(01,07):IMUX47;LogicTILE(01,07):IMUX47:I6 <= LogicTILE(01,07):OMUX34:O0;1;LogicTILE(01,07):alta_slice11:D;LogicTILE(01,07):alta_slice11:D <= LogicTILE(01,07):IMUX47:O0;1;LogicTILE(01,07):IMUX39;LogicTILE(01,07):IMUX39:I6 <= LogicTILE(01,07):OMUX34:O0;1;LogicTILE(01,07):OMUX34;LogicTILE(01,07):OMUX34:I1 <= LogicTILE(01,07):alta_slice11:Q;1;LogicTILE(01,07):alta_slice11:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[30]": {
          "hide_name": 0,
          "bits": [ 235 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,07):OMUX12;LogicTILE(02,07):OMUX12:I1 <= LogicTILE(02,07):alta_slice04:Q;1;BramTILE(03,03):RMUX91;BramTILE(03,03):RMUX91:I20 <= BramTILE(03,07):RMUX44:O0;1;BramTILE(03,07):RMUX44;BramTILE(03,07):RMUX44:I0 <= LogicTILE(02,07):OMUX12:O0;1;LogicTILE(02,07):alta_slice08:D;LogicTILE(02,07):alta_slice08:D <= LogicTILE(02,07):IMUX35:O0;1;IOTILE(07,01):RMUX00;IOTILE(07,01):RMUX00:I1 <= LogicTILE(07,03):RMUX73:O0;1;LogicTILE(02,07):OMUX14;LogicTILE(02,07):OMUX14:I1 <= LogicTILE(02,07):alta_slice04:Q;1;LogicTILE(02,07):RMUX47;LogicTILE(02,07):RMUX47:I0 <= LogicTILE(02,07):OMUX14:O0;1;LogicTILE(02,07):IMUX35;LogicTILE(02,07):IMUX35:I18 <= LogicTILE(02,07):RMUX47:O0;1;LogicTILE(02,07):alta_slice04:D;LogicTILE(02,07):alta_slice04:D <= LogicTILE(02,07):IMUX19:O0;1;IOTILE(07,01):IOMUX00;IOTILE(07,01):IOMUX00:I0 <= IOTILE(07,01):RMUX00:O0;1;LogicTILE(02,07):OMUX13;LogicTILE(02,07):OMUX13:I1 <= LogicTILE(02,07):alta_slice04:Q;1;LogicTILE(07,03):RMUX73;LogicTILE(07,03):RMUX73:I12 <= BramTILE(03,03):RMUX91:O0;1;LogicTILE(02,07):alta_slice04:Q;;1;LogicTILE(02,07):IMUX19;LogicTILE(02,07):IMUX19:I2 <= LogicTILE(02,07):OMUX13:O0;1",
            "src": "blinky_int_osc_pll.v:3.13-3.17",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[10]": {
          "hide_name": 0,
          "bits": [ 94 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,08):IMUX09;LogicTILE(01,08):IMUX09:I22 <= LogicTILE(01,08):RMUX71:O0;1;LogicTILE(01,08):alta_slice02:B;LogicTILE(01,08):alta_slice02:B <= LogicTILE(01,08):IMUX09:O0;1;LogicTILE(01,08):alta_slice12:B;LogicTILE(01,08):alta_slice12:B <= LogicTILE(01,08):IMUX49:O0;1;LogicTILE(01,08):RMUX71;LogicTILE(01,08):RMUX71:I0 <= LogicTILE(01,08):OMUX26:O0;1;LogicTILE(01,08):IMUX57;LogicTILE(01,08):IMUX57:I22 <= LogicTILE(01,08):RMUX71:O0;1;LogicTILE(01,08):OMUX25;LogicTILE(01,08):OMUX25:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(01,08):IMUX33;LogicTILE(01,08):IMUX33:I4 <= LogicTILE(01,08):OMUX25:O0;1;LogicTILE(01,08):alta_slice08:B;LogicTILE(01,08):alta_slice08:B <= LogicTILE(01,08):IMUX33:O0;1;LogicTILE(01,08):IMUX49;LogicTILE(01,08):IMUX49:I22 <= LogicTILE(01,08):RMUX71:O0;1;LogicTILE(01,08):OMUX26;LogicTILE(01,08):OMUX26:I1 <= LogicTILE(01,08):alta_slice08:Q;1;LogicTILE(01,08):alta_slice14:B;LogicTILE(01,08):alta_slice14:B <= LogicTILE(01,08):IMUX57:O0;1;LogicTILE(01,08):alta_slice08:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ctr[8]": {
          "hide_name": 0,
          "bits": [ 83 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):IMUX22;LogicTILE(02,08):IMUX22:I5 <= LogicTILE(02,08):OMUX25:O0;1;LogicTILE(02,08):alta_slice05:C;LogicTILE(02,08):alta_slice05:C <= LogicTILE(02,08):IMUX22:O0;1;LogicTILE(02,08):OMUX25;LogicTILE(02,08):OMUX25:I1 <= LogicTILE(02,08):alta_slice08:Q;1;LogicTILE(02,08):IMUX34;LogicTILE(02,08):IMUX34:I4 <= LogicTILE(02,08):OMUX25:O0;1;LogicTILE(02,08):alta_slice08:C;LogicTILE(02,08):alta_slice08:C <= LogicTILE(02,08):IMUX34:O0;1;LogicTILE(02,08):alta_slice07:C;LogicTILE(02,08):alta_slice07:C <= LogicTILE(02,08):IMUX30:O0;1;LogicTILE(02,08):IMUX30;LogicTILE(02,08):IMUX30:I5 <= LogicTILE(02,08):OMUX25:O0;1;LogicTILE(02,08):alta_slice08:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[15]_new_": {
          "hide_name": 1,
          "bits": [ 133 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(00,07):IMUX12;LogicTILE(00,07):IMUX12:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(00,07):IMUX28;LogicTILE(00,07):IMUX28:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(00,07):alta_slice07:A;LogicTILE(00,07):alta_slice07:A <= LogicTILE(00,07):IMUX28:O0;1;LogicTILE(00,07):IMUX36;LogicTILE(00,07):IMUX36:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(00,07):alta_slice09:A;LogicTILE(00,07):alta_slice09:A <= LogicTILE(00,07):IMUX36:O0;1;LogicTILE(01,08):OMUX29;LogicTILE(01,08):OMUX29:I0 <= LogicTILE(01,08):alta_slice09:LutOut;1;LogicTILE(01,08):RMUX67;LogicTILE(01,08):RMUX67:I1 <= LogicTILE(01,08):OMUX29:O0;1;LogicTILE(00,07):alta_slice03:A;LogicTILE(00,07):alta_slice03:A <= LogicTILE(00,07):IMUX12:O0;1;LogicTILE(00,07):IMUX44;LogicTILE(00,07):IMUX44:I10 <= LogicTILE(01,07):RMUX72:O0;1;LogicTILE(01,07):RMUX72;LogicTILE(01,07):RMUX72:I17 <= LogicTILE(01,08):RMUX67:O0;1;LogicTILE(00,07):alta_slice11:A;LogicTILE(00,07):alta_slice11:A <= LogicTILE(00,07):IMUX44:O0;1;LogicTILE(01,08):alta_slice09:LutOut;;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[21]_new_": {
          "hide_name": 1,
          "bits": [ 173 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(02,08):alta_slice14:A;LogicTILE(02,08):alta_slice14:A <= LogicTILE(02,08):IMUX56:O0;1;LogicTILE(02,08):IMUX16;LogicTILE(02,08):IMUX16:I24 <= LogicTILE(02,08):RMUX82:O0;1;LogicTILE(02,08):IMUX60;LogicTILE(02,08):IMUX60:I24 <= LogicTILE(02,08):RMUX82:O0;1;LogicTILE(02,08):alta_slice15:A;LogicTILE(02,08):alta_slice15:A <= LogicTILE(02,08):IMUX60:O0;1;LogicTILE(02,08):alta_slice04:A;LogicTILE(02,08):alta_slice04:A <= LogicTILE(02,08):IMUX16:O0;1;LogicTILE(00,08):OMUX18;LogicTILE(00,08):OMUX18:I0 <= LogicTILE(00,08):alta_slice06:LutOut;1;LogicTILE(00,08):alta_slice06:LutOut;;1;LogicTILE(02,08):IMUX56;LogicTILE(02,08):IMUX56:I24 <= LogicTILE(02,08):RMUX82:O0;1;LogicTILE(01,08):RMUX45;LogicTILE(01,08):RMUX45:I2 <= LogicTILE(00,08):OMUX18:O0;1;LogicTILE(02,08):RMUX82;LogicTILE(02,08):RMUX82:I9 <= LogicTILE(01,08):RMUX45:O0;1;LogicTILE(02,08):alta_slice11:A;LogicTILE(02,08):alta_slice11:A <= LogicTILE(02,08):IMUX44:O0;1;LogicTILE(02,08):IMUX44;LogicTILE(02,08):IMUX44:I24 <= LogicTILE(02,08):RMUX82:O0;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "$abc$661$auto$alumacc.cc:485:replace_alu$4.CO[3]_new_": {
          "hide_name": 1,
          "bits": [ 53 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):IMUX40;LogicTILE(01,07):IMUX40:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):alta_slice10:A;LogicTILE(01,07):alta_slice10:A <= LogicTILE(01,07):IMUX40:O0;1;LogicTILE(01,07):IMUX12;LogicTILE(01,07):IMUX12:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):IMUX00;LogicTILE(01,07):IMUX00:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):alta_slice03:A;LogicTILE(01,07):alta_slice03:A <= LogicTILE(01,07):IMUX12:O0;1;LogicTILE(01,07):RMUX52;LogicTILE(01,07):RMUX52:I1 <= LogicTILE(01,07):OMUX29:O0;1;LogicTILE(01,07):alta_slice06:A;LogicTILE(01,07):alta_slice06:A <= LogicTILE(01,07):IMUX24:O0;1;LogicTILE(01,07):OMUX29;LogicTILE(01,07):OMUX29:I0 <= LogicTILE(01,07):alta_slice09:LutOut;1;LogicTILE(01,07):IMUX24;LogicTILE(01,07):IMUX24:I19 <= LogicTILE(01,07):RMUX52:O0;1;LogicTILE(01,07):alta_slice00:A;LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0;1;LogicTILE(01,07):alta_slice09:LutOut;;1",
            "src": "blinky_int_osc_pll.v:34.9-34.19|/usr/local/bin/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "ctr[4]": {
          "hide_name": 0,
          "bits": [ 54 ] ,
          "attributes": {
            "ROUTING": "LogicTILE(01,07):IMUX25;LogicTILE(01,07):IMUX25:I3 <= LogicTILE(01,07):OMUX19:O0;1;LogicTILE(01,07):alta_slice10:B;LogicTILE(01,07):alta_slice10:B <= LogicTILE(01,07):IMUX41:O0;1;LogicTILE(01,07):OMUX20;LogicTILE(01,07):OMUX20:I1 <= LogicTILE(01,07):alta_slice06:Q;1;LogicTILE(01,07):alta_slice00:B;LogicTILE(01,07):alta_slice00:B <= LogicTILE(01,07):IMUX01:O0;1;LogicTILE(01,07):RMUX35;LogicTILE(01,07):RMUX35:I2 <= LogicTILE(01,07):OMUX20:O0;1;LogicTILE(01,07):IMUX41;LogicTILE(01,07):IMUX41:I16 <= LogicTILE(01,07):RMUX35:O0;1;LogicTILE(01,07):alta_slice03:B;LogicTILE(01,07):alta_slice03:B <= LogicTILE(01,07):IMUX13:O0;1;LogicTILE(01,07):OMUX19;LogicTILE(01,07):OMUX19:I1 <= LogicTILE(01,07):alta_slice06:Q;1;LogicTILE(01,07):IMUX13;LogicTILE(01,07):IMUX13:I16 <= LogicTILE(01,07):RMUX35:O0;1;LogicTILE(01,07):IMUX01;LogicTILE(01,07):IMUX01:I16 <= LogicTILE(01,07):RMUX35:O0;1;LogicTILE(01,07):alta_slice06:B;LogicTILE(01,07):alta_slice06:B <= LogicTILE(01,07):IMUX25:O0;1;LogicTILE(01,07):alta_slice06:Q;;1",
            "src": "blinky_int_osc_pll.v:21.12-21.15",
            "force_downto": "00000000000000000000000000000001"
          }
        }
      }
    }
  }
}
