Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_mod_tb_behav xil_defaultlib.Top_mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3818] variable 'Ei' is driven by invalid combination of procedural drivers [C:/intelliFPGA/FSM_unit.sv:16]
WARNING: [VRFC 10-2921] 'Ei' driven by this always_comb block should not be driven by any other process [C:/intelliFPGA/FSM_unit.sv:51]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/intelliFPGA/Top_mod.sv" Line 1. Module Top_mod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/intelliFPGA/FSM_unit.sv" Line 1. Module FSM_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/intelliFPGA/Datapath.sv" Line 1. Module Datapath_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/intelliFPGA/Top_mod.sv" Line 1. Module Top_mod doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/intelliFPGA/FSM_unit.sv" Line 1. Module FSM_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/intelliFPGA/Datapath.sv" Line 1. Module Datapath_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_unit
Compiling module xil_defaultlib.Datapath_default
Compiling module xil_defaultlib.Top_mod
Compiling module xil_defaultlib.Top_mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_mod_tb_behav
