
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 20 y = 20
Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 15 y = 15
Auto-sizing FPGA, try x = 12 y = 12
Auto-sizing FPGA, try x = 11 y = 11
Auto-sizing FPGA, try x = 10 y = 10
FPGA auto-sized to, x = 11 y = 11

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      44	blocks of type .io
Architecture 44	blocks of type .io
Netlist      47	blocks of type .clb
Architecture 121	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 11 x 11 array of clbs.

Netlist num_nets:  81
Netlist num_blocks:  91
Netlist inputs pins:  34
Netlist output pins:  10

12 2 0
8 12 0
3 12 0
1 12 0
4 12 0
7 12 0
2 12 0
5 12 0
6 2 0
5 1 0
9 3 0
11 1 0
7 2 0
6 3 0
11 5 0
0 9 0
7 1 0
9 6 0
10 3 0
10 0 0
12 1 0
11 7 0
12 3 0
10 6 0
12 5 0
7 0 0
12 9 0
6 12 0
0 11 0
10 4 0
12 6 0
9 0 0
5 2 0
1 4 0
0 3 0
11 0 0
0 7 0
2 0 0
0 5 0
0 10 0
1 2 0
9 1 0
0 6 0
0 8 0
3 3 0
12 10 0
1 0 0
9 5 0
0 2 0
6 1 0
6 0 0
8 0 0
1 3 0
2 4 0
11 8 0
0 4 0
10 5 0
8 6 0
8 3 0
12 11 0
5 0 0
2 1 0
12 4 0
0 1 0
10 12 0
4 1 0
3 1 0
9 4 0
4 2 0
9 12 0
11 12 0
3 0 0
11 6 0
8 1 0
8 2 0
1 1 0
11 2 0
4 0 0
7 4 0
10 7 0
2 3 0
10 1 0
8 4 0
9 2 0
11 3 0
7 3 0
12 7 0
10 2 0
8 5 0
12 8 0
11 4 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.66193e-09.
T_crit: 4.66193e-09.
T_crit: 4.66193e-09.
T_crit: 4.66319e-09.
T_crit: 4.66319e-09.
T_crit: 4.66319e-09.
T_crit: 4.66193e-09.
T_crit: 4.66193e-09.
T_crit: 4.66193e-09.
T_crit: 4.66193e-09.
T_crit: 4.66193e-09.
T_crit: 4.66193e-09.
T_crit: 4.67517e-09.
T_crit: 4.66193e-09.
T_crit: 4.58929e-09.
T_crit: 4.59959e-09.
T_crit: 4.79754e-09.
T_crit: 4.9073e-09.
T_crit: 4.68967e-09.
T_crit: 4.70367e-09.
T_crit: 4.99857e-09.
T_crit: 5.10524e-09.
T_crit: 5.07346e-09.
T_crit: 5.19848e-09.
T_crit: 5.51677e-09.
T_crit: 5.09755e-09.
T_crit: 4.90471e-09.
T_crit: 5.60257e-09.
T_crit: 5.39453e-09.
T_crit: 5.80675e-09.
T_crit: 5.51677e-09.
T_crit: 5.39573e-09.
T_crit: 5.6025e-09.
T_crit: 5.29934e-09.
T_crit: 6.4214e-09.
T_crit: 6.4214e-09.
T_crit: 6.24054e-09.
T_crit: 5.52503e-09.
T_crit: 6.3414e-09.
T_crit: 6.34014e-09.
T_crit: 5.93984e-09.
T_crit: 5.8244e-09.
T_crit: 5.92779e-09.
T_crit: 6.14409e-09.
T_crit: 5.62841e-09.
T_crit: 5.59991e-09.
T_crit: 5.72228e-09.
T_crit: 5.81369e-09.
T_crit: 5.6088e-09.
T_crit: 5.6088e-09.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
T_crit: 4.56933e-09.
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
T_crit: 4.5598e-09.
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 4.67643e-09.
T_crit: 4.67643e-09.
T_crit: 4.67769e-09.
T_crit: 4.67643e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.67769e-09.
T_crit: 4.89216e-09.
T_crit: 5.07554e-09.
T_crit: 5.09572e-09.
T_crit: 4.8909e-09.
T_crit: 5.09446e-09.
T_crit: 5.19727e-09.
T_crit: 5.51753e-09.
T_crit: 5.29051e-09.
T_crit: 5.62911e-09.
T_crit: 5.81886e-09.
T_crit: 5.5087e-09.
T_crit: 5.5087e-09.
T_crit: 5.5087e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 6.10821e-09.
T_crit: 5.71169e-09.
T_crit: 6.00735e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.71169e-09.
T_crit: 5.81886e-09.
T_crit: 5.81886e-09.
T_crit: 5.81886e-09.
T_crit: 5.50491e-09.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -12222793
Best routing used a channel width factor of 12.


Average number of bends per net: 2.75309  Maximum # of bends: 11


The number of routed nets (nonglobal): 81
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 903   Average net length: 11.1481
	Maximum net length: 36

Wirelength results in terms of physical segments:
	Total wiring segments used: 484   Av. wire segments per net: 5.97531
	Maximum segments used by a net: 19


X - Directed channels:

j	max occ	av_occ		capacity
0	12	10.1818  	12
1	9	5.90909  	12
2	9	6.00000  	12
3	5	3.09091  	12
4	7	2.81818  	12
5	6	2.36364  	12
6	2	0.818182 	12
7	2	0.545455 	12
8	1	0.0909091	12
9	2	0.454545 	12
10	0	0.00000  	12
11	3	2.00000  	12

Y - Directed channels:

i	max occ	av_occ		capacity
0	7	4.27273  	12
1	8	3.54545  	12
2	7	3.90909  	12
3	4	1.63636  	12
4	5	1.63636  	12
5	6	3.00000  	12
6	9	2.81818  	12
7	7	4.09091  	12
8	11	4.63636  	12
9	11	4.63636  	12
10	10	6.90909  	12
11	12	6.72727  	12

Total Tracks in X-direction: 144  in Y-direction: 144

Logic Area (in minimum width transistor areas):
Total Logic Area: 3.63e+06  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 195297.  Per logic tile: 1614.02

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                   0.28

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                    0.28

Critical Path: 4.5598e-09 (s)

Time elapsed (PLACE&ROUTE): 553.262000 ms


Time elapsed (Fernando): 553.274000 ms

