{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574347331118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574347331118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 09:42:10 2019 " "Processing started: Thu Nov 21 09:42:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574347331118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574347331118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574347331118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1574347332051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwy.v 1 1 " "Found 1 design units, including 1 entities, in source file hwy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hwy " "Found entity 1: hwy" {  } { { "hwy.v" "" { Text "C:/GitHubRepo/Quartos/lab9/hwy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347332199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347332199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Found entity 1: tflipflop" {  } { { "tflipflop.v" "" { Text "C:/GitHubRepo/Quartos/lab9/tflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347332209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347332209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedestrian.v 1 1 " "Found 1 design units, including 1 entities, in source file pedestrian.v" { { "Info" "ISGN_ENTITY_NAME" "1 pedestrian " "Found entity 1: pedestrian" {  } { { "pedestrian.v" "" { Text "C:/GitHubRepo/Quartos/lab9/pedestrian.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347332219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347332219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/GitHubRepo/Quartos/lab9/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347332228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347332228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondary.v 1 1 " "Found 1 design units, including 1 entities, in source file secondary.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondary " "Found entity 1: secondary" {  } { { "secondary.v" "" { Text "C:/GitHubRepo/Quartos/lab9/secondary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347332240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347332240 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_secondary secondary.v(8) " "Verilog HDL Implicit Net warning at secondary.v(8): created implicit net for \"t_secondary\"" {  } { { "secondary.v" "" { Text "C:/GitHubRepo/Quartos/lab9/secondary.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574347332240 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Q pedestrian.v(9) " "Verilog HDL Procedural Assignment error at pedestrian.v(9): object \"Q\" on left-hand side of assignment must have a variable data type" {  } { { "pedestrian.v" "" { Text "C:/GitHubRepo/Quartos/lab9/pedestrian.v" 9 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1574347332241 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Q pedestrian.v(11) " "Verilog HDL Procedural Assignment error at pedestrian.v(11): object \"Q\" on left-hand side of assignment must have a variable data type" {  } { { "pedestrian.v" "" { Text "C:/GitHubRepo/Quartos/lab9/pedestrian.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1574347332241 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574347332370 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 09:42:12 2019 " "Processing ended: Thu Nov 21 09:42:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574347332370 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574347332370 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574347332370 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574347332370 ""}
