
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016682    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001866    0.000933    0.000933 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021498    0.022948    0.055522    0.056455 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022958    0.000846    0.057301 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020890    0.023669    0.065561    0.122862 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000664    0.123526 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001955    0.017046    0.159054    0.282580 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017046    0.000074    0.282653 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008703    0.053121    0.384741    0.667394 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.053121    0.000354    0.667749 v fanout76/A (sg13g2_buf_8)
     7    0.041054    0.030769    0.092775    0.760524 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031158    0.002241    0.762764 v fanout75/A (sg13g2_buf_8)
     8    0.037550    0.028945    0.081041    0.843805 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029400    0.002824    0.846628 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021767    0.241064    0.208944    1.055573 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.241072    0.001116    1.056689 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008373    0.090633    0.144891    1.201580 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090633    0.000301    1.201880 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004158    0.085341    0.108652    1.310532 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.085341    0.000276    1.310809 ^ _239_/B (sg13g2_and3_1)
     1    0.003793    0.035196    0.134797    1.445606 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035196    0.000151    1.445756 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007996    0.087803    0.084576    1.530332 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.087817    0.001004    1.531336 v output4/A (sg13g2_buf_2)
     1    0.083442    0.136556    0.192419    1.723756 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136998    0.006405    1.730161 v sine_out[0] (out)
                                              1.730161   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.730161   data arrival time
---------------------------------------------------------------------------------------------
                                              2.119839   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
