
*** Running vivado
    with args -log canda_spi_adc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source canda_spi_adc.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source canda_spi_adc.tcl -notrace
Command: link_design -top canda_spi_adc -part xc7a35tftg256-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.dcp' for cell 'FIFO_ETH2_RX_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.dcp' for cell 'FIFO_PKT2_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.dcp' for cell 'fifo_1k_eth2'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.dcp' for cell 'pll_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2340.305 ; gain = 0.000 ; free physical = 6579 ; free virtual = 11845
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2509.031 ; gain = 144.828 ; free physical = 6096 ; free virtual = 11362
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.srcs/constrs_1/new/maket_op.xdc]
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.srcs/constrs_1/new/maket_op.xdc]
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.031 ; gain = 0.000 ; free physical = 6103 ; free virtual = 11369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2509.031 ; gain = 168.840 ; free physical = 6103 ; free virtual = 11369
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2541.047 ; gain = 32.016 ; free physical = 6090 ; free virtual = 11356

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 188875446

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2541.047 ; gain = 0.000 ; free physical = 6088 ; free virtual = 11354

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12aa0b32b

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f43ef4aa

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14837f012

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells
INFO: [Opt 31-1021] In phase Sweep, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14837f012

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14837f012

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14837f012

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              47  |                                             47  |
|  Constant propagation         |               0  |               0  |                                             36  |
|  Sweep                        |               0  |             100  |                                             92  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             50  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190
Ending Logic Optimization Task | Checksum: d6ebce77

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5924 ; free virtual = 11190

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 11 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 1a9df36c5

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2915.023 ; gain = 0.000 ; free physical = 5901 ; free virtual = 11167
Ending Power Optimization Task | Checksum: 1a9df36c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2915.023 ; gain = 246.977 ; free physical = 5909 ; free virtual = 11175

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a9df36c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2915.023 ; gain = 0.000 ; free physical = 5909 ; free virtual = 11175

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.023 ; gain = 0.000 ; free physical = 5909 ; free virtual = 11175
Ending Netlist Obfuscation Task | Checksum: 1da5df0bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.023 ; gain = 0.000 ; free physical = 5909 ; free virtual = 11175
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2915.023 ; gain = 405.992 ; free physical = 5909 ; free virtual = 11175
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.023 ; gain = 0.000 ; free physical = 5906 ; free virtual = 11174
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/canda_spi_adc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spi_adc_drc_opted.rpt -pb canda_spi_adc_drc_opted.pb -rpx canda_spi_adc_drc_opted.rpx
Command: report_drc -file canda_spi_adc_drc_opted.rpt -pb canda_spi_adc_drc_opted.pb -rpx canda_spi_adc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/canda_spi_adc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5837 ; free virtual = 11105
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1223109dc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5837 ; free virtual = 11105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5837 ; free virtual = 11105

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7ce5856

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5868 ; free virtual = 11137

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b37b897e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5879 ; free virtual = 11147

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b37b897e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5879 ; free virtual = 11147
Phase 1 Placer Initialization | Checksum: b37b897e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5879 ; free virtual = 11147

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13d153c83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5875 ; free virtual = 11143

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 179bae0d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5875 ; free virtual = 11143

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 281 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 127 nets or cells. Created 0 new cell, deleted 127 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5857 ; free virtual = 11125

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            127  |                   127  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            127  |                   127  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 17a5a26a0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5857 ; free virtual = 11125
Phase 2.3 Global Placement Core | Checksum: 1228fafea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5857 ; free virtual = 11125
Phase 2 Global Placement | Checksum: 1228fafea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5859 ; free virtual = 11127

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11e4b7703

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11127

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cd5207a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11127

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de5c6c34

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11127

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10185f987

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5858 ; free virtual = 11127

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 197bc3859

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11121

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f8c3d669

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11121

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 82e2f85a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11121
Phase 3 Detail Placement | Checksum: 82e2f85a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5853 ; free virtual = 11121

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3abbc852

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=18.662 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: eb4d7e7d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5847 ; free virtual = 11115
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d7bd323c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5847 ; free virtual = 11115
Phase 4.1.1.1 BUFG Insertion | Checksum: 3abbc852

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5847 ; free virtual = 11115
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.662. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5847 ; free virtual = 11115
Phase 4.1 Post Commit Optimization | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5847 ; free virtual = 11115

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11116

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11116
Phase 4.3 Placer Reporting | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11116

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11116

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11116
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 80edfe61

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11116
Ending Placer Task | Checksum: 760ebe1c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11116
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5860 ; free virtual = 11128
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5837 ; free virtual = 11117
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/canda_spi_adc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file canda_spi_adc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5850 ; free virtual = 11121
INFO: [runtcl-4] Executing : report_utilization -file canda_spi_adc_utilization_placed.rpt -pb canda_spi_adc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file canda_spi_adc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5854 ; free virtual = 11126
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5796 ; free virtual = 11079
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/canda_spi_adc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 79b30b5 ConstDB: 0 ShapeSum: 6e738d67 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5704 ; free virtual = 10979
Post Restoration Checksum: NetGraph: 717af188 NumContArr: 39dbdb7e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5707 ; free virtual = 10982

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10966

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10966
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f8f3bfc2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5682 ; free virtual = 10957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.596 | TNS=0.000  | WHS=-0.377 | THS=-51.597|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ccba5e81

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5682 ; free virtual = 10957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.596 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ccba5e81

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5682 ; free virtual = 10957
Phase 2 Router Initialization | Checksum: 12d4bcdf3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5682 ; free virtual = 10957

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0790879 %
  Global Horizontal Routing Utilization  = 0.078735 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8535
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8358
  Number of Partially Routed Nets     = 177
  Number of Node Overlaps             = 321


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12d4bcdf3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5680 ; free virtual = 10955
Phase 3 Initial Routing | Checksum: 224f4c573

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5682 ; free virtual = 10957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.509 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957
Phase 4 Rip-up And Reroute | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957
Phase 5 Delay and Skew Optimization | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.576 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957
Phase 6 Post Hold Fix | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.84709 %
  Global Horizontal Routing Utilization  = 2.3981 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10957

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5681 ; free virtual = 10956

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21e02b571

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5680 ; free virtual = 10956

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=18.576 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21e02b571

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5680 ; free virtual = 10956
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5698 ; free virtual = 10974

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2926.039 ; gain = 0.000 ; free physical = 5698 ; free virtual = 10974
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2930.949 ; gain = 2.969 ; free physical = 5672 ; free virtual = 10962
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/canda_spi_adc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spi_adc_drc_routed.rpt -pb canda_spi_adc_drc_routed.pb -rpx canda_spi_adc_drc_routed.rpx
Command: report_drc -file canda_spi_adc_drc_routed.rpt -pb canda_spi_adc_drc_routed.pb -rpx canda_spi_adc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/canda_spi_adc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file canda_spi_adc_methodology_drc_routed.rpt -pb canda_spi_adc_methodology_drc_routed.pb -rpx canda_spi_adc_methodology_drc_routed.rpx
Command: report_methodology -file canda_spi_adc_methodology_drc_routed.rpt -pb canda_spi_adc_methodology_drc_routed.pb -rpx canda_spi_adc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/canda_spi_adc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file canda_spi_adc_power_routed.rpt -pb canda_spi_adc_power_summary_routed.pb -rpx canda_spi_adc_power_routed.rpx
Command: report_power -file canda_spi_adc_power_routed.rpt -pb canda_spi_adc_power_summary_routed.pb -rpx canda_spi_adc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file canda_spi_adc_route_status.rpt -pb canda_spi_adc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file canda_spi_adc_timing_summary_routed.rpt -pb canda_spi_adc_timing_summary_routed.pb -rpx canda_spi_adc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file canda_spi_adc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file canda_spi_adc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file canda_spi_adc_bus_skew_routed.rpt -pb canda_spi_adc_bus_skew_routed.pb -rpx canda_spi_adc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force canda_spi_adc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/eth_type_rx__0 is a gated clock net sourced by a combinational pin ETH2_RX/eth_type_rx_reg[15]_i_1__0/O, cell ETH2_RX/eth_type_rx_reg[15]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/rx_udp_dlen is a gated clock net sourced by a combinational pin ETH2_RX/rx_udp_dlen_reg[15]_i_1/O, cell ETH2_RX/rx_udp_dlen_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_arp_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_arp_t_reg_i_2__0/O, cell ETH2_RX/set_arp_t_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_pkt25701_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_pkt25701_t_reg_i_2/O, cell ETH2_RX/set_pkt25701_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/eth_type_rx__0 is a gated clock net sourced by a combinational pin rx1_pkt/eth_type_rx_reg[15]_i_1/O, cell rx1_pkt/eth_type_rx_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_oper__0 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_oper_reg_i_1/O, cell rx1_pkt/set_arp_oper_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_t_reg_i_2/O, cell rx1_pkt/set_arp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_icmp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_icmp_t_reg_i_2/O, cell rx1_pkt/set_icmp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 56 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 32 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9467008 bits.
Writing bitstream ./canda_spi_adc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 09:19:44 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3309.648 ; gain = 317.129 ; free physical = 5628 ; free virtual = 10917
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 09:19:44 2021...

*** Running vivado
    with args -log canda_spi_adc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source canda_spi_adc.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source canda_spi_adc.tcl -notrace
Command: open_checkpoint canda_spi_adc_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2326.242 ; gain = 3.969 ; free physical = 6094 ; free virtual = 11382
INFO: [Device 21-403] Loading part xc7a35tftg256-2
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2328.371 ; gain = 0.000 ; free physical = 6573 ; free virtual = 11861
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2461.023 ; gain = 5.938 ; free physical = 6009 ; free virtual = 11303
Restored from archive | CPU: 0.600000 secs | Memory: 11.428070 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2461.023 ; gain = 5.938 ; free physical = 6009 ; free virtual = 11303
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.023 ; gain = 0.000 ; free physical = 6009 ; free virtual = 11303
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2461.023 ; gain = 146.688 ; free physical = 6009 ; free virtual = 11303
Command: write_bitstream -force canda_spi_adc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/eth_type_rx__0 is a gated clock net sourced by a combinational pin ETH2_RX/eth_type_rx_reg[15]_i_1__0/O, cell ETH2_RX/eth_type_rx_reg[15]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/rx_udp_dlen is a gated clock net sourced by a combinational pin ETH2_RX/rx_udp_dlen_reg[15]_i_1/O, cell ETH2_RX/rx_udp_dlen_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_arp_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_arp_t_reg_i_2__0/O, cell ETH2_RX/set_arp_t_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_pkt25701_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_pkt25701_t_reg_i_2/O, cell ETH2_RX/set_pkt25701_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/eth_type_rx__0 is a gated clock net sourced by a combinational pin rx1_pkt/eth_type_rx_reg[15]_i_1/O, cell rx1_pkt/eth_type_rx_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_oper__0 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_oper_reg_i_1/O, cell rx1_pkt/set_arp_oper_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_t_reg_i_2/O, cell rx1_pkt/set_arp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_icmp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_icmp_t_reg_i_2/O, cell rx1_pkt/set_icmp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 56 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 32 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9467008 bits.
Writing bitstream ./canda_spi_adc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 09:22:41 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2933.816 ; gain = 472.793 ; free physical = 5948 ; free virtual = 11224
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 09:22:41 2021...

*** Running vivado
    with args -log canda_spi_adc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source canda_spi_adc.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source canda_spi_adc.tcl -notrace
Command: link_design -top canda_spi_adc -part xc7a35tftg256-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.dcp' for cell 'FIFO_ETH2_RX_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.dcp' for cell 'FIFO_PKT2_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.dcp' for cell 'fifo_1k_eth2'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.dcp' for cell 'pll_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2340.305 ; gain = 0.000 ; free physical = 6136 ; free virtual = 11597
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2508.031 ; gain = 143.828 ; free physical = 5660 ; free virtual = 11122
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.srcs/constrs_1/new/maket_op.xdc]
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.srcs/constrs_1/new/maket_op.xdc]
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_ADC/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25701/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.031 ; gain = 0.000 ; free physical = 5667 ; free virtual = 11129
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2508.031 ; gain = 167.840 ; free physical = 5667 ; free virtual = 11129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2540.047 ; gain = 32.016 ; free physical = 5660 ; free virtual = 11122

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 188875446

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2540.047 ; gain = 0.000 ; free physical = 5658 ; free virtual = 11120

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12aa0b32b

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5482 ; free virtual = 10943
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f43ef4aa

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5482 ; free virtual = 10943
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14837f012

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5481 ; free virtual = 10943
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells
INFO: [Opt 31-1021] In phase Sweep, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14837f012

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5479 ; free virtual = 10941
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14837f012

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5479 ; free virtual = 10941
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14837f012

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5479 ; free virtual = 10941
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              47  |                                             47  |
|  Constant propagation         |               0  |               0  |                                             36  |
|  Sweep                        |               0  |             100  |                                             92  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             50  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5479 ; free virtual = 10940
Ending Logic Optimization Task | Checksum: d6ebce77

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2668.047 ; gain = 0.000 ; free physical = 5479 ; free virtual = 10940

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 11 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 1a9df36c5

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2915.031 ; gain = 0.000 ; free physical = 5459 ; free virtual = 10920
Ending Power Optimization Task | Checksum: 1a9df36c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2915.031 ; gain = 246.984 ; free physical = 5467 ; free virtual = 10929

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a9df36c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2915.031 ; gain = 0.000 ; free physical = 5467 ; free virtual = 10929

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2915.031 ; gain = 0.000 ; free physical = 5467 ; free virtual = 10929
Ending Netlist Obfuscation Task | Checksum: 1da5df0bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2915.031 ; gain = 0.000 ; free physical = 5467 ; free virtual = 10929
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2915.031 ; gain = 407.000 ; free physical = 5467 ; free virtual = 10929
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.031 ; gain = 0.000 ; free physical = 5464 ; free virtual = 10928
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.runs/impl_1/canda_spi_adc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spi_adc_drc_opted.rpt -pb canda_spi_adc_drc_opted.pb -rpx canda_spi_adc_drc_opted.rpx
Command: report_drc -file canda_spi_adc_drc_opted.rpt -pb canda_spi_adc_drc_opted.pb -rpx canda_spi_adc_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.runs/impl_1/canda_spi_adc_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5408 ; free virtual = 10870
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1223109dc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5408 ; free virtual = 10870
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5408 ; free virtual = 10870

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7ce5856

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5434 ; free virtual = 10899

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b37b897e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5445 ; free virtual = 10909

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b37b897e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5445 ; free virtual = 10909
Phase 1 Placer Initialization | Checksum: b37b897e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5445 ; free virtual = 10909

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13d153c83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5439 ; free virtual = 10904

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 179bae0d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5439 ; free virtual = 10903

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 281 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 127 nets or cells. Created 0 new cell, deleted 127 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5422 ; free virtual = 10884

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            127  |                   127  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            127  |                   127  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 17a5a26a0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5422 ; free virtual = 10884
Phase 2.3 Global Placement Core | Checksum: 1228fafea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5421 ; free virtual = 10883
Phase 2 Global Placement | Checksum: 1228fafea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5422 ; free virtual = 10884

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11e4b7703

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5422 ; free virtual = 10884

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cd5207a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5422 ; free virtual = 10884

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de5c6c34

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5422 ; free virtual = 10884

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10185f987

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5422 ; free virtual = 10884

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 197bc3859

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10869

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f8c3d669

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10869

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 82e2f85a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10869
Phase 3 Detail Placement | Checksum: 82e2f85a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10869

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3abbc852

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=18.662 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: eb4d7e7d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5403 ; free virtual = 10865
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d7bd323c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864
Phase 4.1.1.1 BUFG Insertion | Checksum: 3abbc852

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.662. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864
Phase 4.1 Post Commit Optimization | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864
Phase 4.3 Placer Reporting | Checksum: 2a6f8ba1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 80edfe61

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864
Ending Placer Task | Checksum: 760ebe1c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5402 ; free virtual = 10864
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5414 ; free virtual = 10876
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5391 ; free virtual = 10866
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.runs/impl_1/canda_spi_adc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file canda_spi_adc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5407 ; free virtual = 10869
INFO: [runtcl-4] Executing : report_utilization -file canda_spi_adc_utilization_placed.rpt -pb canda_spi_adc_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file canda_spi_adc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5413 ; free virtual = 10874
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5364 ; free virtual = 10840
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.runs/impl_1/canda_spi_adc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 79b30b5 ConstDB: 0 ShapeSum: 6e738d67 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5263 ; free virtual = 10725
Post Restoration Checksum: NetGraph: 717af188 NumContArr: 39dbdb7e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5264 ; free virtual = 10726

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10711

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ab56cd06

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10711
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f8f3bfc2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10710
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.596 | TNS=0.000  | WHS=-0.377 | THS=-51.597|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1ccba5e81

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5249 ; free virtual = 10711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.596 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ccba5e81

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5249 ; free virtual = 10711
Phase 2 Router Initialization | Checksum: 12d4bcdf3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5249 ; free virtual = 10711

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0790879 %
  Global Horizontal Routing Utilization  = 0.078735 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8535
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8358
  Number of Partially Routed Nets     = 177
  Number of Node Overlaps             = 321


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12d4bcdf3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5246 ; free virtual = 10708
Phase 3 Initial Routing | Checksum: 224f4c573

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5247 ; free virtual = 10710

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.509 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10711
Phase 4 Rip-up And Reroute | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10711

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10711

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10711
Phase 5 Delay and Skew Optimization | Checksum: 1acd1d6a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10711

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10710
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.576 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10710
Phase 6 Post Hold Fix | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10710

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.84709 %
  Global Horizontal Routing Utilization  = 2.3981 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10710

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f56f94b9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5246 ; free virtual = 10709

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21e02b571

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5246 ; free virtual = 10708

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=18.576 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21e02b571

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10710
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5265 ; free virtual = 10727

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2926.047 ; gain = 0.000 ; free physical = 5265 ; free virtual = 10727
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2927.027 ; gain = 0.000 ; free physical = 5239 ; free virtual = 10716
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.runs/impl_1/canda_spi_adc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spi_adc_drc_routed.rpt -pb canda_spi_adc_drc_routed.pb -rpx canda_spi_adc_drc_routed.rpx
Command: report_drc -file canda_spi_adc_drc_routed.rpt -pb canda_spi_adc_drc_routed.pb -rpx canda_spi_adc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.runs/impl_1/canda_spi_adc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file canda_spi_adc_methodology_drc_routed.rpt -pb canda_spi_adc_methodology_drc_routed.pb -rpx canda_spi_adc_methodology_drc_routed.rpx
Command: report_methodology -file canda_spi_adc_methodology_drc_routed.rpt -pb canda_spi_adc_methodology_drc_routed.pb -rpx canda_spi_adc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/master/FPGA_proj/CANDA_SPI_ADC/canda_spi_adc.runs/impl_1/canda_spi_adc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file canda_spi_adc_power_routed.rpt -pb canda_spi_adc_power_summary_routed.pb -rpx canda_spi_adc_power_routed.rpx
Command: report_power -file canda_spi_adc_power_routed.rpt -pb canda_spi_adc_power_summary_routed.pb -rpx canda_spi_adc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file canda_spi_adc_route_status.rpt -pb canda_spi_adc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file canda_spi_adc_timing_summary_routed.rpt -pb canda_spi_adc_timing_summary_routed.pb -rpx canda_spi_adc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file canda_spi_adc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file canda_spi_adc_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file canda_spi_adc_bus_skew_routed.rpt -pb canda_spi_adc_bus_skew_routed.pb -rpx canda_spi_adc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force canda_spi_adc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/eth_type_rx__0 is a gated clock net sourced by a combinational pin ETH2_RX/eth_type_rx_reg[15]_i_1__0/O, cell ETH2_RX/eth_type_rx_reg[15]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/rx_udp_dlen is a gated clock net sourced by a combinational pin ETH2_RX/rx_udp_dlen_reg[15]_i_1/O, cell ETH2_RX/rx_udp_dlen_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_arp_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_arp_t_reg_i_2__0/O, cell ETH2_RX/set_arp_t_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_pkt25701_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_pkt25701_t_reg_i_2/O, cell ETH2_RX/set_pkt25701_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/eth_type_rx__0 is a gated clock net sourced by a combinational pin rx1_pkt/eth_type_rx_reg[15]_i_1/O, cell rx1_pkt/eth_type_rx_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_oper__0 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_oper_reg_i_1/O, cell rx1_pkt/set_arp_oper_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_t_reg_i_2/O, cell rx1_pkt/set_arp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_icmp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_icmp_t_reg_i_2/O, cell rx1_pkt/set_icmp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 56 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 32 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9467008 bits.
Writing bitstream ./canda_spi_adc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3307.758 ; gain = 316.160 ; free physical = 5179 ; free virtual = 10545
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 10:00:07 2021...
