// Seed: 3795814519
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri module_0,
    input tri0 id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    input tri0 id_9,
    output wire id_10,
    output tri0 id_11,
    input wire id_12,
    input wor id_13,
    input wire id_14
);
  wire id_16, id_17;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wire id_6,
    output wand id_7,
    output supply0 id_8,
    output tri1 id_9,
    output uwire id_10,
    output wand id_11,
    input supply0 id_12
    , id_27,
    input tri0 id_13,
    output tri id_14,
    input tri1 id_15
    , id_28,
    input tri1 id_16,
    input tri1 id_17,
    input tri id_18,
    output wire id_19,
    output wor id_20,
    input tri1 id_21,
    output supply1 id_22,
    output wor id_23,
    output wire id_24,
    input supply0 id_25
);
  wire id_29;
  assign id_14 = id_18;
  module_0(
      id_8, id_5, id_20, id_20, id_18, id_2, id_3, id_6, id_13, id_3, id_22, id_20, id_5, id_5, id_5
  );
endmodule
