verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/3cbc" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/f0b6/hdl/verilog" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0127/hdl/verilog" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/ec67/hdl" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_lmb_bram_0/sim/Block_Diagram_UART_Lite_lmb_bram_0.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_microblaze_0_xlconcat_0/sim/Block_Diagram_UART_Lite_microblaze_0_xlconcat_0.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_clk_wiz_1_0/Block_Diagram_UART_Lite_clk_wiz_1_0.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_util_vector_logic_0_0/sim/Block_Diagram_UART_Lite_util_vector_logic_0_0.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_xlconstant_0_0/sim/Block_Diagram_UART_Lite_xlconstant_0_0.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_40d4_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/3cbc" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/f0b6/hdl/verilog" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0127/hdl/verilog" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/ec67/hdl" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_40d4_arinsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_40d4_rinsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_40d4_awinsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_40d4_winsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_40d4_binsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_40d4_aroutsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_40d4_routsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_40d4_awoutsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_40d4_woutsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_40d4_boutsw_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_40d4_arni_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_40d4_rni_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_40d4_awni_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_40d4_wni_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_40d4_bni_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_40d4_s00mmu_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_40d4_s00tr_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_40d4_s00sic_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_40d4_s00a2s_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_40d4_sarn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_40d4_srn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_40d4_sawn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_40d4_swn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_40d4_sbn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_40d4_m00s2a_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_40d4_m00arn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_40d4_m00rn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_40d4_m00awn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_40d4_m00wn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_40d4_m00bn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_40d4_m00e_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_40d4_m01s2a_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_40d4_m01arn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_40d4_m01rn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_40d4_m01awn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_40d4_m01wn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_40d4_m01bn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_39/sim/bd_40d4_m01e_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_40/sim/bd_40d4_m02s2a_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_41/sim/bd_40d4_m02arn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_42/sim/bd_40d4_m02rn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_43/sim/bd_40d4_m02awn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_44/sim/bd_40d4_m02wn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_45/sim/bd_40d4_m02bn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_46/sim/bd_40d4_m02e_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_47/sim/bd_40d4_m03s2a_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_48/sim/bd_40d4_m03arn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_49/sim/bd_40d4_m03rn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_50/sim/bd_40d4_m03awn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_51/sim/bd_40d4_m03wn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_52/sim/bd_40d4_m03bn_0.sv" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/ip/ip_53/sim/bd_40d4_m03e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/3cbc" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/f0b6/hdl/verilog" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/0127/hdl/verilog" --include "../../../../Acquire_UART_Lite.gen/sources_1/bd/Block_Diagram_UART_Lite/ipshared/ec67/hdl" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/bd_0/sim/bd_40d4.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_smartconnect_0_0/sim/Block_Diagram_UART_Lite_smartconnect_0_0.v" \
"../../../bd/Block_Diagram_UART_Lite/ip/Block_Diagram_UART_Lite_xlconcat_0_0/sim/Block_Diagram_UART_Lite_xlconcat_0_0.v" \
"../../../bd/Block_Diagram_UART_Lite/sim/Block_Diagram_UART_Lite.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
