<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="/home/artti/Desktop/finn_sources/hls_sources/finn_feeder_chiplet.cpp:38:18" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="ext_mem" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_42_3.load.6" OrigAccess-DebugLoc="/home/artti/Desktop/finn_sources/hls_sources/finn_feeder_chiplet.cpp:38:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="/home/artti/Desktop/finn_sources/hls_sources/finn_feeder_chiplet.cpp:52:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="done_irq" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="for.inc18.store.9" OrigAccess-DebugLoc="/home/artti/Desktop/finn_sources/hls_sources/finn_feeder_chiplet.cpp:52:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonSimpleMemoryAccessMissed" src_info="/home/artti/Desktop/finn_sources/hls_sources/finn_feeder_chiplet.cpp:31:19" msg_id="214-227" msg_severity="INFO" msg_body="Volatile or Atomic access cannot be transformed" resolution="214-227" BundleName="gmem" VarName="done_irq" ParentFunc="finn_feeder_chiplet(hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;8&gt;, 0ul, 0ul, 0ul, (unsigned char)0, false&gt;, 0&gt;&amp;, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int, bool volatile*)" OrigID="VITIS_LOOP_36_2.store.2" OrigAccess-DebugLoc="/home/artti/Desktop/finn_sources/hls_sources/finn_feeder_chiplet.cpp:31:19" OrigDirection="write"/>
</VitisHLS:BurstInfo>

