{"version":"1.0.0","info":[["/home/enjou/work/assignment/rtl/adder.v",[[[[["m_adder",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_64",[[1,2],[1,33]],[[1,15],[1,33]],["m_adder"],["port","input"]],["i_adderOperand2_64",[[2,2],[2,33]],[[2,15],[2,33]],["m_adder"],["port","input"]],["i_cIn_1",[[3,2],[3,18]],[[3,11],[3,18]],["m_adder"],["port","input"]],["o_adderSum_64",[[4,2],[4,28]],[[4,15],[4,28]],["m_adder"],["port","output"]],["o_cOut_1",[[5,2],[5,19]],[[5,11],[5,19]],["m_adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,32]],[[7,18],[7,32]],["m_adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,32]],[[8,18],[8,32]],["m_adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,29]],[[9,18],[9,29]],["m_adder"],["variable","reg"]],["w_0inCIn_16",[[10,1],[10,25]],[[10,14],[10,25]],["m_adder"],["variable","reg"]],["w_1inCIn_16",[[11,1],[11,25]],[[11,14],[11,25]],["m_adder"],["variable","reg"]],["w_cIn_16",[[12,1],[12,22]],[[12,14],[12,22]],["m_adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["m_adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["m_adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["m_adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["m_adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["m_adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder32.v",[[[[["Adder",[[0,0],[6,2]],[[0,7],[0,12]],[],["module"]],[[["i_adderOperand1_32",[[1,2],[1,33]],[[1,15],[1,33]],["Adder"],["port","input"]],["i_adderOperand2_32",[[2,2],[2,33]],[[2,15],[2,33]],["Adder"],["port","input"]],["i_cIn_1",[[3,2],[3,18]],[[3,11],[3,18]],["Adder"],["port","input"]],["o_adderSum_32",[[4,2],[4,28]],[[4,15],[4,28]],["Adder"],["port","output"]],["o_cOut_1",[[5,2],[5,19]],[[5,11],[5,19]],["Adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,31]],[[7,17],[7,31]],["Adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,31]],[[8,17],[8,31]],["Adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,28]],[[9,17],[9,28]],["Adder"],["variable","reg"]],["w_0inCIn_8",[[10,1],[10,23]],[[10,13],[10,23]],["Adder"],["variable","reg"]],["w_1inCIn_8",[[11,1],[11,23]],[[11,13],[11,23]],["Adder"],["variable","reg"]],["w_cIn_8",[[12,1],[12,20]],[[12,13],[12,20]],["Adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["Adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["Adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["Adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["Adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["Adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder4.v",[[[[["m_adder4",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[[["i_cIn_1",[[1,2],[1,17]],[[1,10],[1,17]],["m_adder4"],["port","input"]],["i_adderOperand1_4",[[2,2],[2,32]],[[2,15],[2,32]],["m_adder4"],["port","input"]],["i_adderOperand2_4",[[3,2],[3,32]],[[3,15],[3,32]],["m_adder4"],["port","input"]],["o_adderResult_4",[[4,2],[4,30]],[[4,15],[4,30]],["m_adder4"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["m_adder4"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/alu.v",[[[[["alu",[[10,0],[24,2]],[[10,7],[10,10]],[],["module"]],[[["PC",[[11,1],[11,17]],[[11,15],[11,17]],["alu"],["port","input"]],["i_ALUControl_12",[[14,1],[14,30]],[[14,15],[14,30]],["alu"],["port","input"]],["i_ALUOperand1_32",[[15,1],[15,31]],[[15,15],[15,31]],["alu"],["port","input"]],["i_ALUOperand2_32",[[16,1],[16,31]],[[16,15],[16,31]],["alu"],["port","input"]],["o_JumpBranchAddr_32",[[19,1],[19,34]],[[19,15],[19,34]],["alu"],["port","output"]],["o_PCPlus4_32",[[20,1],[20,27]],[[20,15],[20,27]],["alu"],["port","output"]],["o_ALUResult_32",[[23,1],[23,29]],[[23,15],[23,29]],["alu"],["port","output"]],["ADD",[[27,1],[27,9]],[[27,6],[27,9]],["alu"],["variable","wire"]],["PC4",[[27,1],[27,15]],[[27,12],[27,15]],["alu"],["variable","ADD"]],["SUB",[[27,1],[27,21]],[[27,18],[27,21]],["alu"],["variable","PC4"]],["SLT",[[27,1],[27,27]],[[27,24],[27,27]],["alu"],["variable","SUB"]],["SLTU",[[27,1],[28,7]],[[28,3],[28,7]],["alu"],["variable","SLT"]],["AND",[[27,1],[28,12]],[[28,9],[28,12]],["alu"],["variable","SLTU"]],["OR",[[27,1],[28,17]],[[28,15],[28,17]],["alu"],["variable","AND"]],["XOR",[[27,1],[28,23]],[[28,20],[28,23]],["alu"],["variable","OR"]],["SLL",[[27,1],[29,6]],[[29,3],[29,6]],["alu"],["variable","XOR"]],["SRL",[[27,1],[29,12]],[[29,9],[29,12]],["alu"],["variable","SLL"]],["SRA",[[27,1],[29,18]],[[29,15],[29,18]],["alu"],["variable","SRL"]],["LUI",[[27,1],[29,24]],[[29,21],[29,24]],["alu"],["variable","SRA"]],["AddSubResult",[[49,1],[49,25]],[[49,13],[49,25]],["alu"],["variable","wire"]],["AdderOperand2",[[50,1],[50,26]],[[50,13],[50,26]],["alu"],["variable","wire"]],["PC4Result",[[65,1],[65,22]],[[65,13],[65,22]],["alu"],["variable","wire"]],["SLTResult",[[70,1],[70,22]],[[70,13],[70,22]],["alu"],["variable","wire"]],["SLTUResult",[[71,1],[71,23]],[[71,13],[71,23]],["alu"],["variable","wire"]],["SLTOperand1",[[72,1],[72,24]],[[72,13],[72,24]],["alu"],["variable","wire"]],["SLTOperand2",[[73,1],[73,24]],[[73,13],[73,24]],["alu"],["variable","wire"]],["Operand1Small",[[74,1],[74,20]],[[74,7],[74,20]],["alu"],["variable","wire"]],["Operand2Small",[[75,1],[75,20]],[[75,7],[75,20]],["alu"],["variable","wire"]],["Comparator1",[[83,1],[88,2]],[[83,18],[83,29]],["alu"],["instance","Comparator_32bit"]],["Comparator2",[[90,1],[95,2]],[[90,18],[90,29]],["alu"],["instance","Comparator_32bit"]],["ANDResult",[[102,1],[102,22]],[[102,13],[102,22]],["alu"],["variable","wire"]],["ORResult",[[107,1],[107,21]],[[107,13],[107,21]],["alu"],["variable","wire"]],["XORResult",[[112,1],[112,22]],[[112,13],[112,22]],["alu"],["variable","wire"]],["SLLResult",[[117,1],[117,22]],[[117,13],[117,22]],["alu"],["variable","wire"]],["SRLResult",[[122,1],[122,22]],[[122,13],[122,22]],["alu"],["variable","wire"]],["SRAResult",[[127,1],[127,22]],[[127,13],[127,22]],["alu"],["variable","wire"]],["LUIResult",[[132,1],[132,22]],[[132,13],[132,22]],["alu"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Comparator_32bit.v",[[[[["Comparator_32bit",[[12,0],[17,12]],[[12,7],[12,23]],[],["module"]],[[["m",[[13,6],[13,20]],[[13,19],[13,20]],["Comparator_32bit"],["port","input"]],["n",[[14,6],[14,20]],[[14,19],[14,20]],["Comparator_32bit"],["port","input"]],["equal",[[15,6],[15,18]],[[15,13],[15,18]],["Comparator_32bit"],["port","input"]],["result",[[16,6],[16,19]],[[16,13],[16,19]],["Comparator_32bit"],["port","output"]],["s_temp",[[19,3],[19,20]],[[19,14],[19,20]],["Comparator_32bit"],["variable","wire"]],["out",[[20,3],[20,17]],[[20,14],[20,17]],["Comparator_32bit"],["variable","wire"]],["d31",[[55,3],[55,54]],[[55,17],[55,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d30",[[56,3],[56,54]],[[56,17],[56,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d29",[[57,3],[57,54]],[[57,17],[57,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d28",[[58,3],[58,54]],[[58,17],[58,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d27",[[59,3],[59,54]],[[59,17],[59,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d26",[[60,3],[60,54]],[[60,17],[60,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d25",[[61,3],[61,54]],[[61,17],[61,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d24",[[62,3],[62,54]],[[62,17],[62,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d23",[[63,3],[63,54]],[[63,17],[63,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d22",[[64,3],[64,54]],[[64,17],[64,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d21",[[65,3],[65,54]],[[65,17],[65,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d20",[[66,3],[66,54]],[[66,17],[66,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d19",[[67,3],[67,54]],[[67,17],[67,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d18",[[68,3],[68,54]],[[68,17],[68,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d17",[[69,3],[69,54]],[[69,17],[69,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d16",[[70,3],[70,54]],[[70,17],[70,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d15",[[71,3],[71,54]],[[71,17],[71,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d14",[[72,3],[72,54]],[[72,17],[72,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d13",[[73,3],[73,54]],[[73,17],[73,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d12",[[74,3],[74,54]],[[74,17],[74,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d11",[[75,3],[75,54]],[[75,17],[75,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d10",[[76,3],[76,53]],[[76,17],[76,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d9",[[77,3],[77,49]],[[77,17],[77,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d8",[[78,3],[78,49]],[[78,17],[78,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d7",[[79,3],[79,49]],[[79,17],[79,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d6",[[80,3],[80,49]],[[80,17],[80,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d5",[[81,3],[81,49]],[[81,17],[81,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d4",[[82,3],[82,49]],[[82,17],[82,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d3",[[83,3],[83,49]],[[83,17],[83,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d2",[[84,3],[84,49]],[[84,17],[84,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d1",[[85,3],[85,49]],[[85,17],[85,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d0",[[86,3],[86,48]],[[86,17],[86,19]],["Comparator_32bit"],["instance","selector_2bit"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/cpu_top.v",[[[[["cpu_top",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[[["clk",[[1,1],[1,10]],[[1,7],[1,10]],["cpu_top"],["port","input"]],["rstn",[[2,1],[2,11]],[[2,7],[2,11]],["cpu_top"],["port","input"]],["PCPlus4",[[4,0],[4,20]],[[4,13],[4,20]],["cpu_top"],["variable","wire"]],["JumpBranchAddr",[[5,0],[5,27]],[[5,13],[5,27]],["cpu_top"],["variable","wire"]],["JumpBranch",[[6,0],[6,17]],[[6,7],[6,17]],["cpu_top"],["variable","wire"]],["PC",[[7,0],[7,15]],[[7,13],[7,15]],["cpu_top"],["variable","wire"]],["Inst",[[8,0],[8,17]],[[8,13],[8,17]],["cpu_top"],["variable","wire"]],["instfetch",[[10,0],[17,1]],[[10,10],[10,19]],["cpu_top"],["instance","instfetch"]],["IRom",[[18,0],[21,1]],[[18,15],[18,19]],["cpu_top"],["instance","dist_mem_gen_1"]],["GRFReadAddr1",[[22,0],[22,24]],[[22,12],[22,24]],["cpu_top"],["variable","wire"]],["GRFReadAddr2",[[23,0],[23,24]],[[23,12],[23,24]],["cpu_top"],["variable","wire"]],["GRFWriteAddr",[[24,0],[24,24]],[[24,12],[24,24]],["cpu_top"],["variable","wire"]],["GRFReadData1",[[25,0],[25,24]],[[25,12],[25,24]],["cpu_top"],["variable","wire"]],["GRFReadData2",[[26,0],[26,24]],[[26,12],[26,24]],["cpu_top"],["variable","wire"]],["GRFWen",[[27,0],[27,12]],[[27,6],[27,12]],["cpu_top"],["variable","wire"]],["ALUControl",[[28,0],[28,22]],[[28,12],[28,22]],["cpu_top"],["variable","wire"]],["ALUOperand1",[[29,0],[29,23]],[[29,12],[29,23]],["cpu_top"],["variable","wire"]],["ALUOperand2",[[30,0],[30,23]],[[30,12],[30,23]],["cpu_top"],["variable","wire"]],["Load",[[31,0],[31,10]],[[31,6],[31,10]],["cpu_top"],["variable","wire"]],["Store",[[32,0],[32,11]],[[32,6],[32,11]],["cpu_top"],["variable","wire"]],["LoadUnsigned",[[33,0],[33,18]],[[33,6],[33,18]],["cpu_top"],["variable","wire"]],["LoadStoreWidth",[[34,0],[34,26]],[[34,12],[34,26]],["cpu_top"],["variable","wire"]],["StoreData",[[35,0],[35,21]],[[35,12],[35,21]],["cpu_top"],["variable","wire"]],["JumpBranchType",[[36,0],[36,26]],[[36,12],[36,26]],["cpu_top"],["variable","wire"]],["CompareSrc1",[[37,0],[37,23]],[[37,12],[37,23]],["cpu_top"],["variable","wire"]],["CompareSrc2",[[38,0],[38,23]],[[38,12],[38,23]],["cpu_top"],["variable","wire"]],["UnsignedCMP",[[39,0],[39,17]],[[39,6],[39,17]],["cpu_top"],["variable","wire"]],["decode",[[41,0],[62,1]],[[41,7],[41,13]],["cpu_top"],["instance","decode"]],["ALUResult",[[64,0],[64,21]],[[64,12],[64,21]],["cpu_top"],["variable","wire"]],["alu",[[65,0],[73,1]],[[65,4],[65,7]],["cpu_top"],["instance","alu"]],["JumpBranchControl",[[75,0],[81,1]],[[75,18],[75,35]],["cpu_top"],["instance","JumpBranchControl"]],["MemoryLoadData",[[83,0],[83,26]],[[83,12],[83,26]],["cpu_top"],["variable","wire"]],["MemoryStoreData",[[84,0],[84,27]],[[84,12],[84,27]],["cpu_top"],["variable","wire"]],["MemoryAddr",[[85,0],[85,22]],[[85,12],[85,22]],["cpu_top"],["variable","wire"]],["MemoryWriteEnable",[[86,0],[86,23]],[[86,6],[86,23]],["cpu_top"],["variable","wire"]],["GRFWriteData",[[87,0],[87,24]],[[87,12],[87,24]],["cpu_top"],["variable","wire"]],["memory",[[89,0],[101,1]],[[89,7],[89,13]],["cpu_top"],["instance","memory"]],["DRam",[[103,0],[109,1]],[[103,15],[103,19]],["cpu_top"],["instance","dist_mem_gen_0"]],["regfile",[[111,0],[121,1]],[[111,8],[111,15]],["cpu_top"],["instance","regfile"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/decode.v",[[[[["decode",[[11,0],[41,2]],[[11,7],[11,13]],[],["module"]],[[["PC",[[12,4],[12,22]],[[12,20],[12,22]],["decode"],["port","input"]],["Inst",[[13,4],[13,24]],[[13,20],[13,24]],["decode"],["port","input"]],["o_GRFReadAddr1_5",[[16,4],[16,36]],[[16,20],[16,36]],["decode"],["port","output"]],["o_GRFReadAddr2_5",[[17,4],[17,36]],[[17,20],[17,36]],["decode"],["port","output"]],["i_GRFReadData1_32",[[18,4],[18,37]],[[18,20],[18,37]],["decode"],["port","input"]],["i_GRFReadData2_32",[[19,4],[19,37]],[[19,20],[19,37]],["decode"],["port","input"]],["o_GRFWriteAddr_5",[[21,1],[21,31]],[[21,15],[21,31]],["decode"],["port","output"]],["o_GRFWen_1",[[22,1],[22,20]],[[22,10],[22,20]],["decode"],["port","output"]],["o_ALUControl_12",[[25,1],[25,30]],[[25,15],[25,30]],["decode"],["port","output"]],["o_ALUOperand1_32",[[26,1],[26,32]],[[26,16],[26,32]],["decode"],["port","output"]],["o_ALUOperand2_32",[[27,1],[27,32]],[[27,16],[27,32]],["decode"],["port","output"]],["o_Load_1",[[30,1],[30,18]],[[30,10],[30,18]],["decode"],["port","output"]],["o_Store_1",[[31,1],[31,19]],[[31,10],[31,19]],["decode"],["port","output"]],["o_LoadUnsigned_1",[[32,1],[32,26]],[[32,10],[32,26]],["decode"],["port","output"]],["o_LoadStoreWidth_2",[[33,1],[33,33]],[[33,15],[33,33]],["decode"],["port","output"]],["o_StoreData_32",[[34,1],[34,30]],[[34,16],[34,30]],["decode"],["port","output"]],["o_JumpBranchType_8",[[37,1],[37,33]],[[37,15],[37,33]],["decode"],["port","output"]],["o_CompareSrc1_32",[[38,1],[38,31]],[[38,15],[38,31]],["decode"],["port","output"]],["o_CompareSrc2_32",[[39,1],[39,31]],[[39,15],[39,31]],["decode"],["port","output"]],["o_UnsignedCMP_1",[[40,1],[40,25]],[[40,10],[40,25]],["decode"],["port","output"]],["funct7",[[45,4],[45,22]],[[45,16],[45,22]],["decode"],["variable","wire"]],["funct3",[[46,4],[46,22]],[[46,16],[46,22]],["decode"],["variable","wire"]],["funct12",[[47,4],[47,23]],[[47,16],[47,23]],["decode"],["variable","wire"]],["rs2",[[48,4],[48,19]],[[48,16],[48,19]],["decode"],["variable","wire"]],["rs1",[[49,4],[49,19]],[[49,16],[49,19]],["decode"],["variable","wire"]],["rd",[[50,4],[50,18]],[[50,16],[50,18]],["decode"],["variable","wire"]],["opcode",[[51,4],[51,22]],[[51,16],[51,22]],["decode"],["variable","wire"]],["imm20",[[52,1],[52,18]],[[52,13],[52,18]],["decode"],["variable","wire"]],["imm12",[[53,4],[53,21]],[[53,16],[53,21]],["decode"],["variable","wire"]],["imm12_B",[[54,1],[54,20]],[[54,13],[54,20]],["decode"],["variable","wire"]],["imm7",[[55,1],[55,17]],[[55,13],[55,17]],["decode"],["variable","wire"]],["imm5",[[56,1],[56,17]],[[56,13],[56,17]],["decode"],["variable","wire"]],["U_imm",[[57,4],[57,21]],[[57,16],[57,21]],["decode"],["variable","wire"]],["Inst_ADDI",[[80,4],[80,18]],[[80,9],[80,18]],["decode"],["variable","wire"]],["Inst_SLTI",[[80,4],[80,30]],[[80,21],[80,30]],["decode"],["variable","Inst_ADDI"]],["Inst_SLTIU",[[80,4],[80,43]],[[80,33],[80,43]],["decode"],["variable","Inst_SLTI"]],["Inst_ANDI",[[80,4],[80,54]],[[80,45],[80,54]],["decode"],["variable","Inst_SLTIU"]],["Inst_ORI",[[80,4],[81,17]],[[81,9],[81,17]],["decode"],["variable","Inst_ANDI"]],["Inst_XORI",[[80,4],[81,30]],[[81,21],[81,30]],["decode"],["variable","Inst_ORI"]],["Inst_SLLI",[[82,4],[82,18]],[[82,9],[82,18]],["decode"],["variable","wire"]],["Inst_SRLI",[[82,4],[82,30]],[[82,21],[82,30]],["decode"],["variable","Inst_SLLI"]],["Inst_SRAI",[[82,4],[82,42]],[[82,33],[82,42]],["decode"],["variable","Inst_SRLI"]],["Inst_LUI",[[82,4],[82,53]],[[82,45],[82,53]],["decode"],["variable","Inst_SRAI"]],["Inst_AUIPC",[[82,4],[83,19]],[[83,9],[83,19]],["decode"],["variable","Inst_LUI"]],["Inst_ADD",[[86,4],[86,17]],[[86,9],[86,17]],["decode"],["variable","wire"]],["Inst_SLT",[[86,4],[86,29]],[[86,21],[86,29]],["decode"],["variable","Inst_ADD"]],["Inst_SLTU",[[86,4],[86,42]],[[86,33],[86,42]],["decode"],["variable","Inst_SLT"]],["Inst_AND",[[86,4],[86,53]],[[86,45],[86,53]],["decode"],["variable","Inst_SLTU"]],["Inst_OR",[[86,4],[87,16]],[[87,9],[87,16]],["decode"],["variable","Inst_AND"]],["Inst_XOR",[[86,4],[87,29]],[[87,21],[87,29]],["decode"],["variable","Inst_OR"]],["Inst_SLL",[[86,4],[87,41]],[[87,33],[87,41]],["decode"],["variable","Inst_XOR"]],["Inst_SRL",[[86,4],[87,53]],[[87,45],[87,53]],["decode"],["variable","Inst_SLL"]],["Inst_SUB",[[86,4],[88,17]],[[88,9],[88,17]],["decode"],["variable","Inst_SRL"]],["Inst_SRA",[[86,4],[88,29]],[[88,21],[88,29]],["decode"],["variable","Inst_SUB"]],["Inst_JAL",[[93,4],[93,17]],[[93,9],[93,17]],["decode"],["variable","wire"]],["Inst_JALR",[[93,4],[93,30]],[[93,21],[93,30]],["decode"],["variable","Inst_JAL"]],["Inst_BEQ",[[96,4],[96,17]],[[96,9],[96,17]],["decode"],["variable","wire"]],["Inst_BNE",[[96,4],[96,29]],[[96,21],[96,29]],["decode"],["variable","Inst_BEQ"]],["Inst_BLT",[[96,4],[96,39]],[[96,31],[96,39]],["decode"],["variable","Inst_BNE"]],["Inst_BLTU",[[96,4],[96,50]],[[96,41],[96,50]],["decode"],["variable","Inst_BLT"]],["Inst_BGE",[[96,4],[97,11]],[[97,3],[97,11]],["decode"],["variable","Inst_BLTU"]],["Inst_BGEU",[[96,4],[97,24]],[[97,15],[97,24]],["decode"],["variable","Inst_BGE"]],["Inst_LB",[[101,4],[101,16]],[[101,9],[101,16]],["decode"],["variable","wire"]],["Inst_LH",[[101,4],[101,28]],[[101,21],[101,28]],["decode"],["variable","Inst_LB"]],["Inst_LW",[[101,4],[101,40]],[[101,33],[101,40]],["decode"],["variable","Inst_LH"]],["Inst_LBU",[[101,4],[101,53]],[[101,45],[101,53]],["decode"],["variable","Inst_LW"]],["Inst_LHU",[[101,4],[102,17]],[[102,9],[102,17]],["decode"],["variable","Inst_LBU"]],["Inst_SB",[[101,4],[102,28]],[[102,21],[102,28]],["decode"],["variable","Inst_LHU"]],["Inst_SH",[[101,4],[102,40]],[[102,33],[102,40]],["decode"],["variable","Inst_SB"]],["Inst_SW",[[101,4],[102,52]],[[102,45],[102,52]],["decode"],["variable","Inst_SH"]],["Inst_FENCE",[[105,4],[105,19]],[[105,9],[105,19]],["decode"],["variable","wire"]],["Inst_FENCETSO",[[105,4],[105,34]],[[105,21],[105,34]],["decode"],["variable","Inst_FENCE"]],["Inst_PAUSE",[[108,4],[108,19]],[[108,9],[108,19]],["decode"],["variable","wire"]],["Inst_ECALL",[[108,4],[108,31]],[[108,21],[108,31]],["decode"],["variable","Inst_PAUSE"]],["Inst_EBREAK",[[108,4],[108,44]],[[108,33],[108,44]],["decode"],["variable","Inst_ECALL"]],["R_Type",[[180,4],[180,15]],[[180,9],[180,15]],["decode"],["variable","wire"]],["I_Type",[[181,4],[181,15]],[[181,9],[181,15]],["decode"],["variable","wire"]],["S_Type",[[182,4],[182,15]],[[182,9],[182,15]],["decode"],["variable","wire"]],["B_Type",[[183,4],[183,15]],[[183,9],[183,15]],["decode"],["variable","wire"]],["U_Type",[[184,4],[184,15]],[[184,9],[184,15]],["decode"],["variable","wire"]],["J_Type",[[185,4],[185,15]],[[185,9],[185,15]],["decode"],["variable","wire"]],["ADD",[[208,1],[208,9]],[[208,6],[208,9]],["decode"],["variable","wire"]],["SUB",[[208,1],[208,15]],[[208,12],[208,15]],["decode"],["variable","ADD"]],["SLT",[[208,1],[208,21]],[[208,18],[208,21]],["decode"],["variable","SUB"]],["SLTU",[[208,1],[208,28]],[[208,24],[208,28]],["decode"],["variable","SLT"]],["AND",[[208,1],[209,6]],[[209,3],[209,6]],["decode"],["variable","SLTU"]],["OR",[[208,1],[209,11]],[[209,9],[209,11]],["decode"],["variable","AND"]],["XOR",[[208,1],[209,17]],[[209,14],[209,17]],["decode"],["variable","OR"]],["SLL",[[208,1],[209,23]],[[209,20],[209,23]],["decode"],["variable","XOR"]],["SRL",[[208,1],[210,6]],[[210,3],[210,6]],["decode"],["variable","SLL"]],["SRA",[[208,1],[210,12]],[[210,9],[210,12]],["decode"],["variable","SRL"]],["LUI",[[208,1],[210,18]],[[210,15],[210,18]],["decode"],["variable","SRA"]],["PC4",[[208,1],[210,24]],[[210,21],[210,24]],["decode"],["variable","LUI"]],["WithRS2",[[241,1],[241,14]],[[241,7],[241,14]],["decode"],["variable","wire"]],["WithImm",[[241,1],[241,24]],[[241,17],[241,24]],["decode"],["variable","WithRS2"]],["LoadStoreWidth",[[248,1],[248,26]],[[248,12],[248,26]],["decode"],["variable","wire"]],["Load",[[249,1],[249,11]],[[249,7],[249,11]],["decode"],["variable","wire"]],["Store",[[250,1],[250,12]],[[250,7],[250,12]],["decode"],["variable","wire"]],["LoadUnsigned",[[251,1],[251,19]],[[251,7],[251,19]],["decode"],["variable","wire"]],["UnsignedCMP",[[262,1],[262,17]],[[262,6],[262,17]],["decode"],["variable","wire"]],["Operand1PC",[[267,1],[267,16]],[[267,6],[267,16]],["decode"],["variable","wire"]],["imm_32",[[277,1],[277,19]],[[277,13],[277,19]],["decode"],["variable","wire"]],["ALUControl",[[278,1],[278,23]],[[278,13],[278,23]],["decode"],["variable","wire"]],["ALUOperand1",[[279,1],[279,24]],[[279,13],[279,24]],["decode"],["variable","wire"]],["ALUOperand2",[[280,1],[280,24]],[[280,13],[280,24]],["decode"],["variable","wire"]],["GRF_Wen",[[281,1],[281,14]],[[281,7],[281,14]],["decode"],["variable","wire"]],["JumpBranchType",[[282,1],[282,27]],[[282,13],[282,27]],["decode"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/instfetch.v",[[[[["instfetch",[[0,0],[21,2]],[[0,7],[0,16]],[],["module"]],[[["clk",[[1,1],[1,12]],[[1,9],[1,12]],["instfetch"],["port","input"]],["rstn",[[2,1],[2,13]],[[2,9],[2,13]],["instfetch"],["port","input"]],["i_PCPlus4_32",[[5,1],[5,26]],[[5,14],[5,26]],["instfetch"],["port","input"]],["i_JumpBranchAddr_32",[[6,1],[6,33]],[[6,14],[6,33]],["instfetch"],["port","input"]],["i_JumpBranch_1",[[9,1],[9,23]],[[9,9],[9,23]],["instfetch"],["port","input"]],["o_NextPC_32",[[12,1],[12,25]],[[12,14],[12,25]],["instfetch"],["port","output"]],["i_NextInst_32",[[15,1],[15,27]],[[15,14],[15,27]],["instfetch"],["port","input"]],["o_PC_32",[[18,1],[18,21]],[[18,14],[18,21]],["instfetch"],["port","output"]],["o_Inst_32",[[19,1],[19,23]],[[19,14],[19,23]],["instfetch"],["port","output"]],["PC",[[23,0],[23,13]],[[23,11],[23,13]],["instfetch"],["variable","reg"]],["Inst",[[24,0],[24,15]],[[24,11],[24,15]],["instfetch"],["variable","reg"]],["NextPC",[[26,0],[26,17]],[[26,11],[26,17]],["instfetch"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/IRom.v",[[[[["IRom",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[[["addr",[[1,4],[1,28]],[[1,24],[1,28]],["IRom"],["port","input"]],["inst",[[2,4],[2,28]],[[2,24],[2,28]],["IRom"],["port","reg"]],["inst_rom",[[5,4],[5,29]],[[5,15],[5,23]],["IRom"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/JumpBranchControl.v",[[[[["JumpBranchControl",[[0,0],[6,2]],[[0,7],[0,24]],[],["module"]],[[["i_UnsignedCMP_1",[[1,2],[1,25]],[[1,10],[1,25]],["JumpBranchControl"],["port","input"]],["i_JumpCode_8",[[2,2],[2,28]],[[2,16],[2,28]],["JumpBranchControl"],["port","input"]],["i_CompareSrc1_32",[[3,2],[3,32]],[[3,16],[3,32]],["JumpBranchControl"],["port","input"]],["i_CompareSrc2_32",[[4,2],[4,32]],[[4,16],[4,32]],["JumpBranchControl"],["port","input"]],["o_JumpBranch_1",[[5,2],[5,25]],[[5,11],[5,25]],["JumpBranchControl"],["port","output"]],["Jump",[[8,1],[8,10]],[[8,6],[8,10]],["JumpBranchControl"],["variable","wire"]],["Equal",[[8,1],[8,16]],[[8,11],[8,16]],["JumpBranchControl"],["variable","Jump"]],["GreaterOrEqual",[[8,1],[8,31]],[[8,17],[8,31]],["JumpBranchControl"],["variable","Equal"]],["CompareSrc1",[[9,1],[9,25]],[[9,14],[9,25]],["JumpBranchControl"],["variable","wire"]],["CompareSrc2",[[10,1],[10,25]],[[10,14],[10,25]],["JumpBranchControl"],["variable","wire"]],["Comparator",[[25,1],[30,2]],[[25,18],[25,28]],["JumpBranchControl"],["instance","Comparator_32bit"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/memory.v",[[[[["memory",[[0,0],[22,2]],[[0,7],[0,13]],[],["module"]],[[["i_ALUResult_32",[[3,1],[3,28]],[[3,14],[3,28]],["memory"],["port","input"]],["i_Load_1",[[6,1],[6,17]],[[6,9],[6,17]],["memory"],["port","input"]],["i_Store_1",[[7,1],[7,18]],[[7,9],[7,18]],["memory"],["port","input"]],["i_LoadUnsigned_1",[[8,1],[8,25]],[[8,9],[8,25]],["memory"],["port","input"]],["i_LoadStoreWidth_2",[[9,1],[9,32]],[[9,14],[9,32]],["memory"],["port","input"]],["i_StoreData_32",[[10,1],[10,28]],[[10,14],[10,28]],["memory"],["port","input"]],["i_MemoryLoadData_32",[[13,1],[13,33]],[[13,14],[13,33]],["memory"],["port","input"]],["o_MemoryStoreData_32",[[16,1],[16,34]],[[16,14],[16,34]],["memory"],["port","output"]],["o_MemoryAddr_32",[[17,1],[17,29]],[[17,14],[17,29]],["memory"],["port","output"]],["o_MemoryWriteEnable_1",[[18,1],[18,31]],[[18,10],[18,31]],["memory"],["port","output"]],["o_GRFWriteData_32",[[21,1],[21,31]],[[21,14],[21,31]],["memory"],["port","output"]],["SW",[[24,0],[24,7]],[[24,5],[24,7]],["memory"],["variable","wire"]],["SH",[[24,0],[24,10]],[[24,8],[24,10]],["memory"],["variable","SW"]],["SB",[[24,0],[24,13]],[[24,11],[24,13]],["memory"],["variable","SH"]],["LW",[[24,0],[24,16]],[[24,14],[24,16]],["memory"],["variable","SB"]],["LH",[[24,0],[24,19]],[[24,17],[24,19]],["memory"],["variable","LW"]],["LB",[[24,0],[24,22]],[[24,20],[24,22]],["memory"],["variable","LH"]],["SHData",[[25,0],[25,19]],[[25,13],[25,19]],["memory"],["variable","wire"]],["SBData",[[26,0],[26,19]],[[26,13],[26,19]],["memory"],["variable","wire"]],["LHData",[[27,0],[27,19]],[[27,13],[27,19]],["memory"],["variable","wire"]],["LBData",[[28,0],[28,19]],[[28,13],[28,19]],["memory"],["variable","wire"]],["DataWriteToGRF",[[29,0],[29,27]],[[29,13],[29,27]],["memory"],["variable","wire"]],["DataWriteToMem",[[30,0],[30,27]],[[30,13],[30,27]],["memory"],["variable","wire"]],["LoadData",[[31,0],[31,21]],[[31,13],[31,21]],["memory"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/regfile.v",[[[[["regfile",[[9,0],[25,2]],[[9,7],[9,14]],[],["module"]],[[["clk",[[12,4],[12,27]],[[12,24],[12,27]],["regfile"],["port","input"]],["rstn",[[13,1],[13,14]],[[13,10],[13,14]],["regfile"],["port","input"]],["i_wen",[[16,4],[16,29]],[[16,24],[16,29]],["regfile"],["port","input"]],["i_waddr_5",[[17,4],[17,33]],[[17,24],[17,33]],["regfile"],["port","input"]],["i_wdata_32",[[18,4],[18,34]],[[18,24],[18,34]],["regfile"],["port","input"]],["i_raddr1_5",[[21,4],[21,34]],[[21,24],[21,34]],["regfile"],["port","input"]],["i_raddr2_5",[[22,4],[22,34]],[[22,24],[22,34]],["regfile"],["port","input"]],["o_rdata1_32",[[23,4],[23,35]],[[23,24],[23,35]],["regfile"],["port","output"]],["o_rdata2_32",[[24,4],[24,35]],[[24,24],[24,35]],["regfile"],["port","output"]],["i",[[26,1],[26,10]],[[26,9],[26,10]],["regfile"],["variable","integer"]],["rf",[[27,4],[27,23]],[[27,15],[27,17]],["regfile"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/selector_2bit.v",[[[[["selector_2bit",[[12,0],[17,11]],[[12,7],[12,20]],[],["module"]],[[["a",[[13,6],[13,13]],[[13,12],[13,13]],["selector_2bit"],["port","input"]],["b",[[14,6],[14,13]],[[14,12],[14,13]],["selector_2bit"],["port","input"]],["s",[[15,6],[15,13]],[[15,12],[15,13]],["selector_2bit"],["port","input"]],["out",[[16,6],[16,16]],[[16,13],[16,16]],["selector_2bit"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/adder.v",[[[[["m_adder",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_64",[[1,2],[1,33]],[[1,15],[1,33]],["m_adder"],["port","input"]],["i_adderOperand2_64",[[2,2],[2,33]],[[2,15],[2,33]],["m_adder"],["port","input"]],["i_cIn_1",[[3,2],[3,18]],[[3,11],[3,18]],["m_adder"],["port","input"]],["o_adderSum_64",[[4,2],[4,28]],[[4,15],[4,28]],["m_adder"],["port","output"]],["o_cOut_1",[[5,2],[5,19]],[[5,11],[5,19]],["m_adder"],["port","output"]],["w_0inTempSum_8",[[7,1],[7,31]],[[7,17],[7,31]],["m_adder"],["variable","wire"]],["w_1inTempSum_8",[[8,1],[8,31]],[[8,17],[8,31]],["m_adder"],["variable","wire"]],["w_tempSum_8",[[9,1],[9,28]],[[9,17],[9,28]],["m_adder"],["variable","wire"]],["w_0inCIn_8",[[10,1],[10,24]],[[10,14],[10,24]],["m_adder"],["variable","wire"]],["w_1inCIn_8",[[11,1],[11,24]],[[11,14],[11,24]],["m_adder"],["variable","wire"]],["w_cIn_8",[[12,1],[12,21]],[[12,14],[12,21]],["m_adder"],["variable","wire"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["m_adder"],["variable","genvar"]],["m_in0Adder8",[[17,5],[23,6]],[[17,14],[17,25]],["m_adder"],["instance","m_adder8"]],["m_in1Adder8",[[24,5],[30,6]],[[24,14],[24,25]],["m_adder"],["instance","m_adder8"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["m_adder"],["variable","integer"]],["k",[[34,1],[34,12]],[[34,11],[34,12]],["m_adder"],["variable","j"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/adder8.v",[[[[["m_adder8",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[[["i_adderOperand1_8",[[1,2],[1,25]],[[1,8],[1,25]],["m_adder8"],["port","input"]],["i_adderOperand2_8",[[2,2],[2,25]],[[2,8],[2,25]],["m_adder8"],["port","input"]],["i_cIn_1",[[3,2],[3,15]],[[3,8],[3,15]],["m_adder8"],["port","input"]],["o_adderSum_8",[[4,2],[4,21]],[[4,9],[4,21]],["m_adder8"],["port","output"]],["o_cOut_1",[[5,2],[5,17]],[[5,9],[5,17]],["m_adder8"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/Kogge_Stone_Adder.v",[[[[["m_adder",[[0,0],[6,3]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_32",[[1,1],[1,32]],[[1,14],[1,32]],["m_adder"],["port","input"]],["i_adderOperand2_32",[[2,1],[2,32]],[[2,14],[2,32]],["m_adder"],["port","input"]],["i_cIn_1",[[3,1],[3,16]],[[3,9],[3,16]],["m_adder"],["port","input"]],["o_adderSum_32",[[4,1],[4,27]],[[4,14],[4,27]],["m_adder"],["port","output"]],["o_cOut_1",[[5,1],[5,18]],[[5,10],[5,18]],["m_adder"],["port","output"]],["i",[[8,1],[9,8]],[[9,7],[9,8]],["m_adder"],["variable","genvar"]],["i_a",[[13,3],[13,31]],[[13,4],[13,7]],["m_adder"],["instance","."]],["i_b",[[13,3],[14,31]],[[14,4],[14,7]],["m_adder"],["instance","i_a"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/m_division.v",[[[[["m_division",[[12,0],[23,2]],[[12,7],[12,17]],[],["module"]],[[["clk",[[13,4],[13,25]],[[13,22],[13,25]],["m_division"],["port","input"]],["rstn",[[14,4],[14,26]],[[14,22],[14,26]],["m_division"],["port","input"]],["i_divBegin_1",[[15,4],[15,34]],[[15,22],[15,34]],["m_division"],["port","input"]],["i_mulDivSign_2",[[16,4],[16,34]],[[16,20],[16,34]],["m_division"],["port","input"]],["i_divOperand1_32",[[17,4],[17,36]],[[17,20],[17,36]],["m_division"],["port","input"]],["i_divOperand2_32",[[18,4],[18,36]],[[18,20],[18,36]],["m_division"],["port","input"]],["o_quotient_32",[[19,4],[19,33]],[[19,20],[19,33]],["m_division"],["port","output"]],["o_remainder_32",[[20,4],[20,34]],[[20,20],[20,34]],["m_division"],["port","output"]],["o_divWorking_1",[[21,4],[21,37]],[[21,23],[21,37]],["m_division"],["port","output"]],["o_divEnd_1",[[22,4],[22,33]],[[22,23],[22,33]],["m_division"],["port","output"]],["cnt",[[25,2],[25,15]],[[25,12],[25,15]],["m_division"],["variable","reg"]],["cnt_next",[[26,2],[26,21]],[[26,13],[26,21]],["m_division"],["variable","wire"]],["r_divEnd_1",[[27,2],[27,17]],[[27,7],[27,17]],["m_division"],["variable","reg"]],["x_",[[28,2],[28,15]],[[28,13],[28,15]],["m_division"],["variable","reg"]],["y_",[[28,2],[28,18]],[[28,16],[28,18]],["m_division"],["variable","x_"]],["y1",[[28,2],[28,21]],[[28,19],[28,21]],["m_division"],["variable","y_"]],["y2",[[28,2],[28,25]],[[28,23],[28,25]],["m_division"],["variable","y1"]],["y3",[[28,2],[28,29]],[[28,27],[28,29]],["m_division"],["variable","y2"]],["y4",[[28,2],[28,32]],[[28,30],[28,32]],["m_division"],["variable","y3"]],["y5",[[28,2],[28,35]],[[28,33],[28,35]],["m_division"],["variable","y4"]],["y6",[[28,2],[28,38]],[[28,36],[28,38]],["m_division"],["variable","y5"]],["y7",[[28,2],[28,41]],[[28,39],[28,41]],["m_division"],["variable","y6"]],["y8",[[28,2],[28,44]],[[28,42],[28,44]],["m_division"],["variable","y7"]],["y9",[[28,2],[28,47]],[[28,45],[28,47]],["m_division"],["variable","y8"]],["yA",[[28,2],[28,50]],[[28,48],[28,50]],["m_division"],["variable","y9"]],["yB",[[28,2],[28,53]],[[28,51],[28,53]],["m_division"],["variable","yA"]],["yC",[[28,2],[28,56]],[[28,54],[28,56]],["m_division"],["variable","yB"]],["yD",[[28,2],[28,59]],[[28,57],[28,59]],["m_division"],["variable","yC"]],["yE",[[28,2],[28,62]],[[28,60],[28,62]],["m_division"],["variable","yD"]],["yF",[[28,2],[28,65]],[[28,63],[28,65]],["m_division"],["variable","yE"]],["quot",[[29,2],[29,17]],[[29,13],[29,17]],["m_division"],["variable","reg"]],["sign_s",[[30,2],[30,12]],[[30,6],[30,12]],["m_division"],["variable","reg"]],["sign_r",[[30,2],[30,20]],[[30,14],[30,20]],["m_division"],["variable","sign_s"]],["div_signed",[[31,2],[31,37]],[[31,7],[31,17]],["m_division"],["variable","wire"]],["xx",[[32,2],[32,95]],[[32,14],[32,16]],["m_division"],["variable","wire"]],["yx",[[33,2],[33,95]],[[33,14],[33,16]],["m_division"],["variable","wire"]],["y1_wire",[[34,2],[34,41]],[[34,14],[34,21]],["m_division"],["variable","wire"]],["sub1_res",[[35,2],[35,22]],[[35,14],[35,22]],["m_division"],["variable","wire"]],["sub2_res",[[36,2],[36,22]],[[36,14],[36,22]],["m_division"],["variable","wire"]],["sub3_res",[[37,2],[37,22]],[[37,14],[37,22]],["m_division"],["variable","wire"]],["sub4_res",[[38,2],[38,22]],[[38,14],[38,22]],["m_division"],["variable","wire"]],["sub5_res",[[39,2],[39,22]],[[39,14],[39,22]],["m_division"],["variable","wire"]],["sub6_res",[[40,2],[40,22]],[[40,14],[40,22]],["m_division"],["variable","wire"]],["sub7_res",[[41,2],[41,22]],[[41,14],[41,22]],["m_division"],["variable","wire"]],["sub8_res",[[42,2],[42,22]],[[42,14],[42,22]],["m_division"],["variable","wire"]],["sub9_res",[[43,2],[43,22]],[[43,14],[43,22]],["m_division"],["variable","wire"]],["subA_res",[[44,2],[44,22]],[[44,14],[44,22]],["m_division"],["variable","wire"]],["subB_res",[[45,2],[45,22]],[[45,14],[45,22]],["m_division"],["variable","wire"]],["subC_res",[[46,2],[46,22]],[[46,14],[46,22]],["m_division"],["variable","wire"]],["subD_res",[[47,2],[47,22]],[[47,14],[47,22]],["m_division"],["variable","wire"]],["subE_res",[[48,2],[48,22]],[[48,14],[48,22]],["m_division"],["variable","wire"]],["subF_res",[[49,2],[49,22]],[[49,14],[49,22]],["m_division"],["variable","wire"]],["working",[[50,2],[50,28]],[[50,7],[50,14]],["m_division"],["variable","wire"]],["cresult",[[51,2],[51,14]],[[51,7],[51,14]],["m_division"],["variable","wire"]],["c1",[[58,2],[58,37]],[[58,20],[58,22]],["m_division"],["instance","Comparator_8bit_1"]],["w_signedQuotient_32",[[147,4],[147,35]],[[147,16],[147,35]],["m_division"],["variable","wire"]],["w_signedRemainder_32",[[148,4],[148,36]],[[148,16],[148,36]],["m_division"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/m_multiply.v",[[[[["m_multiply",[[1,0],[11,2]],[[1,7],[1,17]],[],["module"]],[[["clk",[[2,4],[2,27]],[[2,24],[2,27]],["m_multiply"],["port","input"]],["rstn",[[3,4],[3,28]],[[3,24],[3,28]],["m_multiply"],["port","input"]],["i_mulBegin_1",[[4,4],[4,36]],[[4,24],[4,36]],["m_multiply"],["port","input"]],["i_mulOperand1_32",[[5,4],[5,40]],[[5,24],[5,40]],["m_multiply"],["port","input"]],["i_mulOperand2_32",[[6,4],[6,40]],[[6,24],[6,40]],["m_multiply"],["port","input"]],["i_mulDivSign_2",[[7,4],[7,38]],[[7,24],[7,38]],["m_multiply"],["port","input"]],["o_product_64",[[8,4],[8,36]],[[8,24],[8,36]],["m_multiply"],["port","output"]],["o_mulWorking_1",[[9,4],[9,38]],[[9,24],[9,38]],["m_multiply"],["port","output"]],["o_mulEnd_1",[[10,4],[10,34]],[[10,24],[10,34]],["m_multiply"],["port","output"]],["r_cnt_4",[[13,4],[13,21]],[[13,14],[13,21]],["m_multiply"],["variable","reg"]],["w_cntNext_4",[[14,4],[14,26]],[[14,15],[14,26]],["m_multiply"],["variable","wire"]],["r_product_64",[[16,4],[16,27]],[[16,15],[16,27]],["m_multiply"],["variable","reg"]],["w_product_64",[[17,4],[17,28]],[[17,16],[17,28]],["m_multiply"],["variable","wire"]],["w_partOperand_4",[[18,4],[18,30]],[[18,15],[18,30]],["m_multiply"],["variable","wire"]],["w_partProduct_36",[[19,4],[19,32]],[[19,16],[19,32]],["m_multiply"],["variable","wire"]],["w_operand1_32",[[21,4],[21,29]],[[21,16],[21,29]],["m_multiply"],["variable","wire"]],["w_operand2_32",[[22,4],[22,29]],[[22,16],[22,29]],["m_multiply"],["variable","wire"]],["w_productNeg_1",[[24,4],[24,23]],[[24,9],[24,23]],["m_multiply"],["variable","wire"]],["w_cntEqu8_1",[[26,4],[26,20]],[[26,9],[26,20]],["m_multiply"],["variable","wire"]],["m_adder",[[53,4],[59,3]],[[53,12],[53,19]],["m_multiply"],["instance","m_adder"]]]]]]],null,0]]]}