```verilog
module signal_generator (
    input wire clk,
    input wire rst_n,
    output reg [4:0] wave
);

reg state; // 0 for incrementing, 1 for decrementing

always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin
        state <= 0;
        wave <= 0;
    end else begin
        case (state)
            0: begin // Increment mode
                if (wave < 31) begin
                    wave <= wave + 1;
                end else begin
                    state <= 1; // Switch to decrement mode
                end
            end
            1: begin // Decrement mode
                if (wave > 0) begin
                    wave <= wave - 1;
                end else begin
                    state <= 0; // Switch to increment mode
                end
            end
        endcase
    end
end

endmodule
```