xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Users/mhaya/vivado/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Users/mhaya/vivado/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Users/mhaya/vivado/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_0_sim_netlist.v,verilog,xil_defaultlib,../../../../../ip/fifo_generator_0/fifo_generator_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
