<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Updating ZipCPU files</title>
  <meta name="description" content="Several of you have asked me, following theZipCPU ISA introductionarticle,to present instructions for building and trying out theZipCPU for yourselves.I woul...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/blog/2018/01/22/formal-progress.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Updating ZipCPU files</h1>
    <p class="post-meta"><time datetime="2018-01-22T00:00:00-05:00" itemprop="datePublished">Jan 22, 2018</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>Several of you have asked me, following the
<a href="/zipcpu/2018/01/01/zipcpu-isa.html">ZipCPU ISA introduction</a>
article,
to present instructions for building and trying out the
<a href="/about/zipcpu.html">ZipCPU</a> for yourselves.
I would like to do that.  Indeed, I’m planning on it.  If the Lord is willing,
this will be my next article.  If I get stuck along the way and it takes too
long to get there, then I might just pause and describe a <a href="https://github.com/ZipCPU/interpolation/blob/master/rtl/quadratic/quadinterp.v">quadratic
interpolator</a>
first, but if the Lord remains willing we’ll still get there.</p>

<p>This week, however, I’ve gotten stuck into the “just-one-more” (fill in the
blank) change loop.  Most of these changes have centered around
<a href="/blog/2017/10/19/formal-intro.html">formal verifying</a>
that the various components of the
<a href="/about/zipcpu.html">ZipCPU</a>
works as designed.</p>

<p>At first the task was easy–I just started building
<a href="/blog/2017/10/19/formal-intro.html">formal verification</a>
proofs for the little components within the
<a href="/about/zipcpu.html">ZipCPU</a>–you know, the peripherals that
just <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/zipcounter.v">count
instructions</a>,
or the one that justs <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/zipcounter.v">counts down to zero and then creates an
interrupt</a>.
In each case, I’ve gotten to the point where I think I’m ready to post the
“here’s how to get started article”, and I think to myself, “Just one more
proof.”
I mean, how hard can a <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/ziptimer.v">simple
timer</a>
be, for example?</p>

<p>Well, that <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/ziptimer.v">simple timer</a>
was harder to
<a href="/blog/2017/10/19/formal-intro.html">formally verify</a>
than I expected.</p>

<p>Then, after I wrote up the chart below, things started to become a challenge.
Surely I could
<a href="/blog/2017/10/19/formal-intro.html">formally verify</a> the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/wbdmac.v">DMA controller</a>, right?
I wouldn’t want to present the
<a href="/about/zipcpu.html">ZipCPU</a> to others if there was a subtle
bug within the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/wbdmac.v">DMA
controller</a> that
<a href="/blog/2017/10/19/formal-intro.html">formal methods</a>
could find, right?
The <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/wbdmac.v">DMA
controller</a>,
I told myself, should be easy: I’ve already put together the set of <a href="/zipcpu/2017/11/07/wb-formal.html">formal
Wishbone properties</a>
necessary to make certain it works, the hard work has been done, right?</p>

<p>One day later, I have a <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/wbdmac.v">wonderful
proof</a>
that my <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/wbdmac.v">DMA
controller</a>
works, but I’m no closer to writing the getting started article.
Of course, it didn’t help that I adjusted how I expressed the
<a href="/zipcpu/2017/11/07/wb-formal.html">wishbone properties</a>,
and so other components–notably the (yet to be integrated)
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/zipmmu.v">MMU</a>
had to be adjusted to work with this new property description as well …</p>

<p>However, with everyone of these projects, I’m getting closer and closer to
being able to <a href="/blog/2017/10/19/formal-intro.html">formally
verify</a>
the <em>entire <a href="/about/zipcpu.html">CPU</a></em>.  Even further, I
intended to do a full proof, including not only bounded model checking but
induction as well.</p>

<p>Just so you see how far I’ve gotten, here’s a list of the RTL components
in the <a href="https://github.com/ZipCPU/zipcpu">ZipCPU</a> project,
together with whether or not I’ve managed to finish
<a href="/blog/2017/10/19/formal-intro.html">formally verifying</a>
the component or not.</p>

<table class="bordered-table">
  <thead>
    <tr>
      <th>Project</th>
      <th>Component</th>
      <th>Purpose</th>
      <th>Status</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/zipcpu">ZipCPU</a></td>
      <td> </td>
      <td> </td>
      <td> </td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/prefetch.v">prefetch</a></td>
      <td>Single Insn Prefetch</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/dblfetch.v">dblfetch</a></td>
      <td>Two Insn Pipelined Prefetch</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/pfcache.v">pfcache</a></td>
      <td>Prefetch and integrated instruction cache</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/idecode.v">idecode</a></td>
      <td>Instruction decoder</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/div.v">div</a></td>
      <td>Divide module</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/memops.v">memops</a></td>
      <td>Memory Interface Module</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/pipemem.v">pipemem</a></td>
      <td>Memory Module, supporting pipelined mem access</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/icontrol.v">icontrol</a></td>
      <td>Interrupt controller</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/zipjiffies.v">zipjiffies</a></td>
      <td>I/O Scheduling peripheral</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/zipcounter.v">zipcounter</a></td>
      <td>Performance counter</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/ziptimer.v">ziptimer</a></td>
      <td>Count-down timer</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/wbdmac.v">wbdmac</a></td>
      <td>CPU DMA Controller</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/zipmmu.v">zipmmu</a></td>
      <td>External MMU peripheral</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/ex/busdelay.v">busdelay</a></td>
      <td>A timing saving bus delay</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/ex/wbpriarbiter.v">wbpriarbiter</a></td>
      <td>A wishbone priority arbiter</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/ex/wbdblpriarb.v">wbdblpriarb</a></td>
      <td>A priority arbiter for a pair of shared wishbone interfaces</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/cpuops.v">cpuops</a></td>
      <td>ALU component</td>
      <td>(Not started)</td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">zipcpu</a></td>
      <td>Master CPU controller</td>
      <td>(Not started)</td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/zipbones.v">zipbones</a></td>
      <td>CPU Container</td>
      <td>(Not started)</td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/zipsystem.v">zipsystem</a></td>
      <td>CPU Container with Peripherals</td>
      <td>(Not started)</td>
    </tr>
  </tbody>
</table>

<table align="center" style="float: right"><caption>Fig 1. Components of a ZipSystem</caption><tr><td><img src="/img/zipsystem.svg" alt="" width="420" /></td></tr></table>
<p>Pictorially, you can see most of these components in the diagram of the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/zipsystem.v">ZipSystem</a>
shown to the right in Fig 1.  I’ve proven all of the
peripheral components shown in boxes on the right, as well as all of the
sub-components within the CPU in the yellow box on the left.  (The
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a>
still doesn’t have an FPU component, and the
<a href="/zipcpu/2017/08/11/simple-alu.html">ALU</a> was forgotten
when I initially built the table above.) The large yellow box on the left
that is the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a>
within the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/zipsystem.v">ZipSystem</a>
still remains to be proven, as does the area with
the blue background known as the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/zipsystem.v">ZipSystem</a>.
However, I’m getting a lot closer–having now proved all but one of the
components within these two aggregate components.</p>

<p>Indeed, if you just judge from the table (and figure) above, I’ve got the
entire
<a href="/about/zipcpu.html">CPU</a> periphery proven, just not the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">core module</a>
itself or the two container modules–the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipsystem.v">zipsystem</a>,
or the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipbones.v">zipbones</a>.
As for the <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">main CPU
component</a>,
I’ve started working on it–but haven’t tried it to see how far I could
get.  My biggest fear there is that there’s some pipeline bug still lying
dormant within the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/core/zipcpu.v">CPU</a>
that I will only discover via
<a href="/blog/2017/10/19/formal-intro.html">formal verification</a>.</p>

<p>I’ve certainly found several subtle bugs along the way.  For example, just
the right sequence of commands and the <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/wbdmac.v">DMA
controller</a>
would try to initiate a bus transaction of zero length–violating a primary
assertion.  As another example, that <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/ziptimer.v">simple count-down
timer</a>
would “break” if just the right series of commands were given to it.  Or worse,
the (soon to be integrated)
<a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/peripherals/zipmmu.v">MMU</a>
component would sometimes place the last physical page address on the bus
instead of the one appropriate for the current bus request.</p>

<p>I’m hoping to present these proven components here on
<a href="https://zipcpu.com/">this blog</a> in time.  If
you are interested in the proofs before then, you should be able to find some
of those proofs in the development branch of the
<a href="https://github.com/ZipCPU/zipcpu/tree/dev">ZipCPU repository</a>, otherwise feel
free to write if you don’t find what you are looking for.  It will take
me some time to integrate these components and then to write the
<a href="/about/zipcpu.html">ZipCPU</a>
getting started “how-to” instructions, since I want to make certain that
the test benches within the <a href="https://github.com/ZipCPU/zipcpu/tree/dev">ZipCPU
repository</a>
still work (I think I broke one or two), that the <a href="https://github.com/ZipCPU/zbasic/blob/master/sw/board/cputest.c">CPU
test</a>
within the <a href="https://github.com/ZipCPU/zbasic">ZBasic repository</a>
continues to work, as well as making certain that the
<a href="/about/zipcpu.html">CPU</a>
still builds within both <a href="https://www.xilinx.com">Xilinx</a>’s
<a href="https://www.xilinx.com/products/design-tools/ise-design-suite.html">ISE</a>
(i.e. the <a href="https://github.com/ZipCPU/xulalx25soc">XuLA2-LX25 SoC repository</a>)
and <a href="https://www.xilinx.com/products/design-tools/vivado.html">Vivado</a>
(i.e. either the <a href="https://github.com/ZipCPU/videozip">VideoZip</a>
or the <a href="https://github.com/ZipCPU/openarty">OpenArty</a> repository).</p>

<p>Getting these components to build for five separate synthesis engines,
<a href="https://veripool.org/wiki/verilator">Verilator</a>,
<a href="http://www.clifford.at/yosys/">yosys</a>,
<a href="https://www.xilinx.com/products/design-tools/ise-design-suite.html">ISE</a>,
<a href="https://www.xilinx.com/products/design-tools/vivado.html">Vivado</a>, and (now
hopefully)
<a href="https://www.altera.com/products/design-software/fpga-design/quartus-prime/overview.html">Quartus</a>,
has become such a hassle, that I’ve asked among my friends in the
<a href="https://openrisc.io">OpenRISC</a>
world for some ideas to help, and I’ve been told that
<a href="https://github.com/olofk/fusesoc">FuseSoC</a>
can handle testing builds for all of these different synthesis tools
with one configuration.  I think I’m going to need to try that.</p>

<h2 id="other-components">Other Components</h2>

<p>I’ve also slowly been
<a href="/blog/2017/10/19/formal-intro.html">formally verifying</a>
many of the peripherals I’ve been working with.  Below, therefore, are some
other important components that I’ve managed to
<a href="/blog/2017/10/19/formal-intro.html">formally verify</a> as
well:</p>

<table class="bordered-table">
  <thead>
    <tr>
      <th>Project</th>
      <th>Component</th>
      <th>Purpose</th>
      <th>Status</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/xulalx25soc">XuLA2-LX25</a></td>
      <td><a href="https://github.com/ZipCPU/xulalx25soc/blob/master/rtl/wbsdram.v">wbsdram</a></td>
      <td>SDRAM controller</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/wb2axip">wb2axip</a></td>
      <td><a href="https://github.com/ZipCPU/wb2axip/blob/master/rtl/wbm2axisp.v">wbm2axip</a></td>
      <td>Pipelined WB to AXI converter</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/vgasim">vgasim</a></td>
      <td><a href="https://github.com/ZipCPU/vgasim/blob/master/rtl/llvga.v">llvga</a></td>
      <td>Low-level VGA Controller</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/wbpmic">wbpmic</a></td>
      <td><a href="https://github.com/ZipCPU/wbpmic/blob/master/rtl/wbsmpladc.v">wbsmpladc</a></td>
      <td>Simple WB A/D Controller</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/wbpmic/blob/master/rtl/smplfifo.v">smplfifo</a></td>
      <td>A/D Converter’s FIFO</td>
      <td><em>Proven</em></td>
    </tr>
    <tr>
      <td> </td>
      <td><a href="https://github.com/ZipCPU/wbpmic/blob/master/rtl/smpladc.v">smpladc</a></td>
      <td>SPI based A/D Converter</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/wbuart32">wbuart</a></td>
      <td><a href="https://github.com/ZipCPU/wbuart32/blob/master/rtl/ufifo.v">ufifo</a></td>
      <td>Generic FIFO for serial ports</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/wbuart32">wbuart</a></td>
      <td><a href="https://github.com/ZipCPU/wbuart32/blob/master/rtl/txuartlite.v">txuartlite</a></td>
      <td>Bare bones serial port transmitter</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/dspfilters">dspfilters</a></td>
      <td><a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/lfsr.v">lfsr</a></td>
      <td>Generic LFSR</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="https://github.com/ZipCPU/dspfilters">dspfilters</a></td>
      <td><a href="https://github.com/ZipCPU/dspfilters/blob/master/rtl/delayw.v">delayw</a></td>
      <td>Signal delay module</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
  <tbody>
    <tr>
      <td><a href="http://opencores.org/project,qspiflash">qspiflash</a></td>
      <td><a href="https://opencores.org/websvn,filedetails?repname=qspiflash&amp;path=%2Fqspiflash%2Ftrunk%2Frtl%2Fllqspi.v">llqspi</a></td>
      <td>Low level QSPI flash driver</td>
      <td><em>Proven</em></td>
    </tr>
  </tbody>
</table>

<p>Each of these components has a story to tell.  For example, I found the subtlest
of bugs in the <a href="https://github.com/ZipCPU/xulalx25soc/blob/master/rtl/wbsdram.v">SDRAM memory
controller</a>,
a bug that in rare cases would have caused the <a href="https://github.com/ZipCPU/xulalx25soc/blob/master/rtl/wbsdram.v">memory
controller</a>
to read or write the wrong memory address (i.e., the right column but the
wrong row).  I’ll admit, I was a bit surprised to find this, as I’ve now been
using this
<a href="https://github.com/ZipCPU/xulalx25soc/blob/master/rtl/wbsdram.v">memory controller</a>
for years now and haven’t hit that bug.  (Not all of these proofs have been
pushed to their respective repositories yet …)</p>

<p>All of the items listed above are candidates for future blog articles–both
the <a href="/about/zipcpu.html">ZipCPU</a> and its components as well
as the peripherals listed above.  Not only do I think they might be of interest
to some, but blogging about them will also give me the opportunity to clean up
the code a bit following this last mad dash to prove the
<a href="/about/zipcpu.html">ZipCPU</a>.</p>

<p>Oh, by the way, if you want to get started with the
<a href="/about/zipcpu.html">ZipCPU</a> before I write my getting
started article, you can find some <a href="/zipcpu/2017/08/23/cpu-pipeline.html">simple getting-started instructions
here</a>–just to get you
going until I write up something prettier.</p>

  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>So likewise ye, when ye shall have done all those things which are commanded you, say, We are unprofitable servants: we have done that which was our duty to do.  (Luke 17:10)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
