/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Jul 28 12:12:43 2015
 *                 Full Compile MD5 Checksum  dc72381f6e4c53f9fc2cd85dd2824399
 *                     (minus title and desc)
 *                 MD5 Checksum               1f44ec4386983e0b1b5b0c9bb743b1a0
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_UPG_MAIN_AON_IRQ_H__
#define BCHP_UPG_MAIN_AON_IRQ_H__

/***************************************************************************
 *UPG_MAIN_AON_IRQ - UPG Main AON Level 2 Interrupt Enable/Status
 ***************************************************************************/
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS         0x20417400 /* [RO] CPU interrupt Status Register */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS    0x20417404 /* [RO] CPU interrupt Mask Status Register */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET       0x20417408 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR     0x2041740c /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS         0x20417410 /* [RO] PCI interrupt Status Register */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS    0x20417414 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET       0x20417418 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR     0x2041741c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_reserved0_MASK            0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_reserved0_SHIFT           7

/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_spare_00_MASK             0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_spare_00_SHIFT            6
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_spare_00_DEFAULT          0x00000000

/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_icap_MASK                 0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_icap_SHIFT                5
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_icap_DEFAULT              0x00000000

/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_ldk_MASK                  0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_ldk_SHIFT                 4
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_ldk_DEFAULT               0x00000000

/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_gio_MASK                  0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_gio_SHIFT                 3
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_gio_DEFAULT               0x00000000

/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd3_MASK                 0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd3_SHIFT                2
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd3_DEFAULT              0x00000000

/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd2_MASK                 0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd2_SHIFT                1
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd2_DEFAULT              0x00000000

/* UPG_MAIN_AON_IRQ :: CPU_STATUS :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd1_MASK                 0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd1_SHIFT                0
#define BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS_kbd1_DEFAULT              0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_reserved0_MASK       0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_reserved0_SHIFT      7

/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_spare_00_MASK        0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_spare_00_SHIFT       6
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_spare_00_DEFAULT     0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_icap_MASK            0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_icap_SHIFT           5
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_icap_DEFAULT         0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_ldk_MASK             0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_ldk_SHIFT            4
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_ldk_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_gio_MASK             0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_gio_SHIFT            3
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_gio_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd3_MASK            0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd3_SHIFT           2
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd3_DEFAULT         0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd2_MASK            0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd2_SHIFT           1
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd2_DEFAULT         0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_STATUS :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd1_MASK            0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd1_SHIFT           0
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS_kbd1_DEFAULT         0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_reserved0_MASK          0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_reserved0_SHIFT         7

/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_spare_00_MASK           0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_spare_00_SHIFT          6
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_spare_00_DEFAULT        0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_icap_MASK               0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_icap_SHIFT              5
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_icap_DEFAULT            0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_ldk_MASK                0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_ldk_SHIFT               4
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_ldk_DEFAULT             0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_gio_MASK                0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_gio_SHIFT               3
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_gio_DEFAULT             0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd3_MASK               0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd3_SHIFT              2
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd3_DEFAULT            0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd2_MASK               0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd2_SHIFT              1
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd2_DEFAULT            0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_SET :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd1_MASK               0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd1_SHIFT              0
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_SET_kbd1_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_reserved0_MASK        0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_reserved0_SHIFT       7

/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_spare_00_MASK         0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_spare_00_SHIFT        6
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_spare_00_DEFAULT      0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_icap_MASK             0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_icap_SHIFT            5
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_icap_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_ldk_MASK              0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_ldk_SHIFT             4
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_ldk_DEFAULT           0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_gio_MASK              0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_gio_SHIFT             3
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_gio_DEFAULT           0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd3_MASK             0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd3_SHIFT            2
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd3_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd2_MASK             0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd2_SHIFT            1
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd2_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: CPU_MASK_CLEAR :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd1_MASK             0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd1_SHIFT            0
#define BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_CLEAR_kbd1_DEFAULT          0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_reserved0_MASK            0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_reserved0_SHIFT           7

/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_spare_00_MASK             0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_spare_00_SHIFT            6
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_spare_00_DEFAULT          0x00000000

/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_icap_MASK                 0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_icap_SHIFT                5
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_icap_DEFAULT              0x00000000

/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_ldk_MASK                  0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_ldk_SHIFT                 4
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_ldk_DEFAULT               0x00000000

/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_gio_MASK                  0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_gio_SHIFT                 3
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_gio_DEFAULT               0x00000000

/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd3_MASK                 0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd3_SHIFT                2
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd3_DEFAULT              0x00000000

/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd2_MASK                 0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd2_SHIFT                1
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd2_DEFAULT              0x00000000

/* UPG_MAIN_AON_IRQ :: PCI_STATUS :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd1_MASK                 0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd1_SHIFT                0
#define BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS_kbd1_DEFAULT              0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_reserved0_MASK       0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_reserved0_SHIFT      7

/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_spare_00_MASK        0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_spare_00_SHIFT       6
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_spare_00_DEFAULT     0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_icap_MASK            0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_icap_SHIFT           5
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_icap_DEFAULT         0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_ldk_MASK             0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_ldk_SHIFT            4
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_ldk_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_gio_MASK             0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_gio_SHIFT            3
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_gio_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd3_MASK            0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd3_SHIFT           2
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd3_DEFAULT         0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd2_MASK            0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd2_SHIFT           1
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd2_DEFAULT         0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_STATUS :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd1_MASK            0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd1_SHIFT           0
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS_kbd1_DEFAULT         0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_reserved0_MASK          0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_reserved0_SHIFT         7

/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_spare_00_MASK           0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_spare_00_SHIFT          6
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_spare_00_DEFAULT        0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_icap_MASK               0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_icap_SHIFT              5
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_icap_DEFAULT            0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_ldk_MASK                0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_ldk_SHIFT               4
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_ldk_DEFAULT             0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_gio_MASK                0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_gio_SHIFT               3
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_gio_DEFAULT             0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd3_MASK               0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd3_SHIFT              2
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd3_DEFAULT            0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd2_MASK               0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd2_SHIFT              1
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd2_DEFAULT            0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_SET :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd1_MASK               0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd1_SHIFT              0
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_SET_kbd1_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_reserved0_MASK        0xffffff80
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_reserved0_SHIFT       7

/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: spare_00 [06:06] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_spare_00_MASK         0x00000040
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_spare_00_SHIFT        6
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_spare_00_DEFAULT      0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: icap [05:05] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_icap_MASK             0x00000020
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_icap_SHIFT            5
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_icap_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: ldk [04:04] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_ldk_MASK              0x00000010
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_ldk_SHIFT             4
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_ldk_DEFAULT           0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: gio [03:03] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_gio_MASK              0x00000008
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_gio_SHIFT             3
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_gio_DEFAULT           0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: kbd3 [02:02] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd3_MASK             0x00000004
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd3_SHIFT            2
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd3_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: kbd2 [01:01] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd2_MASK             0x00000002
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd2_SHIFT            1
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd2_DEFAULT          0x00000001

/* UPG_MAIN_AON_IRQ :: PCI_MASK_CLEAR :: kbd1 [00:00] */
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd1_MASK             0x00000001
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd1_SHIFT            0
#define BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_CLEAR_kbd1_DEFAULT          0x00000001

#endif /* #ifndef BCHP_UPG_MAIN_AON_IRQ_H__ */

/* End of File */
