package ptx

const KERNMULRSYMM2D = `
//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Wed Aug  1 02:51:19 2012 (1343782279)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_30
.address_size 64

	.file	1 "/tmp/tmpxft_000021b4_00000000-9_kernmulrsymm2d.cpp3.i"
	.file	2 "/home/arne/src/nimble-cube/gpu/ptx/kernmulrsymm2d.cu"

.visible .entry kernmulRSymm2D(
	.param .u64 kernmulRSymm2D_param_0,
	.param .u64 kernmulRSymm2D_param_1,
	.param .u64 kernmulRSymm2D_param_2,
	.param .u64 kernmulRSymm2D_param_3,
	.param .u64 kernmulRSymm2D_param_4,
	.param .u64 kernmulRSymm2D_param_5,
	.param .u64 kernmulRSymm2D_param_6,
	.param .u32 kernmulRSymm2D_param_7,
	.param .u32 kernmulRSymm2D_param_8
)
{
	.reg .pred 	%p<5>;
	.reg .s32 	%r<39>;
	.reg .f32 	%f<25>;
	.reg .s64 	%rd<31>;


	ld.param.u64 	%rd8, [kernmulRSymm2D_param_0];
	ld.param.u64 	%rd9, [kernmulRSymm2D_param_1];
	ld.param.u64 	%rd10, [kernmulRSymm2D_param_2];
	ld.param.u64 	%rd11, [kernmulRSymm2D_param_3];
	ld.param.u64 	%rd12, [kernmulRSymm2D_param_4];
	ld.param.u64 	%rd13, [kernmulRSymm2D_param_5];
	ld.param.u64 	%rd14, [kernmulRSymm2D_param_6];
	ld.param.u32 	%r6, [kernmulRSymm2D_param_7];
	ld.param.u32 	%r7, [kernmulRSymm2D_param_8];
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd8;
	cvta.to.global.u64 	%rd4, %rd14;
	cvta.to.global.u64 	%rd5, %rd13;
	cvta.to.global.u64 	%rd6, %rd12;
	cvta.to.global.u64 	%rd7, %rd11;
	.loc 2 31 1
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	.loc 2 32 1
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r2, %r11, %r12, %r13;
	.loc 2 34 1
	setp.ge.s32 	%p1, %r2, %r7;
	setp.ge.s32 	%p2, %r1, %r6;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_5;

	.loc 2 38 1
	mad.lo.s32 	%r3, %r1, %r7, %r2;
	.loc 2 39 1
	sub.s32 	%r14, %r6, %r1;
	mad.lo.s32 	%r4, %r14, %r7, %r2;
	.loc 2 46 1
	shr.u32 	%r15, %r6, 31;
	add.s32 	%r16, %r6, %r15;
	shr.s32 	%r17, %r16, 1;
	add.s32 	%r18, %r17, 1;
	setp.gt.s32 	%p4, %r1, %r18;
	@%p4 bra 	BB0_3;

	.loc 2 50 1
	mul.wide.s32 	%rd15, %r3, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.f32 	%f24, [%rd16];
	mov.u32 	%r38, %r3;
	bra.uni 	BB0_4;

BB0_3:
	.loc 2 55 1
	mul.wide.s32 	%rd17, %r4, 4;
	add.s64 	%rd18, %rd4, %rd17;
	ld.global.f32 	%f4, [%rd18];
	neg.ftz.f32 	%f24, %f4;
	mov.u32 	%r38, %r4;

BB0_4:
	.loc 2 59 1
	mov.u32 	%r5, %r38;
	.loc 2 49 1
	mul.wide.s32 	%rd19, %r5, 4;
	add.s64 	%rd20, %rd5, %rd19;
	.loc 2 48 1
	add.s64 	%rd21, %rd6, %rd19;
	.loc 2 47 1
	add.s64 	%rd22, %rd7, %rd19;
	.loc 2 59 1
	ld.global.f32 	%f5, [%rd20];
	ld.global.f32 	%f6, [%rd21];
	shl.b32 	%r23, %r3, 1;
	.loc 2 61 1
	mul.wide.s32 	%rd23, %r23, 4;
	add.s64 	%rd24, %rd3, %rd23;
	.loc 2 62 1
	add.s32 	%r24, %r23, 1;
	mul.wide.s32 	%rd25, %r24, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.f32 	%f7, [%rd26];
	.loc 2 63 1
	add.s64 	%rd27, %rd2, %rd23;
	ld.global.f32 	%f8, [%rd27];
	.loc 2 64 1
	add.s64 	%rd28, %rd2, %rd25;
	ld.global.f32 	%f9, [%rd28];
	.loc 2 65 1
	add.s64 	%rd29, %rd1, %rd23;
	ld.global.f32 	%f10, [%rd29];
	.loc 2 66 1
	add.s64 	%rd30, %rd1, %rd25;
	ld.global.f32 	%f11, [%rd30];
	.loc 2 61 1
	ld.global.f32 	%f12, [%rd24];
	.loc 2 59 1
	ld.global.f32 	%f13, [%rd22];
	.loc 2 68 1
	mul.ftz.f32 	%f14, %f12, %f13;
	st.global.f32 	[%rd24], %f14;
	.loc 2 69 1
	mul.ftz.f32 	%f15, %f7, %f13;
	st.global.f32 	[%rd26], %f15;
	.loc 2 70 1
	mul.ftz.f32 	%f16, %f10, %f24;
	fma.rn.ftz.f32 	%f17, %f8, %f6, %f16;
	st.global.f32 	[%rd27], %f17;
	.loc 2 71 1
	mul.ftz.f32 	%f18, %f11, %f24;
	fma.rn.ftz.f32 	%f19, %f9, %f6, %f18;
	st.global.f32 	[%rd28], %f19;
	.loc 2 72 1
	mul.ftz.f32 	%f20, %f10, %f5;
	fma.rn.ftz.f32 	%f21, %f8, %f24, %f20;
	st.global.f32 	[%rd29], %f21;
	.loc 2 73 1
	mul.ftz.f32 	%f22, %f11, %f5;
	fma.rn.ftz.f32 	%f23, %f9, %f24, %f22;
	st.global.f32 	[%rd30], %f23;

BB0_5:
	.loc 2 75 2
	ret;
}


`
