{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491117774073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491117774073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  2 09:22:53 2017 " "Processing started: Sun Apr  2 09:22:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491117774073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117774073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_uClinux -c DE2_115_uClinux " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_uClinux -c DE2_115_uClinux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117774073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491117774589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491117774589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "qsys/synthesis/qsys.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "qsys/synthesis/submodules/qsys_irq_mapper.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0 " "Found entity 1: qsys_mm_interconnect_0" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785619 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_mm_interconnect_0_rsp_mux" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_demux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_mm_interconnect_0_rsp_demux" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_mux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_mm_interconnect_0_cmd_mux" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_mm_interconnect_0_cmd_demux" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785626 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_009_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_009_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785629 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_009 " "Found entity 2: qsys_mm_interconnect_0_router_009" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_003_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785630 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_003 " "Found entity 2: qsys_mm_interconnect_0_router_003" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785631 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_002 " "Found entity 2: qsys_mm_interconnect_0_router_002" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785632 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_001 " "Found entity 2: qsys_mm_interconnect_0_router_001" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1491117785633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_default_decode" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785633 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router " "Found entity 2: qsys_mm_interconnect_0_router" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_uart_tx " "Found entity 1: qsys_uart_tx" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785641 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_uart_rx_stimulus_source " "Found entity 2: qsys_uart_rx_stimulus_source" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785641 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_uart_rx " "Found entity 3: qsys_uart_rx" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785641 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_uart_regs " "Found entity 4: qsys_uart_regs" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785641 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_uart " "Found entity 5: qsys_uart" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_timer " "Found entity 1: qsys_timer" {  } { { "qsys/synthesis/submodules/qsys_timer.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_input_efifo_module " "Found entity 1: qsys_sdram_input_efifo_module" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785644 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram " "Found entity 2: qsys_sdram" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_ram_mmu.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_ram_mmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_ram_mmu " "Found entity 1: qsys_ram_mmu" {  } { { "qsys/synthesis/submodules/qsys_ram_mmu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_ram_mmu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_jtag_sim_scfifo_w " "Found entity 1: qsys_jtag_sim_scfifo_w" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785646 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_jtag_scfifo_w " "Found entity 2: qsys_jtag_scfifo_w" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785646 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_jtag_sim_scfifo_r " "Found entity 3: qsys_jtag_sim_scfifo_r" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785646 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_jtag_scfifo_r " "Found entity 4: qsys_jtag_scfifo_r" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785646 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_jtag " "Found entity 5: qsys_jtag" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cpu " "Found entity 1: qsys_cpu" {  } { { "qsys/synthesis/submodules/qsys_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cpu_cpu_debug_slave_wrapper " "Found entity 1: qsys_cpu_cpu_debug_slave_wrapper" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cpu_cpu_debug_slave_tck " "Found entity 1: qsys_cpu_cpu_debug_slave_tck" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_tck.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cpu_cpu_debug_slave_sysclk " "Found entity 1: qsys_cpu_cpu_debug_slave_sysclk" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cpu_cpu_mult_cell " "Found entity 1: qsys_cpu_cpu_mult_cell" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117785650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117785650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cpu_cpu_ic_data_module " "Found entity 1: qsys_cpu_cpu_ic_data_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_cpu_cpu_ic_tag_module " "Found entity 2: qsys_cpu_cpu_ic_tag_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_cpu_cpu_bht_module " "Found entity 3: qsys_cpu_cpu_bht_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_cpu_cpu_register_bank_a_module " "Found entity 4: qsys_cpu_cpu_register_bank_a_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_cpu_cpu_register_bank_b_module " "Found entity 5: qsys_cpu_cpu_register_bank_b_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_cpu_cpu_dc_tag_module " "Found entity 6: qsys_cpu_cpu_dc_tag_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_cpu_cpu_dc_data_module " "Found entity 7: qsys_cpu_cpu_dc_data_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_cpu_cpu_dc_victim_module " "Found entity 8: qsys_cpu_cpu_dc_victim_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_cpu_cpu_tlb_module " "Found entity 9: qsys_cpu_cpu_tlb_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_cpu_cpu_nios2_oci_debug " "Found entity 10: qsys_cpu_cpu_nios2_oci_debug" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_cpu_cpu_nios2_oci_break " "Found entity 11: qsys_cpu_cpu_nios2_oci_break" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_cpu_cpu_nios2_oci_xbrk " "Found entity 12: qsys_cpu_cpu_nios2_oci_xbrk" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_cpu_cpu_nios2_oci_dbrk " "Found entity 13: qsys_cpu_cpu_nios2_oci_dbrk" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_cpu_cpu_nios2_oci_itrace " "Found entity 14: qsys_cpu_cpu_nios2_oci_itrace" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_cpu_cpu_nios2_oci_td_mode " "Found entity 15: qsys_cpu_cpu_nios2_oci_td_mode" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_cpu_cpu_nios2_oci_dtrace " "Found entity 16: qsys_cpu_cpu_nios2_oci_dtrace" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 17: qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 18: qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 19: qsys_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1968 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_cpu_cpu_nios2_oci_fifo " "Found entity 20: qsys_cpu_cpu_nios2_oci_fifo" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2015 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_cpu_cpu_nios2_oci_pib " "Found entity 21: qsys_cpu_cpu_nios2_oci_pib" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "22 qsys_cpu_cpu_nios2_oci_im " "Found entity 22: qsys_cpu_cpu_nios2_oci_im" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "23 qsys_cpu_cpu_nios2_performance_monitors " "Found entity 23: qsys_cpu_cpu_nios2_performance_monitors" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "24 qsys_cpu_cpu_nios2_avalon_reg " "Found entity 24: qsys_cpu_cpu_nios2_avalon_reg" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "25 qsys_cpu_cpu_ociram_sp_ram_module " "Found entity 25: qsys_cpu_cpu_ociram_sp_ram_module" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "26 qsys_cpu_cpu_nios2_ocimem " "Found entity 26: qsys_cpu_cpu_nios2_ocimem" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "27 qsys_cpu_cpu_nios2_oci " "Found entity 27: qsys_cpu_cpu_nios2_oci" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""} { "Info" "ISGN_ENTITY_NAME" "28 qsys_cpu_cpu " "Found entity 28: qsys_cpu_cpu" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117786548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cpu_cpu_test_bench " "Found entity 1: qsys_cpu_cpu_test_bench" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_test_bench.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117786551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "/home/developer/proj/DE2_115_uClinux2/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786927 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "/home/developer/proj/DE2_115_uClinux2/altpll0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117786927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115_uClinux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DE2_115_uClinux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_uClinux " "Found entity 1: DE2_115_uClinux" {  } { { "DE2_115_uClinux.bdf" "" { Schematic "/home/developer/proj/DE2_115_uClinux2/DE2_115_uClinux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117786927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117786927 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(318) " "Verilog HDL or VHDL warning at qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1491117786963 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(328) " "Verilog HDL or VHDL warning at qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1491117786964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(338) " "Verilog HDL or VHDL warning at qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1491117786964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(682) " "Verilog HDL or VHDL warning at qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1491117786965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_uClinux " "Elaborating entity \"DE2_115_uClinux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491117787035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "DE2_115_uClinux.bdf" "inst" { Schematic "/home/developer/proj/DE2_115_uClinux2/DE2_115_uClinux.bdf" { { 152 376 616 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "/home/developer/proj/DE2_115_uClinux2/altpll0.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "/home/developer/proj/DE2_115_uClinux2/altpll0.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3333 " "Parameter \"clk1_phase_shift\" = \"-3333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117787154 ""}  } { { "altpll0.vhd" "" { Text "/home/developer/proj/DE2_115_uClinux2/altpll0.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491117787154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117787198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117787198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys qsys:inst1 " "Elaborating entity \"qsys\" for hierarchy \"qsys:inst1\"" {  } { { "DE2_115_uClinux.bdf" "inst1" { Schematic "/home/developer/proj/DE2_115_uClinux2/DE2_115_uClinux.bdf" { { 16 1064 1448 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu qsys:inst1\|qsys_cpu:cpu " "Elaborating entity \"qsys_cpu\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\"" {  } { { "qsys/synthesis/qsys.v" "cpu" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu " "Elaborating entity \"qsys_cpu_cpu\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\"" {  } { { "qsys/synthesis/submodules/qsys_cpu.v" "cpu" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_test_bench qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_test_bench:the_qsys_cpu_cpu_test_bench " "Elaborating entity \"qsys_cpu_cpu_test_bench\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_test_bench:the_qsys_cpu_cpu_test_bench\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_test_bench" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 6552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_ic_data_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_data_module:qsys_cpu_cpu_ic_data " "Elaborating entity \"qsys_cpu_cpu_ic_data_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_data_module:qsys_cpu_cpu_ic_data\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_ic_data" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 7556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_data_module:qsys_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_data_module:qsys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117787982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117788031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117788031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_data_module:qsys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_data_module:qsys_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_ic_tag_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_tag_module:qsys_cpu_cpu_ic_tag " "Elaborating entity \"qsys_cpu_cpu_ic_tag_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_tag_module:qsys_cpu_cpu_ic_tag\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_ic_tag" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 7622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_tag_module:qsys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_tag_module:qsys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_bad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117788138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117788138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_tag_module:qsys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_ic_tag_module:qsys_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_bht_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_bht_module:qsys_cpu_cpu_bht " "Elaborating entity \"qsys_cpu_cpu_bht_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_bht_module:qsys_cpu_cpu_bht\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_bht" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 8211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_bht_module:qsys_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_bht_module:qsys_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117788233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117788233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_bht_module:qsys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_bht_module:qsys_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_register_bank_a_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_a_module:qsys_cpu_cpu_register_bank_a " "Elaborating entity \"qsys_cpu_cpu_register_bank_a_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_a_module:qsys_cpu_cpu_register_bank_a\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_register_bank_a" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 9261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_a_module:qsys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_a_module:qsys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117788324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117788324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_a_module:qsys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_a_module:qsys_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_register_bank_b_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_b_module:qsys_cpu_cpu_register_bank_b " "Elaborating entity \"qsys_cpu_cpu_register_bank_b_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_register_bank_b_module:qsys_cpu_cpu_register_bank_b\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_register_bank_b" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_mult_cell qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell " "Elaborating entity \"qsys_cpu_cpu_mult_cell\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_mult_cell" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 9864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117788443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117788443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/developer/proj/DE2_115_uClinux2/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117788795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_dc_tag_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_tag_module:qsys_cpu_cpu_dc_tag " "Elaborating entity \"qsys_cpu_cpu_dc_tag_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_tag_module:qsys_cpu_cpu_dc_tag\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_dc_tag" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 10144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_tag_module:qsys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_tag_module:qsys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_5jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117789254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117789254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_tag_module:qsys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_tag_module:qsys_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_dc_data_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_data_module:qsys_cpu_cpu_dc_data " "Elaborating entity \"qsys_cpu_cpu_dc_data_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_data_module:qsys_cpu_cpu_dc_data\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_dc_data" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 10218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_data_module:qsys_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_data_module:qsys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117789358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117789358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_data_module:qsys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_data_module:qsys_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_dc_victim_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_victim_module:qsys_cpu_cpu_dc_victim " "Elaborating entity \"qsys_cpu_cpu_dc_victim_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_victim_module:qsys_cpu_cpu_dc_victim\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_dc_victim" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 10330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_victim_module:qsys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_victim_module:qsys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117789465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117789465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_victim_module:qsys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_dc_victim_module:qsys_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_tlb_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_tlb_module:qsys_cpu_cpu_tlb " "Elaborating entity \"qsys_cpu_cpu_tlb_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_tlb_module:qsys_cpu_cpu_tlb\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_tlb" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 12408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_tlb_module:qsys_cpu_cpu_tlb\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_tlb_module:qsys_cpu_cpu_tlb\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qc1 " "Found entity 1: altsyncram_4qc1" {  } { { "db/altsyncram_4qc1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_4qc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117789567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117789567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qc1 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_tlb_module:qsys_cpu_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated " "Elaborating entity \"altsyncram_4qc1\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_tlb_module:qsys_cpu_cpu_tlb\|altsyncram:the_altsyncram\|altsyncram_4qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci " "Elaborating entity \"qsys_cpu_cpu_nios2_oci\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 12536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_debug qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_debug:the_qsys_cpu_cpu_nios2_oci_debug " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_debug\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_debug:the_qsys_cpu_cpu_nios2_oci_debug\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_debug" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_debug:the_qsys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_debug:the_qsys_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_break qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_break:the_qsys_cpu_cpu_nios2_oci_break " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_break\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_break:the_qsys_cpu_cpu_nios2_oci_break\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_break" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_xbrk qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_xbrk:the_qsys_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_xbrk:the_qsys_cpu_cpu_nios2_oci_xbrk\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_xbrk" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_dbrk qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_dbrk:the_qsys_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_dbrk:the_qsys_cpu_cpu_nios2_oci_dbrk\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_dbrk" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_itrace qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_itrace:the_qsys_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_itrace\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_itrace:the_qsys_cpu_cpu_nios2_oci_itrace\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_itrace" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_dtrace qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_dtrace:the_qsys_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_dtrace:the_qsys_cpu_cpu_nios2_oci_dtrace\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_dtrace" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_td_mode qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_dtrace:the_qsys_cpu_cpu_nios2_oci_dtrace\|qsys_cpu_cpu_nios2_oci_td_mode:qsys_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_dtrace:the_qsys_cpu_cpu_nios2_oci_dtrace\|qsys_cpu_cpu_nios2_oci_td_mode:qsys_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117789997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_fifo qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_fifo\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_fifo" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo\|qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo\|qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo\|qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo\|qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_fifo_cnt_inc qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo\|qsys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_qsys_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_fifo:the_qsys_cpu_cpu_nios2_oci_fifo\|qsys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_qsys_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_pib qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_pib:the_qsys_cpu_cpu_nios2_oci_pib " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_pib\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_pib:the_qsys_cpu_cpu_nios2_oci_pib\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_pib" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_oci_im qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_im:the_qsys_cpu_cpu_nios2_oci_im " "Elaborating entity \"qsys_cpu_cpu_nios2_oci_im\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_oci_im:the_qsys_cpu_cpu_nios2_oci_im\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_im" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_avalon_reg qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_avalon_reg:the_qsys_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_cpu_cpu_nios2_avalon_reg\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_avalon_reg:the_qsys_cpu_cpu_nios2_avalon_reg\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_avalon_reg" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_nios2_ocimem qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem " "Elaborating entity \"qsys_cpu_cpu_nios2_ocimem\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_ocimem" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_ociram_sp_ram_module qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem\|qsys_cpu_cpu_ociram_sp_ram_module:qsys_cpu_cpu_ociram_sp_ram " "Elaborating entity \"qsys_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem\|qsys_cpu_cpu_ociram_sp_ram_module:qsys_cpu_cpu_ociram_sp_ram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "qsys_cpu_cpu_ociram_sp_ram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem\|qsys_cpu_cpu_ociram_sp_ram_module:qsys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem\|qsys_cpu_cpu_ociram_sp_ram_module:qsys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117790415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117790415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem\|qsys_cpu_cpu_ociram_sp_ram_module:qsys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_nios2_ocimem:the_qsys_cpu_cpu_nios2_ocimem\|qsys_cpu_cpu_ociram_sp_ram_module:qsys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_debug_slave_wrapper qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_cpu_cpu_debug_slave_wrapper\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_debug_slave_wrapper" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_debug_slave_tck qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|qsys_cpu_cpu_debug_slave_tck:the_qsys_cpu_cpu_debug_slave_tck " "Elaborating entity \"qsys_cpu_cpu_debug_slave_tck\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|qsys_cpu_cpu_debug_slave_tck:the_qsys_cpu_cpu_debug_slave_tck\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" "the_qsys_cpu_cpu_debug_slave_tck" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cpu_cpu_debug_slave_sysclk qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|qsys_cpu_cpu_debug_slave_sysclk:the_qsys_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_cpu_cpu_debug_slave_sysclk\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|qsys_cpu_cpu_debug_slave_sysclk:the_qsys_cpu_cpu_debug_slave_sysclk\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" "the_qsys_cpu_cpu_debug_slave_sysclk" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy\"" {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" "qsys_cpu_cpu_debug_slave_phy" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci\|qsys_cpu_cpu_debug_slave_wrapper:the_qsys_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag qsys:inst1\|qsys_jtag:jtag " "Elaborating entity \"qsys_jtag\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\"" {  } { { "qsys/synthesis/qsys.v" "jtag" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_scfifo_w qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w " "Elaborating entity \"qsys_jtag_scfifo_w\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\"" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "the_qsys_jtag_scfifo_w" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "wfifo" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117790956 ""}  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491117790956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117790989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117790989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117790993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117790993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "/home/developer/proj/DE2_115_uClinux2/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117790998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117790998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/developer/proj/DE2_115_uClinux2/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117790999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117791033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117791033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/developer/proj/DE2_115_uClinux2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117791071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117791071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/developer/proj/DE2_115_uClinux2/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117791110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117791110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_w:the_qsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/developer/proj/DE2_115_uClinux2/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_scfifo_r qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_r:the_qsys_jtag_scfifo_r " "Elaborating entity \"qsys_jtag_scfifo_r\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|qsys_jtag_scfifo_r:the_qsys_jtag_scfifo_r\"" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "the_qsys_jtag_scfifo_r" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\"" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "qsys_jtag_alt_jtag_atlantic" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\"" {  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic " "Instantiated megafunction \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791383 ""}  } { { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491117791383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"qsys:inst1\|qsys_jtag:jtag\|alt_jtag_atlantic:qsys_jtag_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_ram_mmu qsys:inst1\|qsys_ram_mmu:ram_mmu " "Elaborating entity \"qsys_ram_mmu\" for hierarchy \"qsys:inst1\|qsys_ram_mmu:ram_mmu\"" {  } { { "qsys/synthesis/qsys.v" "ram_mmu" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_ram_mmu.v" "the_altsyncram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_ram_mmu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/qsys_ram_mmu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_ram_mmu.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_ram_mmu.hex " "Parameter \"init_file\" = \"qsys_ram_mmu.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117791451 ""}  } { { "qsys/synthesis/submodules/qsys_ram_mmu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_ram_mmu.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491117791451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l422.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l422.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l422 " "Found entity 1: altsyncram_l422" {  } { { "db/altsyncram_l422.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/altsyncram_l422.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117791494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117791494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l422 qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\|altsyncram_l422:auto_generated " "Elaborating entity \"altsyncram_l422\" for hierarchy \"qsys:inst1\|qsys_ram_mmu:ram_mmu\|altsyncram:the_altsyncram\|altsyncram_l422:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram qsys:inst1\|qsys_sdram:sdram " "Elaborating entity \"qsys_sdram\" for hierarchy \"qsys:inst1\|qsys_sdram:sdram\"" {  } { { "qsys/synthesis/qsys.v" "sdram" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_input_efifo_module qsys:inst1\|qsys_sdram:sdram\|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module " "Elaborating entity \"qsys_sdram_input_efifo_module\" for hierarchy \"qsys:inst1\|qsys_sdram:sdram\|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module\"" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "the_qsys_sdram_input_efifo_module" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_timer qsys:inst1\|qsys_timer:timer " "Elaborating entity \"qsys_timer\" for hierarchy \"qsys:inst1\|qsys_timer:timer\"" {  } { { "qsys/synthesis/qsys.v" "timer" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart qsys:inst1\|qsys_uart:uart " "Elaborating entity \"qsys_uart\" for hierarchy \"qsys:inst1\|qsys_uart:uart\"" {  } { { "qsys/synthesis/qsys.v" "uart" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_tx qsys:inst1\|qsys_uart:uart\|qsys_uart_tx:the_qsys_uart_tx " "Elaborating entity \"qsys_uart_tx\" for hierarchy \"qsys:inst1\|qsys_uart:uart\|qsys_uart_tx:the_qsys_uart_tx\"" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "the_qsys_uart_tx" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_rx qsys:inst1\|qsys_uart:uart\|qsys_uart_rx:the_qsys_uart_rx " "Elaborating entity \"qsys_uart_rx\" for hierarchy \"qsys:inst1\|qsys_uart:uart\|qsys_uart_rx:the_qsys_uart_rx\"" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "the_qsys_uart_rx" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_rx_stimulus_source qsys:inst1\|qsys_uart:uart\|qsys_uart_rx:the_qsys_uart_rx\|qsys_uart_rx_stimulus_source:the_qsys_uart_rx_stimulus_source " "Elaborating entity \"qsys_uart_rx_stimulus_source\" for hierarchy \"qsys:inst1\|qsys_uart:uart\|qsys_uart_rx:the_qsys_uart_rx\|qsys_uart_rx_stimulus_source:the_qsys_uart_rx_stimulus_source\"" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "the_qsys_uart_rx_stimulus_source" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_uart_regs qsys:inst1\|qsys_uart:uart\|qsys_uart_regs:the_qsys_uart_regs " "Elaborating entity \"qsys_uart_regs\" for hierarchy \"qsys:inst1\|qsys_uart:uart\|qsys_uart_regs:the_qsys_uart_regs\"" {  } { { "qsys/synthesis/submodules/qsys_uart.v" "the_qsys_uart_regs" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_mm_interconnect_0\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/synthesis/qsys.v" "mm_interconnect_0" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117791996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_mmu_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_mmu_s1_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "ram_mmu_s1_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "uart_s1_translator" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router " "Elaborating entity \"qsys_mm_interconnect_0_router\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_default_decode qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_mm_interconnect_0_router_001\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001_default_decode qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_mm_interconnect_0_router_002\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002_default_decode qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_003 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"qsys_mm_interconnect_0_router_003\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_003" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_003_default_decode qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003\|qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_003:router_003\|qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_009 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"qsys_mm_interconnect_0_router_009\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_009:router_009\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "router_009" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_009_default_decode qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_009:router_009\|qsys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_009:router_009\|qsys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux_001 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux_001 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux_001 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 3127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux_001 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 3156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys:inst1\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_irq_mapper qsys:inst1\|qsys_irq_mapper:irq_mapper " "Elaborating entity \"qsys_irq_mapper\" for hierarchy \"qsys:inst1\|qsys_irq_mapper:irq_mapper\"" {  } { { "qsys/synthesis/qsys.v" "irq_mapper" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:inst1\|altera_reset_controller:rst_controller\"" {  } { { "qsys/synthesis/qsys.v" "rst_controller" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/qsys.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117792507 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_qsys_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_qsys_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "the_qsys_cpu_cpu_nios2_oci_itrace" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 3291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1491117794321 "|DE2_115_uClinux|qsys:inst1|qsys_cpu:cpu|qsys_cpu_cpu:cpu|qsys_cpu_cpu_nios2_oci:the_qsys_cpu_cpu_nios2_oci|qsys_cpu_cpu_nios2_oci_itrace:the_qsys_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1491117795087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.04.02.09:23:19 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl " "2017.04.02.09:23:19 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117799586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117801720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117801928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117802859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117802970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117803087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117803221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117803224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117803224 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1491117803895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld065e2eda/alt_sld_fab.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/ip/sld065e2eda/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117804133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117804133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117804232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117804232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117804233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117804233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117804297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117804297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117804384 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117804384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117804384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117804451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117804451 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1491117810497 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1491117810497 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1491117810497 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1491117810497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117810528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810529 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491117810529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117810564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117810564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117810575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"qsys:inst1\|qsys_cpu:cpu\|qsys_cpu_cpu:cpu\|qsys_cpu_cpu_mult_cell:the_qsys_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1491117810575 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1491117810575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/developer/proj/DE2_115_uClinux2/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491117810609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117810609 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1491117811429 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1491117811429 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1491117811492 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1491117811492 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1491117811492 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1491117811492 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1491117811492 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491117811509 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 442 -1 0 } } { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 44 -1 0 } } { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 356 -1 0 } } { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 61 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "qsys/synthesis/submodules/qsys_sdram.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 352 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 8640 -1 0 } } { "qsys/synthesis/submodules/qsys_jtag.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_jtag.v" 398 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 10905 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 10978 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11051 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11124 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11197 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11270 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11386 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 7863 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 7918 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 7973 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 8028 -1 0 } } { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11374 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 2687 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 8102 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 8649 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 6233 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 4159 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11362 -1 0 } } { "qsys/synthesis/submodules/qsys_uart.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_uart.v" 43 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 8090 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 6152 -1 0 } } { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11350 -1 0 } } { "qsys/synthesis/submodules/qsys_timer.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_timer.v" 167 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 8078 -1 0 } } { "qsys/synthesis/submodules/qsys_cpu_cpu.v" "" { Text "/home/developer/proj/DE2_115_uClinux2/qsys/synthesis/submodules/qsys_cpu_cpu.v" 11338 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1491117811704 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1491117811704 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "DE2_115_uClinux.bdf" "" { Schematic "/home/developer/proj/DE2_115_uClinux2/DE2_115_uClinux.bdf" { { 208 872 1048 224 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491117814047 "|DE2_115_uClinux|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491117814047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117814495 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1491117819029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117819360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/developer/proj/DE2_115_uClinux2/output_files/DE2_115_uClinux.map.smsg " "Generated suppressed messages file /home/developer/proj/DE2_115_uClinux2/output_files/DE2_115_uClinux.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117819971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491117822998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491117822998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7216 " "Implemented 7216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491117823698 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491117823698 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1491117823698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6814 " "Implemented 6814 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491117823698 ""} { "Info" "ICUT_CUT_TM_RAMS" "330 " "Implemented 330 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1491117823698 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1491117823698 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1491117823698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491117823698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1185 " "Peak virtual memory: 1185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491117823743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr  2 09:23:43 2017 " "Processing ended: Sun Apr  2 09:23:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491117823743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491117823743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491117823743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491117823743 ""}
