Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 21 18:35:11 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_lab3_impl_1.twr e155_lab3_impl_1.udb -gui -msgset C:/Users/kanparker/Downloads/e1155_lab3/fpga/e155_lab3/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
cols[0]                                 |                     input
cols[1]                                 |                     input
cols[2]                                 |                     input
cols[3]                                 |                     input
clk                                     |                     input
gate2                                   |                    output
gate1                                   |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        27
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
gate1_c_c                               |     gate1_c_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
read_write.i1_2_lut_3_lut/C	->	read_write.i1_2_lut_3_lut/Z

++++ Loop2
read_write.i1_4_lut/C	->	read_write.i1_4_lut/Z

++++ Loop3
read_write/i1175_4_lut/A	->	read_write/i1175_4_lut/Z

++++ Loop4
read_write/i1187_3_lut/A	->	read_write/i1187_3_lut/Z

++++ Loop5
read_write/i1171_4_lut/A	->	read_write/i1171_4_lut/Z

++++ Loop6
read_write/i1183_3_lut/A	->	read_write/i1183_3_lut/Z

++++ Loop7
read_write/i1167_3_lut/A	->	read_write/i1167_3_lut/Z

++++ Loop8
read_write/i1163_4_lut/A	->	read_write/i1163_4_lut/Z

++++ Loop9
read_write/i1173_4_lut/A	->	read_write/i1173_4_lut/Z

++++ Loop10
read_write/i1185_3_lut/A	->	read_write/i1185_3_lut/Z

++++ Loop11
read_write.i1_4_lut/A	->	read_write.i1_4_lut/Z

++++ Loop12
synchc1/i1_4_lut/B	->	synchc1/i1_4_lut/Z

++++ Loop13
synchc1/i1_4_lut/D	->	synchc1/i1_4_lut/Z

++++ Loop14
read_write.i1_3_lut_4_lut/Z	->	debounce1/i2_3_lut/Z

++++ Loop15
debounce1/i1157_4_lut/B	->	debounce1/i1157_4_lut/Z

++++ Loop16
row_sweeper/i3266_4_lut/A	->	row_sweeper/i3266_4_lut/Z

++++ Loop17
read_write/i1177_3_lut_4_lut/D	->	read_write/i1177_3_lut_4_lut/Z

++++ Loop18
row_sweeper/i1754_4_lut/A	->	row_sweeper/i1754_4_lut/Z

++++ Loop19
read_write/i1165_3_lut_4_lut/D	->	read_write/i1165_3_lut_4_lut/Z

++++ Loop20
read_write/i1181_3_lut_4_lut/D	->	read_write/i1181_3_lut_4_lut/Z

++++ Loop21
read_write/i1179_3_lut_4_lut/D	->	read_write/i1179_3_lut_4_lut/Z

++++ Loop22
debounce2/i1159_4_lut/B	->	debounce2/i1159_4_lut/Z

++++ Loop23
debounce2/i1159_4_lut/Z	->	read_write.i1_3_lut_4_lut_adj_15/Z

++++ Loop24
i1365_4_lut/Z	->	read_write.i1_3_lut_4_lut_adj_15/Z

++++ Loop25
i1365_4_lut/C	->	i1365_4_lut/Z

++++ Loop26
i1365_4_lut/Z	->	i1821_3_lut_4_lut/Z

++++ Loop27
synchc0/i1_4_lut/C	->	synchc0/i1_4_lut/Z

++++ Loop28
debounce0/i1_4_lut/Z	->	read_write.i1_3_lut_4_lut_adj_15/Z

++++ Loop29
debounce0/i1_4_lut/Z	->	i1821_3_lut_4_lut/Z

++++ Loop30
debounce0/i1_4_lut/B	->	debounce0/i1_4_lut/Z

++++ Loop31
i3168_3_lut_4_lut/Z	->	i1365_4_lut/Z

++++ Loop32
i1_4_lut/B	->	i1_4_lut/Z

++++ Loop33
synchc2/i1_4_lut/B	->	synchc2/i1_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.2  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



