INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/manis/Desktop/Verilog/FSM/melay101_nonoverlapping/melay101_nonoverlapping.srcs/sim_1/new/melay101_nonoverlapping_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module melay101_nonoverlapping_tb
