00000);
	cx_write(PAD_CTRL, 0x00500300);

	/* clear dma in progress */
	cx23885_clear_bridge_error(dev);
	msleep(100);

	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH01],
		720*4, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH02], 128, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH03],
		188*4, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH04], 128, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH05], 128, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH06],
		188*4, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH07], 128, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH08], 128, 0);
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH09], 128, 0);

	cx23885_gpio_setup(dev);

	cx23885_irq_get_mask(dev);

	/* clear dma in progress */
	cx23885_clear_bridge_error(dev);
}


static int cx23885_pci_quirks(struct cx23885_dev *dev)
{
	dprintk(1, "%s()\n", __func__);

	/* The cx23885 bridge has a weird bug which causes NMI to be asserted
	 * when DMA begins if RDR_TLCTL0 bit4 is not cleared. It does not
	 * occur on the cx23887 bridge.
	 */
	if (dev->bridge == CX23885_BRIDGE_885)
		cx_clear(RDR_TLCTL0, 1 << 4);

	/* clear dma in progress */
	cx23885_clear_bridge_error(dev);
	return 0;
}

static int get_resources(struct cx23885_dev *dev)
{
	if (request_mem_region(pci_resource_start(dev->pci, 0),
			       pci_resource_len(dev->pci, 0),
			       dev->name))
		return 0;

	pr_err("%s: can't get MMIO memory @ 0x%llx\n",
	       dev->name, (unsigned long long)pci_resource_start(dev->pci, 0));

	return -EBUSY;
}

static int cx23885_init_tsport(struct cx23885_dev *dev,
	struct cx23885_tsport *port, int portno)
{
	dprintk(1, "%s(portno=%d)\n", __func__, portno);

	/* Transport bus init dma queue  - Common settings */
	port->dma_ctl_val        = 0x11; /* Enable RISC controller and Fifo */
	port->ts_int_msk_val     = 0x1111; /* TS port bits for RISC */
	port->vld_misc_val       = 0x0;
	port->hw_sop_ctrl_val    = (0x47 << 16 | 188 << 4);

	spin_lock_init(&port->slock);
	port->dev = dev;
	port->nr = portno;

	INIT_LIST_HEAD(&port->mpegq.active);
	mutex_init(&port->frontends.lock);
	INIT_LIST_HEAD(&port->frontends.felist);
	port->frontends.active_fe_id = 0;

	/* This should be hardcoded allow a single frontend
	 * attachment to this tsport, keeping the -dvb.c
	 * code clean and safe.
	 */
	if (!port->num_frontends)
		port->num_frontends = 1;

	switch (portno) {
	case 1:
		port->reg_gpcnt          = VID_B_GPCNT;
		port->reg_gpcnt_ctl      = VID_B_GPCNT_CTL;
		port->reg_dma_ctl        = VID_B_DMA_CTL;
		port->reg_lngth          = VID_B_LNGTH;
		port->reg_hw_sop_ctrl    = VID_B_HW_SOP_CTL;
		port->reg_gen_ctrl       = VID_B_GEN_CTL;
		port->reg_bd_pkt_status  = VID_B_BD_PKT_STATUS;
		port->reg_sop_status     = VID_B_SOP_STATUS;
		port->reg_fifo_ovfl_stat = VID_B_FIFO_OVFL_STAT;
		port->reg_vld_misc       = VID_B_VLD_MISC;
		port->reg_ts_clk_en      = VID_B_TS_CLK_EN;
		port->reg_src_sel        = VID_B_SRC_SEL;
		port->reg_ts_int_msk     = VID_B_INT_MSK;
		port->reg_ts_int_stat    = VID_B_INT_STAT;
		port->sram_chno          = SRAM_CH03; /* VID_B */
		port->pci_irqmask        = 0x02; /* VID_B bit1 */
		break;
	case 2:
		port->reg_gpcnt          = VID_C_GPCNT;
		port->reg_gpcnt_ctl      = VID_C_GPCNT_CTL;
		port->reg_dma_ctl        = VID_C_DMA_CTL;
		port->reg_lngth          = VID_C_LNGTH;
		port->reg_hw_sop_ctrl    = VID_C_HW_SOP_CTL;
		port->reg_gen_ctrl       = VID_C_GEN_CTL;
		port->reg_bd_pkt_status  = VID_C_BD_PKT_STATUS;
		port->reg_sop_status     = VID_C_SOP_STATUS;
		port->reg_fifo_ovfl_stat = VID_C_FIFO_OVFL_STAT;
		port->reg_vld_misc       = VID_C_VLD_MISC;
		port->reg_ts_clk_en      = VID_C_TS_CLK_EN;
		port->reg_src_sel        = 0;
		port->reg_ts_int_msk     = VID_C_INT_MSK;
		port->reg_ts_int_stat    = VID_C_INT_STAT;
		port->sram_chno          = SRAM_CH06; /* VID_C */
		port->pci_irqmask        = 0x04; /* VID_C bit2 */
		break;
	default:
		BUG();
	}

	return 0;
}

static void cx23885_dev_checkrevision(struct cx23885_dev *dev)
{
	switch (cx_read(RDR_CFG2) & 0xff) {
	case 0x00:
		/* cx23885 */
		dev->hwrevision = 0xa0;
		break;
	case 0x01:
		/* CX23885-12Z */
		dev->hwrevision = 0xa1;
		break;
	case 0x02:
		/* CX23885-13Z/14Z */
		dev->hwrevision = 0xb0;
		break;
	case 0x03:
		if (dev->pci->device == 0x8880) {
			/* CX23888-21Z/22Z */
			dev->hwrevision = 0xc0;
		} else {
			/* CX23885-14Z */
			dev->hwrevision = 0xa4;
		}
		break;
	case 0x04:
		if (dev->pci->device == 0x8880) {
			/* CX23888-31Z */
			dev->hwrevision = 0xd0;
		} else {
			/* CX23885-15Z, CX23888-31Z */
			dev->hwrevision = 0xa5;
		}
		break;
	case 0x0e:
		/* CX23887-15Z */
		dev->hwrevision = 0xc0;
		break;
	case 0x0f:
		/* CX23887-14Z */
		dev->hwrevision = 0xb1;
		break;
	default:
		pr_err("%s() New hardware revision found 0x%x\n",
		       __func__, dev->hwrevision);
	}
	if (dev->hwrevision)
		pr_info("%s() Hardware revision = 0x%02x\n",
			__func__, dev->hwrevision);
	else
		pr_err("%s() Hardware revision unknown 0x%x\n",
		       __func__, dev->hwrevision);
}

/* Find the first v4l2_subdev member of the group id in hw */
struct v4l2_subdev *cx23885_find_hw(struct cx23885_dev *dev, u32 hw)
{
	struct v4l2_subdev *result = NULL;
	struct v4l2_subdev *sd;

	spin_lock(&dev->v4l2_dev.lock);
	v4l2_device_for_each_subdev(sd, &dev->v4l2_dev) {
		if (sd->grp_id == hw) {
			result = sd;
			break;
		}
	}
	spin_unlock(&dev->v4l2_dev.lock);
	return result;
}

static int cx23885_dev_setup(struct cx23885_dev *dev)
{
	int i;

	spin_lock_init(&dev->pci_irqmask_lock);
	spin_lock_init(&dev->slock);

	mutex_init(&dev->lock);
	mutex_init(&dev->gpio_lock);

	atomic_inc(&dev->refcount);

	dev->nr = cx23885_devcount++;
	sprintf(dev->name, "cx23885[%d]", dev->nr);

	/* Configure the internal memory */
	if (dev->pci->device == 0x8880) {
		/* Could be 887 or 888, assume an 888 default */
		dev->bridge = CX23885_BRIDGE_888;
		/* Apply a sensible clock frequency for the PCIe bridge */
		dev->clk_freq = 50000000;
		dev->sram_channels = cx23887_sram_channels;
	} else
	if (dev->pci->device == 0x8852) {
		dev->bridge = CX23885_BRIDGE_885;
		/* Apply a sensible clock frequency for the PCIe bridge */
		dev->clk_freq = 28000000;
		dev->sram_channels = cx23885_sram_channels;
	} else
		BUG();

	dprintk(1, "%s() Memory configured for PCIe bridge type %d\n",
		__func__, dev->bridge);

	/* board config */
	dev->board = UNSET;
	if (card[dev->nr] < cx23885_bcount)
		dev->board = card[dev->nr];
	for (i = 0; UNSET == dev->board  &&  i < cx23885_idcount; i++)
		if (dev->pci->subsystem_vendor == cx23885_subids[i].subvendor &&
		    dev->pci->subsystem_device == cx23885_subids[i].subdevice)
			dev->board = cx23885_subids[i].card;
	if (UNSET == dev->board) {
		dev->board = CX23885_BOARD_UNKNOWN;
		cx23885_card_list(dev);
	}

	if (dev->pci->device == 0x8852) {
		/* no DIF on cx23885, so no analog tuner support possible */
		if (dev->board == CX23885_BOARD_HAUPPAUGE_QUADHD_ATSC)
			dev->board = CX23885_BOARD_HAUPPAUGE_QUADHD_ATSC_885;
		else if (dev->board == CX23885_BOARD_HAUPPAUGE_QUADHD_DVB)
			dev->board = CX23885_BOARD_HAUPPAUGE_QUADHD_DVB_885;
	}

	/* If the user specific a clk freq override, apply it */
	if (cx23885_boards[dev->board].clk_freq > 0)
		dev->clk_freq = cx23885_boards[dev->board].clk_freq;

	if (dev->board == CX23885_BOARD_HAUPPAUGE_IMPACTVCBE &&
		dev->pci->subsystem_device == 0x7137) {
		/* Hauppauge ImpactVCBe device ID 0x7137 is populated
		 * with an 888, and a 25Mhz crystal, instead of the
		 * usual third overtone 50Mhz. The default clock rate must
		 * be overridden so the cx25840 is properly configured
		 */
		dev->clk_freq = 25000000;
	}

	dev->pci_bus  = dev->pci->bus->number;
	dev->pci_slot = PCI_SLOT(dev->pci->devfn);
	cx23885_irq_add(dev, 0x001f00);

	/* External Master 1 Bus */
	dev->i2c_bus[0].nr = 0;
	dev->i2c_bus[0].dev = dev;
	dev->i2c_bus[0].reg_stat  = I2C1_STAT;
	dev->i2c_bus[0].reg_ctrl  = I2C1_CTRL;
	dev->i2c_bus[0].reg_addr  = I2C1_ADDR;
	dev->i2c_bus[0].reg_rdata = I2C1_RDATA;
	dev->i2c_bus[0].reg_wdata = I2C1_WDATA;
	dev->i2c_bus[0].i2c_period = (0x9d << 24); /* 100kHz */

	/* External Master 2 Bus */
	dev->i2c_bus[1].nr = 1;
	dev->i2c_bus[1].dev = dev;
	dev->i2c_bus[1].reg_stat  = I2C2_STAT;
	dev->i2c_bus[1].reg_ctrl  = I2C2_CTRL;
	dev->i2c_bus[1].reg_addr  = I2C2_ADDR;
	dev->i2c_bus[1].reg_rdata = I2C2_RDATA;
	dev->i2c_bus[1].reg_wdata = I2C2_WDATA;
	dev->i2c_bus[1].i2c_period = (0x9d << 24); /* 100kHz */

	/* Internal Master 3 Bus */
	dev->i2c_bus[2].nr = 2;
	dev->i2c_bus[2].dev = dev;
	dev->i2c_bus[2].reg_stat  = I2C3_STAT;
	dev->i2c_bus[2].reg_ctrl  = I2C3_CTRL;
	dev->i2c_bus[2].reg_addr  = I2C3_ADDR;
	dev->i2c_bus[2].reg_rdata = I2C3_RDATA;
	dev->i2c_bus[2].reg_wdata = I2C3_WDATA;
	dev->i2c_bus[2].i2c_period = (0x07 << 24); /* 1.95MHz */

	if ((cx23885_boards[dev->board].portb == CX23885_MPEG_DVB) ||
		(cx23885_boards[dev->board].portb == CX23885_MPEG_ENCODER))
		cx23885_init_tsport(dev, &dev->ts1, 1);

	if ((cx23885_boards[dev->board].portc == CX23885_MPEG_DVB) ||
		(cx23885_boards[dev->board].portc == CX23885_MPEG_ENCODER))
		cx23885_init_tsport(dev, &dev->ts2, 2);

	if (get_resources(dev) < 0) {
		pr_err("CORE %s No more PCIe resources for subsystem: %04x:%04x\n",
		       dev->name, dev->pci->subsystem_vendor,
		       dev->pci->subsystem_device);

		cx23885_devcount--;
		return -ENODEV;
	}

	/* PCIe stuff */
	dev->lmmio = ioremap(pci_resource_start(dev->pci, 0),
			     pci_resource_len(dev->pci, 0));

	dev->bmmio = (u8 __iomem *)dev->lmmio;

	pr_info("CORE %s: subsystem: %04x:%04x, board: %s [card=%d,%s]\n",
		dev->name, dev->pci->subsystem_vendor,
		dev->pci->subsystem_device, cx23885_boards[dev->board].name,
		dev->board, card[dev->nr] == dev->board ?
		"insmod option" : "autodetected");

	cx23885_pci_quirks(dev);

	/* Assume some sensible defaults */
	dev->tuner_type = cx23885_boards[dev->board].tuner_type;
	dev->tuner_addr = cx23885_boards[dev->board].tuner_addr;
	dev->tuner_bus = cx23885_boards[dev->board].tuner_bus;
	dev->radio_type = cx23885_boards[dev->board].radio_type;
	dev->radio_addr = cx23885_boards[dev->board].radio_addr;

	dprintk(1, "%s() tuner_type = 0x%x tuner_addr = 0x%x tuner_bus = %d\n",
		__func__, dev->tuner_type, dev->tuner_addr, dev->tuner_bus);
	dprintk(1, "%s() radio_type = 0x%x radio_addr = 0x%x\n",
		__func__, dev->radio_type, dev->radio_addr);

	/* The cx23417 encoder has GPIO's that need to be initialised
	 * before DVB, so that demodulators and tuners are out of
	 * reset before DVB uses them.
	 */
	if ((cx23885_boards[dev->board].portb == CX23885_MPEG_ENCODER) ||
		(cx23885_boards[dev->board].portc == CX23885_MPEG_ENCODER))
			cx23885_mc417_init(dev);

	/* init hardware */
	cx23885_reset(dev);

	cx23885_i2c_register(&dev->i2c_bus[0]);
	cx23885_i2c_register(&dev->i2c_bus[1]);
	cx23885_i2c_register(&dev->i2c_bus[2]);
	cx23885_card_setup(dev);
	call_all(dev, tuner, standby);
	cx23885_ir_init(dev);

	if (dev->board == CX23885_BOARD_VIEWCAST_460E) {
		/*
		 * GPIOs 9/8 are input detection bits for the breakout video
		 * (gpio 8) and audio (gpio 9) cables. When they're attached,
		 * this gpios are pulled high. Make sure these GPIOs are marked
		 * as inputs.
		 */
		cx23885_gpio_enable(dev, 0x300, 0);
	}

	if (cx23885_boards[dev->board].porta == CX23885_ANALOG_VIDEO) {
		if (cx23885_video_register(dev) < 0) {
			pr_err("%s() Failed to register analog video adapters on VID_A\n",
			       __func__);
		}
	}

	if (cx23885_boards[dev->board].portb == CX23885_MPEG_DVB) {
		if (cx23885_boards[dev->board].num_fds_portb)
			dev->ts1.num_frontends =
				cx23885_boards[dev->board].num_fds_portb;
		if (cx23885_dvb_register(&dev->ts1) < 0) {
			pr_err("%s() Failed to register dvb adapters on VID_B\n",
			       __func__);
		}
	} else
	if (cx23885_boards[dev->board].portb == CX23885_MPEG_ENCODER) {
		if (cx23885_417_register(dev) < 0) {
			pr_err("%s() Failed to register 417 on VID_B\n",
			       __func__);
		}
	}

	if (cx23885_boards[dev->board].portc == CX23885_MPEG_DVB) {
		if (cx23885_boards[dev->board].num_fds_portc)
			dev->ts2.num_frontends =
				cx23885_boards[dev->board].num_fds_portc;
		if (cx23885_dvb_register(&dev->ts2) < 0) {
			pr_err("%s() Failed to register dvb on VID_C\n",
			       __func__);
		}
	} else
	if (cx23885_boards[dev->board].portc == CX23885_MPEG_ENCODER) {
		if (cx23885_417_register(dev) < 0) {
			pr_err("%s() Failed to register 417 on VID_C\n",
			       __func__);
		}
	}

	cx23885_dev_checkrevision(dev);

	/* disable MSI for NetUP cards, otherwise CI is not working */
	if (cx23885_boards[dev->board].ci_type > 0)
		cx_clear(RDR_RDRCTL1, 1 << 8);

	switch (dev->board) {
	case CX23885_BOARD_TEVII_S470:
	case CX23885_BOARD_TEVII_S471:
		cx_clear(RDR_RDRCTL1, 1 << 8);
		break;
	}

	return 0;
}

static void cx23885_dev_unregister(struct cx23885_dev *dev)
{
	release_mem_region(pci_resource_start(dev->pci, 0),
			   pci_resource_len(dev->pci, 0));

	if (!atomic_dec_and_test(&dev->refcount))
		return;

	if (cx23885_boards[dev->board].porta == CX23885_ANALOG_VIDEO)
		cx23885_video_unregister(dev);

	if (cx23885_boards[dev->board].portb == CX23885_MPEG_DVB)
		cx23885_dvb_unregister(&dev->ts1);

	if (cx23885_boards[dev->board].portb == CX23885_MPEG_ENCODER)
		cx23885_417_unregister(dev);

	if (cx23885_boards[dev->board].portc == CX23885_MPEG_DVB)
		cx23885_dvb_unregister(&dev->ts2);

	if (cx23885_boards[dev->board].portc == CX23885_MPEG_ENCODER)
		cx23885_417_unregister(dev);

	cx23885_i2c_unregister(&dev->i2c_bus[2]);
	cx23885_i2c_unregister(&dev->i2c_bus[1]);
	cx23885_i2c_unregister(&dev->i2c_bus[0]);

	iounmap(dev->lmmio);
}

static __le32 *cx23885_risc_field(__le32 *rp, struct scatterlist *sglist,
			       unsigned int offset, u32 sync_line,
			       unsigned int bpl, unsigned int padding,
			       unsigned int lines,  unsigned int lpi, bool jump)
{
	struct scatterlist *sg;
	unsigned int line, todo, sol;


	if (jump) {
		*(rp++) = cpu_to_le32(RISC_JUMP);
		*(rp++) = cpu_to_le32(0);
		*(rp++) = cpu_to_le32(0); /* bits 63-32 */
	}

	/* sync instruction */
	if (sync_line != NO_SYNC_LINE)
		*(rp++) = cpu_to_le32(RISC_RESYNC | sync_line);

	/* scan lines */
	sg = sglist;
	for (line = 0; line < lines; line++) {
		while (offset && offset >= sg_dma_len(sg)) {
			offset -= sg_dma_len(sg);
			sg = sg_next(sg);
		}

		if (lpi && line > 0 && !(line % lpi))
			sol = RISC_SOL | RISC_IRQ1 | RISC_CNT_INC;
		else
			sol = RISC_SOL;

		if (bpl <= sg_dma_len(sg)-offset) {
			/* fits into current chunk */
			*(rp++) = cpu_to_le32(RISC_WRITE|sol|RISC_EOL|bpl);
			*(rp++) = cpu_to_le32(sg_dma_address(sg)+offset);
			*(rp++) = cpu_to_le32(0); /* bits 63-32 */
			offset += bpl;
		} else {
			/* scanline needs to be split */
			todo = bpl;
			*(rp++) = cpu_to_le32(RISC_WRITE|sol|
					    (sg_dma_len(sg)-offset));
			*(rp++) = cpu_to_le32(sg_dma_address(sg)+offset);
			*(rp++) = cpu_to_le32(0); /* bits 63-32 */
			todo -= (sg_dma_len(sg)-offset);
			offset = 0;
			sg = sg_next(sg);
			while (todo > sg_dma_len(sg)) {
				*(rp++) = cpu_to_le32(RISC_WRITE|
						    sg_dma_len(sg));
				*(rp++) = cpu_to_le32(sg_dma_address(sg));
				*(rp++) = cpu_to_le32(0); /* bits 63-32 */
				todo -= sg_dma_len(sg);
				sg = sg_next(sg);
			}
			*(rp++) = cpu_to_le32(RISC_WRITE|RISC_EOL|todo);
			*(rp++) = cpu_to_le32(sg_dma_address(sg));
			*(rp++) = cpu_to_le32(0); /* bits 63-32 */
			offset += todo;
		}
		offset += padding;
	}

	return rp;
}

int cx23885_risc_buffer(struct pci_dev *pci, struct cx23885_riscmem *risc,
			struct scatterlist *sglist, unsigned int top_offset,
			unsigned int bottom_offset, unsigned int bpl,
			unsigned int padding, unsigned int lines)
{
	u32 instructions, fields;
	__le32 *rp;

	fields = 0;
	if (UNSET != top_offset)
		fields++;
	if (UNSET != bottom_offset)
		fields++;

	/* estimate risc mem: worst case is one write per page border +
	   one write per scan line + syncs + jump (all 2 dwords).  Padding
	   can cause next bpl to start close to a page border.  First DMA
	   region may be smaller than PAGE_SIZE */
	/* write and jump need and extra dword */
	instructions  = fields * (1 + ((bpl + padding) * lines)
		/ PAGE_SIZE + lines);
	instructions += 5;
	risc->size = instructions * 12;
	risc->cpu = dma_alloc_coherent(&pci->dev, risc->size, &risc->dma,
				       GFP_KERNEL);
	if (risc->cpu == NULL)
		return -ENOMEM;

	/* write risc instructions */
	rp = risc->cpu;
	if (UNSET != top_offset)
		rp = cx23885_risc_field(rp, sglist, top_offset, 0,
					bpl, padding, lines, 0, true);
	if (UNSET != bottom_offset)
		rp = cx23885_risc_field(rp, sglist, bottom_offset, 0x200,
					bpl, padding, lines, 0, UNSET == top_offset);

	/* save pointer to jmp instruction address */
	risc->jmp = rp;
	BUG_ON((risc->jmp - risc->cpu + 2) * sizeof(*risc->cpu) > risc->size);
	return 0;
}

int cx23885_risc_databuffer(struct pci_dev *pci,
				   struct cx23885_riscmem *risc,
				   struct scatterlist *sglist,
				   unsigned int bpl,
				   unsigned int lines, unsigned int lpi)
{
	u32 instructions;
	__le32 *rp;

	/* estimate risc mem: worst case is one write per page border +
	   one write per scan line + syncs + jump (all 2 dwords).  Here
	   there is no padding and no sync.  First DMA region may be smaller
	   than PAGE_SIZE */
	/* Jump and write need an extra dword */
	instructions  = 1 + (bpl * lines) / PAGE_SIZE + lines;
	instructions += 4;

	risc->size = instructions * 12;
	risc->cpu = dma_alloc_coherent(&pci->dev, risc->size, &risc->dma,
				       GFP_KERNEL);
	if (risc->cpu == NULL)
		return -ENOMEM;

	/* write risc instructions */
	rp = risc->cpu;
	rp = cx23885_risc_field(rp, sglist, 0, NO_SYNC_LINE,
				bpl, 0, lines, lpi, lpi == 0);

	/* save pointer to jmp instruction address */
	risc->jmp = rp;
	BUG_ON((risc->jmp - risc->cpu + 2) * sizeof(*risc->cpu) > risc->size);
	return 0;
}

int cx23885_risc_vbibuffer(struct pci_dev *pci, struct cx23885_riscmem *risc,
			struct scatterlist *sglist, unsigned int top_offset,
			unsigned int bottom_offset, unsigned int bpl,
			unsigned int padding, unsigned int lines)
{
	u32 instructions, fields;
	__le32 *rp;

	fields = 0;
	if (UNSET != top_offset)
		fields++;
	if (UNSET != bottom_offset)
		fields++;

	/* estimate risc mem: worst case is one write per page border +
	   one write per scan line + syncs + jump (all 2 dwords).  Padding
	   can cause next bpl to start close to a page border.  First DMA
	   region may be smaller than PAGE_SIZE */
	/* write and jump need and extra dword */
	instructions  = fields * (1 + ((bpl + padding) * lines)
		/ PAGE_SIZE + lines);
	instructions += 5;
	risc->size = instructions * 12;
	risc->cpu = dma_alloc_coherent(&pci->dev, risc->size, &risc->dma,
				       GFP_KERNEL);
	if (risc->cpu == NULL)
		return -ENOMEM;
	/* write risc instructions */
	rp = risc->cpu;

	/* Sync to line 6, so US CC line 21 will appear in line '12'
	 * in the userland vbi payload */
	if (UNSET != top_offset)
		rp = cx23885_risc_field(rp, sglist, top_offset, 0,
					bpl, padding, lines, 0, true);

	if (UNSET != bottom_offset)
		rp = cx23885_risc_field(rp, sglist, bottom_offset, 0x200,
					bpl, padding, lines, 0, UNSET == top_offset);



	/* save pointer to jmp instruction address */
	risc->jmp = rp;
	BUG_ON((risc->jmp - risc->cpu + 2) * sizeof(*risc->cpu) > risc->size);
	return 0;
}


void cx23885_free_buffer(struct cx23885_dev *dev, struct cx23885_buffer *buf)
{
	struct cx23885_riscmem *risc = &buf->risc;

	dma_free_coherent(&dev->pci->dev, risc->size, risc->cpu, risc->dma);
}

static void cx23885_tsport_reg_dump(struct cx23885_tsport *port)
{
	struct cx23885_dev *dev = port->dev;

	dprintk(1, "%s() Register Dump\n", __func__);
	dprintk(1, "%s() DEV_CNTRL2               0x%08X\n", __func__,
		cx_read(DEV_CNTRL2));
	dprintk(1, "%s() PCI_INT_MSK              0x%08X\n", __func__,
		cx23885_irq_get_mask(dev));
	dprintk(1, "%s() AUD_INT_INT_MSK          0x%08X\n", __func__,
		cx_read(AUDIO_INT_INT_MSK));
	dprintk(1, "%s() AUD_INT_DMA_CTL          0x%08X\n", __func__,
		cx_read(AUD_INT_DMA_CTL));
	dprintk(1, "%s() AUD_EXT_INT_MSK          0x%08X\n", __func__,
		cx_read(AUDIO_EXT_INT_MSK));
	dprintk(1, "%s() AUD_EXT_DMA_CTL          0x%08X\n", __func__,
		cx_read(AUD_EXT_DMA_CTL));
	dprintk(1, "%s() PAD_CTRL                 0x%08X\n", __func__,
		cx_read(PAD_CTRL));
	dprintk(1, "%s() ALT_PIN_OUT_SEL          0x%08X\n", __func__,
		cx_read(ALT_PIN_OUT_SEL));
	dprintk(1, "%s() GPIO2                    0x%08X\n", __func__,
		cx_read(GPIO2));
	dprintk(1, "%s() gpcnt(0x%08X)          0x%08X\n", __func__,
		port->reg_gpcnt, cx_read(port->reg_gpcnt));
	dprintk(1, "%s() gpcnt_ctl(0x%08X)      0x%08x\n", __func__,
		port->reg_gpcnt_ctl, cx_read(port->reg_gpcnt_ctl));
	dprintk(1, "%s() dma_ctl(0x%08X)        0x%08x\n", __func__,
		port->reg_dma_ctl, cx_read(port->reg_dma_ctl));
	if (port->reg_src_sel)
		dprintk(1, "%s() src_sel(0x%08X)        0x%08x\n", __func__,
			port->reg_src_sel, cx_read(port->reg_src_sel));
	dprintk(1, "%s() lngth(0x%08X)          0x%08x\n", __func__,
		port->reg_lngth, cx_read(port->reg_lngth));
	dprintk(1, "%s() hw_sop_ctrl(0x%08X)    0x%08x\n", __func__,
		port->reg_hw_sop_ctrl, cx_read(port->reg_hw_sop_ctrl));
	dprintk(1, "%s() gen_ctrl(0x%08X)       0x%08x\n", __func__,
		port->reg_gen_ctrl, cx_read(port->reg_gen_ctrl));
	dprintk(1, "%s() bd_pkt_status(0x%08X)  0x%08x\n", __func__,
		port->reg_bd_pkt_status, cx_read(port->reg_bd_pkt_status));
	dprintk(1, "%s() sop_status(0x%08X)     0x%08x\n", __func__,
		port->reg_sop_status, cx_read(port->reg_sop_status));
	dprintk(1, "%s() fifo_ovfl_stat(0x%08X) 0x%08x\n", __func__,
		port->reg_fifo_ovfl_stat, cx_read(port->reg_fifo_ovfl_stat));
	dprintk(1, "%s() vld_misc(0x%08X)       0x%08x\n", __func__,
		port->reg_vld_misc, cx_read(port->reg_vld_misc));
	dprintk(1, "%s() ts_clk_en(0x%08X)      0x%08x\n", __func__,
		port->reg_ts_clk_en, cx_read(port->reg_ts_clk_en));
	dprintk(1, "%s() ts_int_msk(0x%08X)     0x%08x\n", __func__,
		port->reg_ts_int_msk, cx_read(port->reg_ts_int_msk));
	dprintk(1, "%s() ts_int_status(0x%08X)  0x%08x\n", __func__,
		port->reg_ts_int_stat, cx_read(port->reg_ts_int_stat));
	dprintk(1, "%s() PCI_INT_STAT           0x%08X\n", __func__,
		cx_read(PCI_INT_STAT));
	dprintk(1, "%s() VID_B_INT_MSTAT        0x%08X\n", __func__,
		cx_read(VID_B_INT_MSTAT));
	dprintk(1, "%s() VID_B_INT_SSTAT        0x%08X\n", __func__,
		cx_read(VID_B_INT_SSTAT));
	dprintk(1, "%s() VID_C_INT_MSTAT        0x%08X\n", __func__,
		cx_read(VID_C_INT_MSTAT));
	dprintk(1, "%s() VID_C_INT_SSTAT        0x%08X\n", __func__,
		cx_read(VID_C_INT_SSTAT));
}

int cx23885_start_dma(struct cx23885_tsport *port,
			     struct cx23885_dmaqueue *q,
			     struct cx23885_buffer   *buf)
{
	struct cx23885_dev *dev = port->dev;
	u32 reg;

	dprintk(1, "%s() w: %d, h: %d, f: %d\n", __func__,
		dev->width, dev->height, dev->field);

	/* clear dma in progress */
	cx23885_clear_bridge_error(dev);

	/* Stop the fifo and risc engine for this port */
	cx_clear(port->reg_dma_ctl, port->dma_ctl_val);

	/* setup fifo + format */
	cx23885_sram_channel_setup(dev,
				   &dev->sram_channels[port->sram_chno],
				   port->ts_packet_size, buf->risc.dma);
	if (debug > 5) {
		cx23885_sram_channel_dump(dev,
			&dev->sram_channels[port->sram_chno]);
		cx23885_risc_disasm(port, &buf->risc);
	}

	/* write TS length to chip */
	cx_write(port->reg_lngth, port->ts_packet_size);

	if ((!(cx23885_boards[dev->board].portb & CX23885_MPEG_DVB)) &&
		(!(cx23885_boards[dev->board].portc & CX23885_MPEG_DVB))) {
		pr_err("%s() Unsupported .portb/c (0x%08x)/(0x%08x)\n",
			__func__,
			cx23885_boards[dev->board].portb,
			cx23885_boards[dev->board].portc);
		return -EINVAL;
	}

	if (cx23885_boards[dev->board].portb == CX23885_MPEG_ENCODER)
		cx23885_av_clk(dev, 0);

	udelay(100);

	/* If the port supports SRC SELECT, configure it */
	if (port->reg_src_sel)
		cx_write(port->reg_src_sel, port->src_sel_val);

	cx_write(port->reg_hw_sop_ctrl, port->hw_sop_ctrl_val);
	cx_write(port->reg_ts_clk_en, port->ts_clk_en_val);
	cx_write(port->reg_vld_misc, port->vld_misc_val);
	cx_write(port->reg_gen_ctrl, port->gen_ctrl_val);
	udelay(100);

	/* NOTE: this is 2 (reserved) for portb, does it matter? */
	/* reset counter to zero */
	cx_write(port->reg_gpcnt_ctl, 3);
	q->count = 0;

	/* Set VIDB pins to input */
	if (cx23885_boards[dev->board].portb == CX23885_MPEG_DVB) {
		reg = cx_read(PAD_CTRL);
		reg &= ~0x3; /* Clear TS1_OE & TS1_SOP_OE */
		cx_write(PAD_CUJ:2BQ i-s7XtMg^06qEi׳VI*"I`[U;`ĉoXE6K@#ײ3=Q<G%cީ͑pYǋYbrV#M}H6<k Bת@`676+3c!S;^&:e6=BW%*w_qv *0H	*nڅ3 pyIf2LU^
b=@=cO(d|+I@)	6Ϳ8d&?HHʿ@FTdPpW_jb a0/tFũXK]bfȎpW~_qH=HD0#	m~S閽%V!?,gcl֐wJwlǍf
Ab8TڻE4G	&}G@Xn=a]	W6Xl_&F\	ކCْZ]i:k[$;RAnB@s(>=?4 ү`ٗ|YuĕArɮ&΁
AZ&kH:޳4}n/QχJԻՎ3!`S]EH7a|V_~JamEp'){Cggu)]?ճj3&iVDT"ɭn
Йh򨉅b.+Y '[j疆-h\@0f:j99}?V9 kb -8a"k+c_2k+IDщ}ĬcFbkL>eA)`RB:[cH$̼:J٢w듲&1cftpDe:Dsbնud0q>k|?笰\gEVmp*
hA	rļ'o}3Byjb[BVn7}YeXEc?`ۦ=M  dۂtDrH-Y}!~Dz,Wq]hE<Pq1r@)2SIk@UCOP]E0{:LARQF6Hj>r6=ްvCN2zc<l⓼R$w{&^jIi-/JL'\ozd+|J|.S=&/_[*vЎg%W+%_;A2SгXOqɀ*g{Z=S:Nz,^hEv#QzI!"jЕ[js&`T]"/LBH*O&ئwNNo蚠vn	&r>P&s4*m5(JD${V12q ەYi*gu.cw|Id̓T؂3*)~L!G?)U tqUZz)?+Of4]	SDJH$ s g6Y
)ٍKC0=}(XA$o˔~TyhOK)~%ig〧pX,@g}Eȏ?ʡmaj-t@dUSsӖ	cة,GT	>7g6>Y^a-F'6L22
)D@6g|Q3H8 Q'qzik؋$(~^FgBCܖ*L#rߓ>5}ޑO3<>hi ꉊgz7anKӧpQ Sev1x,ҿx$P9hX-4߮>s ^]8$c۩$mYMHM!\	Ͻ՝#(?ְ0V|tA?щ4B3%VvըntoVݵwATcbrJ^-iP&C/OEcjftG˓@}7Z8d/zFUj!{scn?+0*mр2ifQ&nx[X!ƅWwt?m8xbLU0%cfiEV,xG_9<Qx'юMv kJ}uCJ`2zߒ)b9;!3/tmt9B)k-ʂ UO푼+54(. X˃aޮO:SIbR
7?Ev#k'bǭL
cXg\1i8`Y6qul,tݴR5?Eq4"u)Ur*dǧ֠ւmHwbu$X]c*	TUbPO
yOYwp)4S%g!q7ݾ^;0w9Fe\7!#2V)Q_by+6>IC)yL(tw,qL*R5pqvn+i^zYdGթdi/8,rRMh`;xsXbWfa޾+Fm%$T$?޲mZ2>O)s/6}'>4^[tT+zl* x[4.)|zÐҒzy]lpap1
:J$=H
JAm\dmiӹ0q1D?'_g	K"[0xDL\!pwb-Е0x`]bj՝sԝ9JseԩSOCiDfCc3f(%4d%S.vϊh?,Ds!1nwjfJH:LKOcy?,62]}tP1Y{ ޞ W$9|nil؊Ng Le4aH4?닄ȷk;O{,#!NP`J!}J?u	ra
=;f1[m94 %%;*Dm;rDYS'q(|ƺȲ8Zpj9O5G'io|	|}Dw vUu]]	xoZf&%s᧔Ҫ"Tnis4tVձ~PPVo6M]4

Tbyb;tP-,@sw![yw_jU{T
Qr΄)i֥(ffBUn^@c;M.m	8_yàS|Y9R:T/sQbE8ASzNHck:://s}BcdqV(跅R+'v,r# W
XE&JWeqi	7Fu%po-z ix痍F$WÄA0-<q2M5sSڪQx׉%}Ƃyy)mBD86Sd;Y1 :		H%՛AdDlP]jގtӴTtO@r96C!ؘݎiUY4fnw"G&5t8n:!'
}G#1@774Y
5ΛhKa7w5,$AѯȩsȢv~!9u([ʤʤoJ4tHuDߌ"L֣SSHJ;'?UϘQUmؾ Oy|EOxYp9Ē^Kۄ_ߔ&Z-1>j1MȨ̷;0}VaR&+F3U]L	j q׶ _Eʧ -`ŗ@3l^xtVZ&j?-(w_Ry$+Շ<X9	c |$C o:02i<~a`62X=U{!|cN'=d9`^a8&yxᵲE%ˁ2GzVߞKEyQb 8NKCNƜ[9T6m͖r8os\g]&'׏q	ˢ>KaVziKxw_-fv;V4}uc.sb:|شC3jsڒÓ=>o&@JUS	JN$t3LOl*<`;nߡ>͡A>x{р8+k5`\XTڻs@}^1jQw$f*9z^?Kr/콘qcnY7JMVYM{Ez+(*fê^<z፞L ޔ+s 46@0D}KB /l8\NW% H71CՀMF3!(AEr +n8򊒥ܝh8G$>j9M)ٝEz][Q=xôz=./O(4ɶ4pW+	`;wfJB/[~3	!2-r 2{	)dcd4],bPp,gQou_;څ9vFup ]4/CύEQwh	%QnMdڨ=zHH&Fعc ?xf"_:$_~#uk9F|X?YWVMZ!?q~y),LaNQ&/N%=Z4Swt{Qf3`hR#2ɚ}LHm`W$NԯzE|e}	Rn69w˩M\>&#ff􊪝}nz1o4\4v]]!Pz؍ԩ!t2cu@1yTg>]iSw"D^!Z4ʯsx975.( u0$/ԑׄp@(O,^SBEe)/",CBAc4}JbndnJ)vՇ8i[ߔ$2^hV]ݸ'Z3BMSZpv!A50dx_NA6|@P=iގȽe	C\5-D
; v"A Q`a[ǣ7,$buұPѵ7RZl]?Xp%#k >?$L`]ChT=%j1R6(VBZ{ad(ngѯh
:(C3narS>*<LABi"F~ԃ W}H̋
+ ]q3u;>
5u,r'|>s3$`RU3 a6hIRdsܛ~tڬ{oRX-7cDu~d\5V@\wqwe/TEى*HߧΒLULrR
{&|W]aˣg#e /2~"<y6)
;{[\o_f:ׯ	l*6̎זFO抩0APX)U*R#97 k$2+lap'h ԼO׍8̮ѰU6;-yԪA
60Mj
cуYcC6騧)AkfU4? PI:= m̂\Q꒗rEbjش"n;m7ӦȝhQ &wPf>9$aKY.d]4$s?ua##8^^E&3ob|VJFlo_,$:#qpUkyl(A+Pм].v@A
`  A5}OE/?LOЖD֕&~[C>\!	[5J28cd{m*Suu#dƇ_S\-iOi]kB͞Ç@3NL2֐΁R0J$o%^Uv-nz3#SYs[y	Hҝ@9*LJu 4HgUltWêg rB
y{h9ME,4	! z%Uؗ-c y8 z9VCFu_'F=uHFuV w,`)F'?`6šºM/%j|RpG>ľUY
(9Wfҧ< *}53)ln .9e:η5Ϻ:8,.4ڳ*!uG\j/7/LK~-2GQ!4;ˍfM6M`Ru-1us{5iz̺v:eExN^lL.?,1	~9M-V )t&s5_h'H=hHg!ytϠ<FTȃ}H?.e6~E	mms1
v%!*b(7Ma6a̎%qGrJ/IGՓ]M:BWA>@kXϔ/j>d1>>Q	E.@=ZuiA#M
ryϠQ>#}6uV}cB]ڮsCrL)B?e5hxվIhU
MK!|}D-	б񫜅W@ev~_*L<*6RaPЦAwc!P#v=g@xh b,A}j*2
8^}TsnBCQ8#2݁u M\ĿM8rG9[P$Z	`FQ2 ֮p5<.Cç	zL[:j<H/
;E6ܰn=18rQ=0\1RN[y
vYq^2M;g!sb>|P:a#FQ0%-Efw-#50N8]c9%-e)f6 qP`e&Wy~\~
Bw`Pڿ6/9-߭+򖱌6`jpjVj\GJ7&PݽR!N bȴw}CU-( J6Yɇ&.By0Cn:{qJScr7P[huw4HU
qiZ{Nwq)5C71!H/w}$bhY CcMY@.;X' mVHkW)Mab8|؝dVMq'RlgV_Y_6"z~ELʙVN@HAq'LR0!,yp/?)1UD_cRwli)~9xvaW)쫹~9Ӯ.As<A0sC݃26\.tF5Hyi1Q:?)H.]SFUI/[%EF+Y%ƅR_D"Nmڔ\Yphm0)ՆV{#D1#SZ;CKEx)@nÛt3@ٹ*CTJ<<Vp˰b0$!,d>f1VX!ٽ>vʜ;NWar%|`3Vfv:ZaՔb^LsvMPPiͫ~ЩfIW=ZB;V/dwy壧;dk14O2Ij"$rn*@M=,Rc؝Y$L../r9n%l8CM;a0+3;?\*T@{1d%I0֓P!Q$p9!5{&/JPNJ2^Q?%da̬j.P{Z4Ix,Dy櫯H/݋
kG^-^@ϙ{Y"ul{gB)P!l$ardnjwcR8_LX/hˇq?[g	:IPXf [bHZF뽱JXQnkVx	5	H!5`U'1=iCM='rȞ!CcZj
oM7	#\v˛aIbzƀ%%,	tH:4I]a(@&mQBDstv`%X.HCzص&f}hQ.];D sԁΖ[g*|6
Vi0ل Xz[&zDW?%-N)ݥ8>ٟ=JL&AAQ_SCU?F~v{!5nW[+⳧bTuuye<-(?My7̟U-	Leo@RGN]\ջ5'j5"`FqεG[:}Ұ˽yADSX5TJf>$}>{~O0#h "k&M{ 7TӦnؙ!ojө=0u36/|>(?\~׼Y_;$.R6&+̇AJ6gZHps0xzmQu7X\5;ҊQ_744ҭSZr*q g2!s~Rۚ2c[+3$8ܚy8׽=3IF >}$B˔S9&PxO@}SV"_.4s ׃X4;0йaB!/Jl9l\ya<@~eƗ>W,g^u`Nh+ف Cpi.a&̤?.3ee#}=>F	]i`>;+'eǛCŸC('0:̲QW6Z?tİ{O9~VoQǎ.D,'4G? ֙3at	VX{~U[rvfB;M~*=lod-bjS) ̪|݁!Λ=>pW|zk3ﲥ/o&s
@ǿ#*@鍫iA^P>a+*ȣ#Vy.ڤϩ͟'~HuRinawWJ[q+u{jyS:so؉0"4ϕLlXI=\<D\A'>:g@&ś(_V4~oԚQIبl>py,,E
gIt\OPC!D\IȠƓI2["Dz->n1Z?Q`ˈ5G Ky0,wUWbN{FmVS;^v\u.qjD3#GoUsvt~^ŚuEiuV	՛GU#Mf&fδ&f5b0ތlPS*tE\cPh$r'~8=-窣qxYc9\zJ}A{pc?;9nwc!edmIc2֏p `Ia|b`i{ԍ5bJ:o OӃ%=Ǚ^t.g"ʺ}$H7NjUqJ7No3e\͵fw6iCXB
ҏ N}MU4ԕ놣U
8t[V0_vr-l!ձn䂁RDA;RzG)>'m^B)Ɵ@6[.}ܧ[D$=D)I6P`_Q Q3Sda+LP^з| ћSXφ4FYDD?0Aw׬wؐm2qt+bqwdiݧ7q|&ڄ@u[C544hsK|Ghk;iZD_/VzG{"bt _)eSQ|Co,;u!stBնxHG	Oވv(B=zNw4it0TXEJ2uIWpد_/߄T
vU`[$^߀}xijZaJ(=a~ ίD^fQlj2K&k/Y+\ fhŜ@X'iH"z&d'OAwC_AbU͂th'{c>4IDKR.F ] \VI&/I㞫I4p|q"nL5v&.\>}qX]>uЛZR=CNz,'+FdC"rjz$F|D3zN7X},ӅXר*\VF[MwanECu˚[2p+NvqV$ɜDZcn=;~t+փh896)̟@~!#{᱃6ZD> \&td @1A8&-"=f!F`]P֯ bsC(:Fܖ+uPѾ<_Vo5jnbkHvNYQh Iƨv%^h`A]ՠH5]U09wŀ92sd^-fokM˩]MZ",YD}c=sMڰU{;y
Y]('7 rC&^S"1EZ;ȺpTX:R+GmYl.<D$j@;N{&&N|Q?Bf	)XQߎSkscͦ5I-wI)^f|iW &jDHK{	tmK}Xy"0? <bONģ3QH2{.P4ET1<?SQ`W߻49{)%E0O 2̞ r&x&O>ceR,$.YnWnUҪޓELD[0sv(ĚS\)3Q4*{A[;lj1Äll"2YՖŊ,tG}{&?% $>*nuZ➹u)ni:ߓUi'iW6h㞒1 r:u5n)T+I0T2;ͪO|_mqєt0ID+tE}6.ؤ3wW.5vKhٯۤ_ RK~mu3FEž˯F5805n$7)TB:2O &=1f\ѧ:0/1!dnS:-i*Gis.ܠ?D
ܸ	_;icw⁬"07!*jxJ<΀Q{f\U>ے0,$6Lra.7Hg5N5\Tu]nz5𴤲tgT<!ZY=12Cw9~NĔɎJEM#1۹RbTJ`OX]!4!,u)6g"c<K#0bsH68Wt#Kرܖ3k۵bGt[SM	=9? 514.s2@/?S1]W(rdIn]ﲺdE&:KJpO	\[ܬ?ŔQ_"&*aXa)H4%)yb *MK?yQs2ӥ4۪$k'*6S\VȨ֮z׃!՛9]<HJ B߅âVIuE`@MxO},kM]GAraֻ8Y܁j/_? kAxwּ+=zn!P^Eކes^ƴѝI$_ơRz/7Ǿ=1es_mSy%ZJOU kLdi/y M:>UJH$jNş&Qɏ SƤBf,aM/KfXB8 #A>q=T7ROiS~=((d|nLcF1Hl dKoaM5@]\9g#U+!fћZ>T#:l[||T40}/py,)>E_湣- )OnN '%9&$l*i𖻣
a\nE(0a}RDw+y氞?jU&XNV򁘲աH=ZOHmQ9Xzal
|C3)f䧊w.I%d޴*໴4 p5/IARp̛jL=Aheuw%-! #ߑOh^K)BE?&bzqbjh/;	9,ѡu+@`Ou
	qolVÔRJ fd4Ӵ.J!St4ņa[ψA^M!>il3Jm\O겅+2A64V.$Kgm7'eU`bKC>*(Ӧ6SioS(_3=e\0y
ZNf@N!@ZOJ4;(>;G%/@
XheX%r٫aB6ˡd[C9Fnv2cpS:J,f6cY,-`ge3d!.d[)¯xJ'[eVSE-Eff>> n~:`P*&HF&]Bawu~[^#\M5b(%U2/!KI::EƊ=)KF{mV$;=:NKz*9J P0݇co:a!ELӯ7ZpCl2qƩ"6+i	a|7ū">N_KabXP44Iӊ޹#8/?j1]
0i]	$Xlw{rwps <u/ bȝ'n7&l~kqFX	=@שICs;aRjN{ذ~+՘VRnFҘk}\B6gNxz˞ewQӂrࡲ;	a;%+fUSV^4U9<וi@SWOW~hïy2TCQ
4tlo:}PB=~TR{u9a#:wFnE(+p{Ɔy$N$ #sj9~yeÐW5wI9J4t	C1?whpA&O{NNwwb#pLߡRo7ŏ[ލVP&O#27K|h2rP?0)l-nO HC?[;&?\3C`K&\Gӻ-r%Y׋H#|K&&T+y[жXvtH%١W&ERY2hۀ[SX1twW]kk	[Cp77E>q7[T$cvF0N&H	)`hd^kGWj"5]Gwh3h^XҎRݴc.2naq3/P(Z>>j+{[յVwy@E'l1LXdrV%s?dۛP|t(u9*rXKÍV|/(McsVO 7Ep@epCXBpG]V%&c%MD(P&)Ž\ɚo0%obd'&KWs'bA lC! 5Q|fdS∩U:ѝ̷HR *{n-`da;X0c?{QB 5ؼ&y AoZULpQyvFlμ;#թEAl
&Hl MenjM~v".	IwPLe(1plU'\V4*_=6;2w)͠BcpUJg#+pEU|tfIgnud@8TK<)6/4K͎Y9єN mM7wݭ$o>ӣ
pPsP+=hf#	ETڒ*Zm#:X2t`8VcT-fB^"Asv!,xzE)ߏ٥︎<U"}!78	'04\-|<,@UZ`gEW+CHڟż=X{>fit|leW|=`tL Rxy^;OՃhXwIsUg8
Dg-pR!W}q.mǐ0{)W}VҬcOz<*>Y`@=$ͧLLdzN90;y\#&Mt tiPAroNٮvU9檗xQ?/!C!V%w-,%xh={r/_Gh5hJU*=rj4皠jOF5`3|*J6U&@GG|=C$)J~M&8Q]nZe[0/{́c'oo緳لO2#߭YRV6VSa1H\3hѺywP\cY8a{`eƹ}(4M0I&Q"MDLtqX RWVN+4åGQzWPj8Xa.5}F8/'aOѪAVz#ap?) |\
jr@*'@=#EAKcU}PJMxΩ8QOa-_uLIux0&+63<l~$*;#Hf)5%6IzLCKQG]O	P WiU@:32C-SW
qk3noSܒ!OA^cH~V$ĕSI<#)妊c@*0i6;kLB:ԾP
u6s}~|Ѐ{bZZ#&Xy+\9Ud.柟vb^B{Q%d&/ p،&.etgo	~3 NxzQ'$fĉ 1uӄ90NINg3Z!F$OOy[D*W⥒(܀Db[b=Rqn&n>(tLNIsJ7:&R?6
b3 pRKE%$[tp\	M> ނp3ֽ%ragk	9XJj<hk~( aSg!KϒogtYT,Ҹ2޴d~hr$w4-ӄ ؝-9@q"PW8ߖ%.0L=پb'6'1d([#XsfD"G;tus|b
>TM*ʋJܢTd?&Ξ{6\kgFma^hZ>9	OPѨ6:͔^f<IZk1^l%ߜ:ۙy;:N(܅_Q(0T:m$3ʼNj[W!n򮙅gF&640UjN_&hΑrOJ21/y|Zrf9EM6	*O($m3y3;ӌr	}3mͣNieIfFm*P#JF-!lnm`~FG]QܴEe	
_"MֈWY5Ҿk{v_ɿaǐE>ێK0"?,blyVJTyq@iR@i;̘P#>[ad1êxY[$h*jr>MEdV[|߼F\tjEhJk=9Wb`qQeٜρi"N}o}Q8G<|;71d4\}O*fUW"^2埼H	3ʧShgA	oq
np_S	oLjfeA2{+||BCt*,ۈ }n.FK%v~=y)	Y dh"(vwL1ptLu$Q9wT${]$qg8#$*㲧vԗ|HvPycxkv
-x>Yj[Q<z<࿠Rdb!6;ў|Gd?1T+ElnVcXXQ-Q/$98&JKBE&'07W Ӿ	y5Gu^96AnnC#{~PiR9M15B6TgӝTSD轳FXlcXFpIډv*įw[1dڐ,Fih`(<OҭbR |.&%s
)0X֞>ÞRG#/Q.svB-5}UVe{mՔzooy;"m&ZA;Dl Y׫R{i*.XS2h& 8BЫ'i-<ιlVl7&7'$6,|r?ـBYR/T9ɑZq'Ylwu}H1ȎC"풸	%j$JwelSj^axA=""حrjzޯZH,4t|059֧"'nFP.0~֟TN\yDbi{#l$q][&F'+SC^]5hO ;Ui{\|	Q>1&K$~y{=Ŭ45^)GvR<7=hท4x/
=U*/ql}]VgU}0\\ &e@c{A -~}Njs'Zs<E퉻&Ct#ʭU_VM;RPe?uϗi	PxHِr\#e>b\(V\t po=eU%N/#*eVfG3V(b4Ȅ!!&P[s9PA)gI:o05[ו}svljhh9˰d9w$>FG=8t}
҇0<iL;I7ئDrI"J_7'pI;l @\JtLzWuݧ`WC'*[AJ=%q[g.62oJnnPXbT}@д~=PF!nDC!Ǵ*HsNщs\gӭ;Ibi^QZס=}QY"U# d sUx!)40j& 
l1@p %o2;ѷJj(tn4Bfd\n(qHn@kPvAoSX4큧gU]v9tR C3[~Kk(dI|+>QG^Eȱ(N};nAW|s$ t
%p ^v
W|3e/[gud 3r5pc2%<(-O^馳t2%qDM&Vp=BY$d\acHYWN5d ;#mG	yH*)tv.Q#
;\G
XE)1=I )VAُ~b8T8iqC*?bqnap"	W}
LI2ӡ[|Mt2]П}eu&=]J+1µR481{+T<"U&jú)C'
ƕ{wcW'}b	X?")@H,̀JlX@CpQ -f+Asm"yNYw;|jgͱ*xmt5kVpȘ	Dzm"6"Wh'`n6q?N_MŪBwjKEZ1/dGe Z<Sԭsji(bJv,DUgv08鯎79H*BmnG^ڣ62|G| ]<(:z1ހԫ˚	<iЧ;?j+*YS*RY$[]UޙMqE6q$	3VD_uXr2^RYzyHZ6Ywp6ERY,q?>[3>zfեCY]/YcsEƁ>gL}X|[_6$YlDNx#F2*/Aw|v6rltd4O`_xf}J!EO+ޝO65I3GyĴ1^+Vd+\wěo\o`m`eD fo2d\j:FH#uʱ'Y7Vz槭:`3&c=`h8ixM^[jiVpp+=E|dʖ_Qf%i3d;/D@
y1A8v#J轼/ťy|-b;4Z/1ϗ©<2lw-]|f~T6nQ0#!bb*juC-#WEFGdG!R$Fhq㢶ǻe+r.]6Xi̵#v7/n!Oо"dI5˫ᢴn\[lw2a岘a,ՍJS3t@^0pafc><=Hf75!q>Sq;Q9&H	Fȑ?όAADs3g~N
"ig3N/'][՞bV+>s:qp'PyQiSm?$c[﹩X8|YIwÔN,e\LWVxdMD_q50fXЗ3E<Ӈ|b}H9Yc˞b"/=_ީ8B|3'ɹ<#sas,:b$K0/u1czΨS1pC>Ah\1@BN:'t$j^YKg5C\mc	Iq;ĚZ@"uܜ;8Yw@Gbʫ-?uWT4i&L0sIܜɣ
@ܠ\_n	DǂId6X\2$&#gl/% >ɦ}}
-8UhB
Aը4P?zi[ԟ4h^hsSV'"p.K<zj{Y]|<@, 1%c;f@"*3MdÒLcvG4n3iwv]`ƻv-Za@>ͨzi7EYbQk] @|Sm"	:Vo"	qӗcY1F364x64bcuD vXi}vihMs3z}18q>*8HElDClb~%-f>bDH>9(r}}+1Tܡt#GgcOi5:5^{S PP
/ܮ+{ѧl<M&3rR:4F7`(]dܪq& ̓5ԍxceDɅ0~#oh82.6 "͊(0xtJ-^0ZQ},,#;M9\ws#)&Rh=Α1!+WF8~nz665^*niE=A%$\ w)T])@^Vx(}(G%+4ｉC%KfH`v=Uo`6[::p2utpxz(E$]X	3~ .*("TI4rͫj7HoȪXVҎW-z!,v0QS˔d5j^5owRW9<ԿMڇOyƺJ`K@$%\I2vLj;m"Q	hL!87I):B~o 퓽6fb%OKkqSkYs 3hpP(H
iT`	?JW#kߍ`{Zi$"-qKfpMeϧx0ƜNҘ]2Jx:l\$fYƴ@x&N>ݶ&'nO.;o>͆q^=Wpr^tMgIO#YړBd%'$%ūS_")bq<AR=FwBpL*]@a/Mo*LP xТELp92/9{)mxf˶F+'2ctov(K>0v(*<W]K7]t!OkYj~(ĒyUYkȁxςvB<;&~b$M[Q 
2m=kav
Wq	b
Y˝5τ-Vc5)3
;)7ӦvO4ӛE@2
j0YVٺٽ&gz%s%+V(CJI^M_2)vA(WH0>N Dt$Ie9~a_+wItJ^,D6HkE-ւsk|=BJȇmPuJ=dgdLk庱-$OTh$^G6z XpPv=Z-Ӿ8v3bvVlf(ԛ-jPP{uH	&˯x(9=>pb=m_pf|PiH\ո.=Ue-µew/:mG ejx=1\Af/*qE~܉*<V[֖+.w*BUZX/*]"d;2m9FkGKWEh_kP3`M4g&9'.KDaCmIh{@&B4m<S;)4	j|*G+H|ڗѣ\,<N~;G:7sO|e]?m)VhP|Ua9 z۩  1FTϛ`wM%ev⬓"%#5>#Eb	-j8`ЮL* 2@Su845A0VrsR*VOυԡi7(UGVߚ/V4DM݉węO%T
;8-F2,2tRnS-D;{$:A#6do iOi&dv$&1? ǒBCw&FW_3^0*dNX}kUAnhUΨut{qtApzJe.T7qDϲoe{ԆKn)~ 텼u.Ȕ)dkqP｝Ikem*QH{D*as;:)`ٌqG{܏`ʟVܑ u}G3ݔ px'SsA7v:k6cmX$NܫxIg:#N_$\Ndt`=fo0J Ox;Wр qh.3r,bתOrYM\}|"b[5FlIV	[GtFeEߵh]OD9D66',|ZP]B762.md	!11jTq~:{$Q530o*O={yT ȫ\`]~FP]Z"ަ
%I3jh п1ggDNr3y˃8	tq$a `iq%zM,0H'}F0YZP1!"UyWNH	Fb	a򓸯SPKF҇N{wtv5Ӡu/tʭHN1Eꋬ?.ORvTtDW4IsJ6\&:t6+MW_/XbR)xk|u+O:垳]UkD-Œ<FCCq׻<ﻋWu9>Nlr5JVzLr0̛`6/&pD!NBlP"܋ٌ[,yuU{L,d[j3|={cN-1C9dt'4b)I}XʽD
P
bJȢ+PYIƒ@ㄚfy'VpƜBOrx}KJ{i/}]!۞Xp̜tt*0_ ##%wSQ} GDrdꪝDR\*nB:socn)m/5'r[Qq`6W{nhQ3/wK|IW%i|r{ 1"0/ѓ]֟m	P͜H
k0v@ :(ܥv̤rw7ބ// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *  Driver for the Conexant CX23885 PCIe bridge
 *
 *  Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
 */

#include "cx23885.h"

#include <linux/module.h>
#include <linux/init.h>
#include <linux/device.h>
#include <linux/fs.h>
#include <linux/kthread.h>
#include <linux/file.h>
#include <linux/suspend.h>

#include <media/v4l2-common.h>

#include <media/dvb_ca_en50221.h>
#include "s5h1409.h"
#include "s5h1411.h"
#include "mt2131.h"
#include "tda8290.h"
#include "tda18271.h"
#include "lgdt330x.h"
#include "xc4000.h"
#include "xc5000.h"
#include "max2165.h"
#include "tda10048.h"
#include "xc2028.h"
#include "tuner-simple.h"
#include "dib7000p.h"
#include "dib0070.h"
#include "dibx000_common.h"
#include "zl10353.h"
#include "stv0900.h"
#include "stv0900_reg.h"
#include "stv6110.h"
#include "lnbh24.h"
#include "cx24116.h"
#include "cx24117.h"
#include "cimax2.h"
#include "lgs8gxx.h"
#include "netup-eeprom.h"
#include "netup-init.h"
#include "lgdt3305.h"
#include "atbm8830.h"
#include "ts2020.h"
#include "ds3000.h"
#include "cx23885-f300.h"
#include "altera-ci.h"
#include "stv0367.h"
#include "drxk.h"
#include "mt2063.h"
#include "stv090x.h"
#include "stb6100.h"
#include "stb6100_cfg.h"
#include "tda10071.h"
#include "a8293.h"
#include "mb86a20s.h"
#include "si2165.h"
#include "si2168.h"
#include "si2157.h"
#include "sp2.h"
#include "m88ds3103.h"
#include "m88rs6000t.h"
#include "lgdt3306a.h"

static unsigned int debug;

#define dprintk(level, fmt, arg...)\
	do { if (debug >= level)\
		printk(KERN_DEBUG pr_fmt("%s dvb: " fmt), \
			__func__, ##arg); \
	} while (0)

/* ------------------------------------------------------------------ */

static unsigned int alt_tuner;
module_param(alt_tuner, int, 0644);
MODULE_PARM_DESC(alt_tuner, "Enable alternate tuner configuration");

DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);

/* ------------------------------------------------------------------ */

static int queue_setup(struct vb2_queue *q,
			   unsigned int *num_buffers, unsigned int *num_planes,
			   unsigned int sizes[], struct device *alloc_devs[])
{
	struct cx23885_tsport *port = q->drv_priv;

	port->ts_packet_size  = 188 * 4;
	port->ts_packet_count = 32;
	*num_planes = 1;
	sizes[0] = port->ts_packet_size * port->ts_packet_count;
	*num_buffers = 32;
	return 0;
}


static int buffer_prepare(struct vb2_buffer *vb)
{
	struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
	struct cx23885_tsport *port = vb->vb2_queue->drv_priv;
	struct cx23885_buffer *buf =
		container_of(vbuf, struct cx23885_buffer, vb);

	return cx23885_buf_prepare(buf, port);
}

static void buffer_finish(struct vb2_buffer *vb)
{
	struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
	struct cx23885_tsport *port = vb->vb2_queue->drv_priv;
	struct cx23885_dev *dev = port->dev;
	struct cx23885_buffer *buf = container_of(vbuf,
		struct cx23885_buffer, vb);

	cx23885_free_buffer(dev, buf);
}

static void buffer_queue(struct vb2_buffer *vb)
{
	struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
	struct cx23885_tsport *port = vb->vb2_queue->drv_priv;
	struct cx23885_buffer   *buf = container_of(vbuf,
		struct cx23885_buffer, vb);

	cx23885_buf_queue(port, buf);
}

static void cx23885_dvb_gate_ctrl(struct cx23885_tsport  *port, int open)
{
	struct vb2_dvb_frontends *f;
	struct vb2_dvb_frontend *fe;

	f = &port->frontends;

	if (f->gate <= 1) /* undefined or fe0 */
		fe = vb2_dvb_get_frontend(f, 1);
	else
		fe = vb2_dvb_get_frontend(f, f->gate);

	if (fe && fe->dvb.frontend && fe->dvb.frontend->ops.i2c_gate_ctrl)
		fe->dvb.frontend->ops.i2c_gate_ctrl(fe->dvb.frontend, open);
}

static int cx23885_start_streaming(struct vb2_queue *q, unsigned int count)
{
	struct cx23885_tsport *port = q->drv_priv;
	struct cx23885_dmaqueue *dmaq = &port->mpegq;
	struct cx23885_buffer *buf = list_entry(dmaq->active.next,
			struct cx23885_buffer, queue);

	cx23885_start_dma(port, dmaq, buf);
	return 0;
}

static void cx23885_stop_streaming(struct vb2_queue *q)
{
	struct cx23885_tsport *port = q->drv_priv;

	cx23885_cancel_buffers(port);
}

static const struct vb2_ops dvb_qops = {
	.queue_setup    = queue_setup,
	.buf_prepare  = buffer_prepare,
	.buf_finish = buffer_finish,
	.buf_queue    = buffer_queue,
	.wait_prepare = vb2_ops_wait_prepare,
	.wait_finish = vb2_ops_wait_finish,
	.start_streaming = cx23885_start_streaming,
	.stop_streaming = cx23885_stop_streaming,
};

static struct s5h1409_config hauppauge_generic_config = {
	.demod_address = 0x32 >> 1,
	.output_mode   = S5H1409_SERIAL_OUTPUT,
	.gpio          = S5H1409_GPIO_ON,
	.qam_if        = 44000,
	.inversion     = S5H1409_INVERSION_OFF,
	.status_mode   = S5H1409_DEMODLOCKING,
	.mpeg_timing   = S5H1409_MPEGTIMING_CONTINUOUS_NONINVERTING_CLOCK,
};

static struct tda10048_config hauppauge_hvr1200_config = {
	.demod_address    = 0x10 >> 1,
	.output_mode      = TDA10048_SERIAL_OUTPUT,
	.fwbulkwritelen   = TDA10048_BULKWRITE_200,
	.inversion        = TDA10048_INVERSION_ON,
	.dtv6_if_freq_khz = TDA10048_IF_3300,
	.dtv7_if_freq_khz = TDA10048_IF_3800,
	.dtv8_if_freq_khz = TDA10048_IF_4300,
	.clk_freq_khz     = TDA10048_CLK_16000,
};

static struct tda10048_config hauppauge_hvr1210_config = {
	.demod_address    =