#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560cf6eb8150 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x560cf6f24cd0_0 .net "A", 31 0, L_0x560cf6f017a0;  1 drivers
v0x560cf6f24db0_0 .net "B", 31 0, L_0x560cf6f25840;  1 drivers
v0x560cf6f24e70_0 .var "RA", 4 0;
v0x560cf6f24f10_0 .var "RB", 4 0;
v0x560cf6f24fd0_0 .var "RW", 4 0;
v0x560cf6f25090_0 .net "W", 31 0, v0x560cf6f01a40_0;  1 drivers
v0x560cf6f25150_0 .var "clk", 0 0;
v0x560cf6f251f0_0 .var "s", 2 0;
S_0x560cf6eb82d0 .scope module, "m_01" "main" 2 12, 3 12 0, S_0x560cf6eb8150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RA"
    .port_info 1 /INPUT 5 "RB"
    .port_info 2 /INPUT 5 "RW"
    .port_info 3 /INPUT 3 "s"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "A"
    .port_info 6 /OUTPUT 32 "B"
    .port_info 7 /OUTPUT 32 "W"
v0x560cf6f24210_0 .net "A", 31 0, L_0x560cf6f017a0;  alias, 1 drivers
v0x560cf6f242f0_0 .net "B", 31 0, L_0x560cf6f25840;  alias, 1 drivers
v0x560cf6f24400_0 .net "RA", 4 0, v0x560cf6f24e70_0;  1 drivers
v0x560cf6f244f0_0 .net "RB", 4 0, v0x560cf6f24f10_0;  1 drivers
v0x560cf6f24600_0 .net "RW", 4 0, v0x560cf6f24fd0_0;  1 drivers
v0x560cf6f24760_0 .net "W", 31 0, v0x560cf6f01a40_0;  alias, 1 drivers
v0x560cf6f24870_0 .net "clk", 0 0, v0x560cf6f25150_0;  1 drivers
v0x560cf6f24960_0 .net "s", 2 0, v0x560cf6f251f0_0;  1 drivers
v0x560cf6f24a20_0 .net "w1", 31 0, L_0x560cf6f35bb0;  1 drivers
v0x560cf6f24b50_0 .net "w2", 31 0, L_0x560cf6f35ed0;  1 drivers
S_0x560cf6ef4170 .scope module, "alu_01" "ALU" 3 22, 4 6 0, S_0x560cf6eb82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 3 "s"
    .port_info 3 /OUTPUT 32 "C"
v0x560cf6ee6e80_0 .net "A", 31 0, L_0x560cf6f017a0;  alias, 1 drivers
v0x560cf6f019a0_0 .net "B", 31 0, L_0x560cf6f25840;  alias, 1 drivers
v0x560cf6f01a40_0 .var "C", 31 0;
v0x560cf6f21a10_0 .net "s", 2 0, v0x560cf6f251f0_0;  alias, 1 drivers
E_0x560cf6ef1290 .event edge, v0x560cf6f21a10_0, v0x560cf6f019a0_0, v0x560cf6ee6e80_0;
S_0x560cf6f21b70 .scope module, "rf_01" "RegisterFile" 3 18, 5 6 0, S_0x560cf6eb82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "W"
    .port_info 1 /INPUT 5 "RA"
    .port_info 2 /INPUT 5 "RB"
    .port_info 3 /INPUT 5 "RW"
    .port_info 4 /INPUT 1 "ReadWrite"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 32 "A"
    .port_info 7 /OUTPUT 32 "B"
L_0x560cf6f017a0 .functor BUFZ 32, L_0x560cf6f25300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560cf6f25840 .functor BUFZ 32, L_0x560cf6f255f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560cf6f22090_0 .net "A", 31 0, L_0x560cf6f017a0;  alias, 1 drivers
v0x560cf6f22170_0 .net "B", 31 0, L_0x560cf6f25840;  alias, 1 drivers
v0x560cf6f22210_0 .net "RA", 4 0, v0x560cf6f24e70_0;  alias, 1 drivers
v0x560cf6f222b0_0 .net "RB", 4 0, v0x560cf6f24f10_0;  alias, 1 drivers
v0x560cf6f22390_0 .net "RW", 4 0, v0x560cf6f24fd0_0;  alias, 1 drivers
L_0x7ffbb1db50f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560cf6f224c0_0 .net "ReadWrite", 0 0, L_0x7ffbb1db50f0;  1 drivers
L_0x7ffbb1db50a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x560cf6f22580_0 .net "W", 31 0, L_0x7ffbb1db50a8;  1 drivers
v0x560cf6f22660_0 .net *"_s0", 31 0, L_0x560cf6f25300;  1 drivers
v0x560cf6f22740_0 .net *"_s10", 6 0, L_0x560cf6f25690;  1 drivers
L_0x7ffbb1db5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560cf6f22820_0 .net *"_s13", 1 0, L_0x7ffbb1db5060;  1 drivers
v0x560cf6f22900_0 .net *"_s2", 6 0, L_0x560cf6f253c0;  1 drivers
L_0x7ffbb1db5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560cf6f229e0_0 .net *"_s5", 1 0, L_0x7ffbb1db5018;  1 drivers
v0x560cf6f22ac0_0 .net *"_s8", 31 0, L_0x560cf6f255f0;  1 drivers
v0x560cf6f22ba0_0 .net "clk", 0 0, v0x560cf6f25150_0;  alias, 1 drivers
v0x560cf6f22c60_0 .var/i "i", 31 0;
v0x560cf6f22d40 .array "registerFile", 0 31, 31 0;
E_0x560cf6ef1520 .event negedge, v0x560cf6f22ba0_0;
L_0x560cf6f25300 .array/port v0x560cf6f22d40, L_0x560cf6f253c0;
L_0x560cf6f253c0 .concat [ 5 2 0 0], v0x560cf6f24e70_0, L_0x7ffbb1db5018;
L_0x560cf6f255f0 .array/port v0x560cf6f22d40, L_0x560cf6f25690;
L_0x560cf6f25690 .concat [ 5 2 0 0], v0x560cf6f24f10_0, L_0x7ffbb1db5060;
S_0x560cf6f21ea0 .scope begin, "registerFileInit" "registerFileInit" 5 17, 5 17 0, S_0x560cf6f21b70;
 .timescale 0 0;
S_0x560cf6f22f00 .scope module, "rf_02" "RegisterFile" 3 26, 5 6 0, S_0x560cf6eb82d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "W"
    .port_info 1 /INPUT 5 "RA"
    .port_info 2 /INPUT 5 "RB"
    .port_info 3 /INPUT 5 "RW"
    .port_info 4 /INPUT 1 "ReadWrite"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 32 "A"
    .port_info 7 /OUTPUT 32 "B"
L_0x560cf6f35bb0 .functor BUFZ 32, L_0x560cf6f35950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560cf6f35ed0 .functor BUFZ 32, L_0x560cf6f35cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560cf6f23370_0 .net "A", 31 0, L_0x560cf6f35bb0;  alias, 1 drivers
v0x560cf6f23470_0 .net "B", 31 0, L_0x560cf6f35ed0;  alias, 1 drivers
v0x560cf6f23550_0 .net "RA", 4 0, v0x560cf6f24e70_0;  alias, 1 drivers
v0x560cf6f23650_0 .net "RB", 4 0, v0x560cf6f24f10_0;  alias, 1 drivers
v0x560cf6f23720_0 .net "RW", 4 0, v0x560cf6f24fd0_0;  alias, 1 drivers
L_0x7ffbb1db51c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560cf6f23810_0 .net "ReadWrite", 0 0, L_0x7ffbb1db51c8;  1 drivers
v0x560cf6f238b0_0 .net "W", 31 0, v0x560cf6f01a40_0;  alias, 1 drivers
v0x560cf6f239a0_0 .net *"_s0", 31 0, L_0x560cf6f35950;  1 drivers
v0x560cf6f23a60_0 .net *"_s10", 6 0, L_0x560cf6f35d60;  1 drivers
L_0x7ffbb1db5180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560cf6f23b40_0 .net *"_s13", 1 0, L_0x7ffbb1db5180;  1 drivers
v0x560cf6f23c20_0 .net *"_s2", 6 0, L_0x560cf6f35a20;  1 drivers
L_0x7ffbb1db5138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560cf6f23d00_0 .net *"_s5", 1 0, L_0x7ffbb1db5138;  1 drivers
v0x560cf6f23de0_0 .net *"_s8", 31 0, L_0x560cf6f35cc0;  1 drivers
v0x560cf6f23ec0_0 .net "clk", 0 0, v0x560cf6f25150_0;  alias, 1 drivers
v0x560cf6f23f90_0 .var/i "i", 31 0;
v0x560cf6f24050 .array "registerFile", 0 31, 31 0;
L_0x560cf6f35950 .array/port v0x560cf6f24050, L_0x560cf6f35a20;
L_0x560cf6f35a20 .concat [ 5 2 0 0], v0x560cf6f24e70_0, L_0x7ffbb1db5138;
L_0x560cf6f35cc0 .array/port v0x560cf6f24050, L_0x560cf6f35d60;
L_0x560cf6f35d60 .concat [ 5 2 0 0], v0x560cf6f24f10_0, L_0x7ffbb1db5180;
S_0x560cf6f231a0 .scope begin, "registerFileInit" "registerFileInit" 5 17, 5 17 0, S_0x560cf6f22f00;
 .timescale 0 0;
    .scope S_0x560cf6f21b70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560cf6f22c60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560cf6f22c60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %fork t_1, S_0x560cf6f21ea0;
    %jmp t_0;
    .scope S_0x560cf6f21ea0;
t_1 ;
    %vpi_func 5 18 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0x560cf6f22c60_0;
    %store/vec4a v0x560cf6f22d40, 4, 0;
    %end;
    .scope S_0x560cf6f21b70;
t_0 %join;
    %load/vec4 v0x560cf6f22c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560cf6f22c60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x560cf6f21b70;
T_1 ;
    %wait E_0x560cf6ef1520;
    %load/vec4 v0x560cf6f224c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560cf6f22580_0;
    %load/vec4 v0x560cf6f22390_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x560cf6f22d40, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560cf6ef4170;
T_2 ;
    %wait E_0x560cf6ef1290;
    %load/vec4 v0x560cf6f21a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %add;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %sub;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %mul;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %div;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %mod;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %and;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %or;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x560cf6ee6e80_0;
    %load/vec4 v0x560cf6f019a0_0;
    %xor;
    %store/vec4 v0x560cf6f01a40_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560cf6f22f00;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560cf6f23f90_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x560cf6f23f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %fork t_3, S_0x560cf6f231a0;
    %jmp t_2;
    .scope S_0x560cf6f231a0;
t_3 ;
    %vpi_func 5 18 "$random" 32 {0 0 0};
    %ix/getv/s 4, v0x560cf6f23f90_0;
    %store/vec4a v0x560cf6f24050, 4, 0;
    %end;
    .scope S_0x560cf6f22f00;
t_2 %join;
    %load/vec4 v0x560cf6f23f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560cf6f23f90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x560cf6f22f00;
T_4 ;
    %wait E_0x560cf6ef1520;
    %load/vec4 v0x560cf6f23810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x560cf6f238b0_0;
    %load/vec4 v0x560cf6f23720_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x560cf6f24050, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560cf6eb8150;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x560cf6f25150_0;
    %inv;
    %store/vec4 v0x560cf6f25150_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560cf6eb8150;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "testBench.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x560cf6eb8150;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560cf6f25150_0, 0, 1;
    %vpi_call 2 21 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 22 "$display", "Addition: " {0 0 0};
    %vpi_call 2 23 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 29 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 30 "$display", "Subtraction: " {0 0 0};
    %vpi_call 2 31 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 37 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 38 "$display", "Multiplication: " {0 0 0};
    %vpi_call 2 39 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 45 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 46 "$display", "Division: " {0 0 0};
    %vpi_call 2 47 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 53 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 54 "$display", "Modulus: " {0 0 0};
    %vpi_call 2 55 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 61 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 62 "$display", "Bitwise AND: " {0 0 0};
    %vpi_call 2 63 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 69 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 70 "$display", "Bitwise OR: " {0 0 0};
    %vpi_call 2 71 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 77 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 78 "$display", "Bitwise XOR: " {0 0 0};
    %vpi_call 2 79 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x560cf6f24e70_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x560cf6f24f10_0, 0, 5;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x560cf6f24fd0_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x560cf6f251f0_0, 0, 3;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x560cf6eb8150;
T_8 ;
    %vpi_call 2 88 "$monitor", "A (R\011Index: %d)\011= %b (%d)\012B (R\011Index: %d)\011= %b (%d)\012C (W\011Index: %d)\011= %b (%d)\012", v0x560cf6f24e70_0, v0x560cf6f24cd0_0, v0x560cf6f24cd0_0, v0x560cf6f24f10_0, v0x560cf6f24db0_0, v0x560cf6f24db0_0, v0x560cf6f24fd0_0, v0x560cf6f25090_0, v0x560cf6f25090_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testBench.v";
    "./main.v";
    "./ALU.v";
    "./RegisterFile.v";
