#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Feb 14 09:44:47 2017
# Process ID: 51612
# Current directory: D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/OV_Sensor_ML/OV_Sensor_ML.runs/synth_1
# Command line: vivado.exe -log OV_Sensor_ML.vds -mode batch -messageDb vivado.pb -notrace -source OV_Sensor_ML.tcl
# Log file: D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/OV_Sensor_ML/OV_Sensor_ML.runs/synth_1/OV_Sensor_ML.vds
# Journal file: D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/OV_Sensor_ML/OV_Sensor_ML.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OV_Sensor_ML.tcl -notrace
Command: synth_design -top OV_Sensor_ML -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 279.613 ; gain = 108.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OV_Sensor_ML' [D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/IPSRC/OV_Sensor_ML.v:21]
INFO: [Synth 8-638] synthesizing module 'cmos_decode' [D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/IPSRC/cmos_decode_v1.v:23]
	Parameter CMOS_FRAME_WAITCNT bound to: 6'b001111 
INFO: [Synth 8-256] done synthesizing module 'cmos_decode' (1#1) [D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/IPSRC/cmos_decode_v1.v:23]
WARNING: [Synth 8-387] label required on module instance [D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/IPSRC/OV_Sensor_ML.v:70]
INFO: [Synth 8-638] synthesizing module 'count_reset_v1' [D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/IPSRC/count_reset_v1.v:23]
	Parameter num bound to: 20'b11111111111111110000 
INFO: [Synth 8-256] done synthesizing module 'count_reset_v1' (2#1) [D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/IPSRC/count_reset_v1.v:23]
INFO: [Synth 8-256] done synthesizing module 'OV_Sensor_ML' (3#1) [D:/MIZ_SOC/SEASON_03/CH05_AXI_DMA_OV7725_HDMI_702/Miz_ip_lib/OV_Sensor_ML/IPSRC/OV_Sensor_ML.v:21]
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[18] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[17] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[16] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[9] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[8] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[2] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[1] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 316.945 ; gain = 146.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 316.945 ; gain = 146.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 316.945 ; gain = 146.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 323.566 ; gain = 152.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OV_Sensor_ML 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module cmos_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module count_reset_v1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 460.797 ; gain = 289.891
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[18] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[17] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[16] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[9] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[8] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[2] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[1] driven by constant 0
WARNING: [Synth 8-3917] design OV_Sensor_ML has port rgb_o[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 462.074 ; gain = 291.168
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 462.074 ; gain = 291.168

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 480.867 ; gain = 309.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 480.867 ; gain = 309.961

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|OV_Sensor_ML | cmos_decode_u0/rst_n_reg_reg[4] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |    21|
|4     |LUT2   |    11|
|5     |LUT3   |    21|
|6     |LUT4   |     5|
|7     |LUT5   |     4|
|8     |LUT6   |     7|
|9     |SRL16E |     1|
|10    |FDRE   |    53|
|11    |FDSE   |    16|
|12    |IBUF   |    12|
|13    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   186|
|2     |  cmos_decode_u0 |cmos_decode    |    82|
|3     |  nolabel_line70 |count_reset_v1 |    52|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 480.867 ; gain = 274.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 480.867 ; gain = 309.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 540.617 ; gain = 341.957
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 540.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 14 09:44:57 2017...
