commit 4fbfa17f9a075593281034f566ca79cbf4930c82
Author: Shradha Todi <shradha.t@samsung.com>
Date:   Fri Feb 21 18:45:46 2025 +0530

    PCI: dwc: Add debugfs based Silicon Debug support for DWC
    
    Add support to provide Silicon Debug interface to userspace.
    
    This set of debug registers are part of the RAS DES feature present in
    DesignWare PCIe controllers.
    
    Co-developed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
    Signed-off-by: Shradha Todi <shradha.t@samsung.com>
    Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
    Reviewed-by: Fan Ni <fan.ni@samsung.com>
    Tested-by: Hrishikesh Deleep <hrishikesh.d@samsung.com>
    Link: https://lore.kernel.org/r/20250221131548.59616-4-shradha.t@samsung.com
    [kwilczynski: commit log, tidy up Kconfig and drop "default y", tidy up
    code comments, squashed patch that fixes a NULL pointer dereference when
    debugfs is already unavailable during clean-up from
    https://lore.kernel.org/linux-pci/20250225171239.19574-2-manivannan.sadhasivam@linaro.org,
    refactor dwc_pcie_debugfs_init() to not return errors, squashed patch that
    changes how lack of the RAS DES capability is handled from
    https://lore.kernel.org/linux-pci/20250304151814.6xu7cbpwpqrvcad5@thinkpad]
    Signed-off-by: Krzysztof Wilczy≈Ñski <kwilczynski@kernel.org>

diff --git a/Documentation/ABI/testing/debugfs-dwc-pcie b/Documentation/ABI/testing/debugfs-dwc-pcie
new file mode 100644
index 000000000000..5b87471dfee3
--- /dev/null
+++ b/Documentation/ABI/testing/debugfs-dwc-pcie
@@ -0,0 +1,13 @@
+What:		/sys/kernel/debug/dwc_pcie_<dev>/rasdes_debug/lane_detect
+Date:		February 2025
+Contact:	Shradha Todi <shradha.t@samsung.com>
+Description:	(RW) Write the lane number to be checked for detection.	Read
+		will return whether PHY indicates receiver detection on the
+		selected lane. The default selected lane is Lane0.
+
+What:		/sys/kernel/debug/dwc_pcie_<dev>/rasdes_debug/rx_valid
+Date:		February 2025
+Contact:	Shradha Todi <shradha.t@samsung.com>
+Description:	(RW) Write the lane number to be checked as valid or invalid.
+		Read will return the status of PIPE RXVALID signal of the
+		selected lane. The default selected lane is Lane0.