#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "G:\PROGRA~2\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\PROGRA~2\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\PROGRA~2\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\PROGRA~2\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\PROGRA~2\iverilog\lib\ivl\va_math.vpi";
S_0000018b22e12eb0 .scope module, "Counter_tb" "Counter_tb" 2 4;
 .timescale -9 -9;
v0000018b22e44b90_0 .var "clk", 0 0;
v0000018b22e44c30_0 .var "en", 0 0;
v0000018b22e44cd0_0 .net "o0", 63 0, v0000018b22d8ba30_0;  1 drivers
v0000018b22e44d70_0 .net "o1", 63 0, v0000018b22e131d0_0;  1 drivers
v0000018b22e44e10_0 .var "reset", 0 0;
v0000018b22e44eb0_0 .var "slt", 0 0;
S_0000018b22e13040 .scope module, "test" "code" 2 28, 3 1 0, S_0000018b22e12eb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Slt";
    .port_info 3 /INPUT 1 "En";
    .port_info 4 /OUTPUT 64 "Output0";
    .port_info 5 /OUTPUT 64 "Output1";
v0000018b22e13460_0 .net "Clk", 0 0, v0000018b22e44b90_0;  1 drivers
v0000018b22d8ec90_0 .net "En", 0 0, v0000018b22e44c30_0;  1 drivers
v0000018b22d8ba30_0 .var "Output0", 63 0;
v0000018b22e131d0_0 .var "Output1", 63 0;
v0000018b22e13270_0 .net "Reset", 0 0, v0000018b22e44e10_0;  1 drivers
v0000018b22e44a50_0 .net "Slt", 0 0, v0000018b22e44eb0_0;  1 drivers
v0000018b22e44af0_0 .var "cnt", 3 0;
E_0000018b22e49eb0 .event posedge, v0000018b22e13460_0;
    .scope S_0000018b22e13040;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018b22e44af0_0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018b22d8ba30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018b22e131d0_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0000018b22e13040;
T_1 ;
    %wait E_0000018b22e49eb0;
    %load/vec4 v0000018b22e13270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000018b22d8ba30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000018b22e131d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018b22d8ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000018b22e44a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000018b22d8ba30_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000018b22d8ba30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000018b22e44af0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000018b22e131d0_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000018b22e131d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018b22e44af0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000018b22e44af0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018b22e44af0_0, 0;
T_1.7 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018b22e12eb0;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "Counter_wave.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b22e44b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b22e44c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b22e44eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b22e44e10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b22e44e10_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b22e44eb0_0, 0, 1;
    %delay 6000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000018b22e12eb0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0000018b22e44b90_0;
    %inv;
    %store/vec4 v0000018b22e44b90_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018b22e12eb0;
T_4 ;
    %wait E_0000018b22e49eb0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Counter_tb.v";
    "./Counter.v";
