
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000881                       # Number of seconds simulated (Second)
simTicks                                    880996122                       # Number of ticks simulated (Tick)
finalTick                                  1139959899                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.43                       # Real time elapsed on the host (Second)
hostTickRate                                 28031753                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1631060                       # Number of bytes of host memory used (Byte)
simInsts                                      1505407                       # Number of instructions simulated (Count)
simOps                                        2380117                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    47899                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      75731                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          256                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         2559                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples       180078                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean   265.851914                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev   578.206986                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      147882     82.12%     82.12% |         231      0.13%     82.25% |         298      0.17%     82.41% |         277      0.15%     82.57% |        3904      2.17%     84.74% |       10690      5.94%     90.67% |       14871      8.26%     98.93% |        1925      1.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total       180078                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      1158404                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.179168                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.128054                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.435228                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |      962751     83.11%     83.11% |      193198     16.68%     99.79% |        2064      0.18%     99.97% |         176      0.02%     99.98% |          73      0.01%     99.99% |          61      0.01%     99.99% |          41      0.00%    100.00% |          23      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      1158404                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      1158699                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    16.559958                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.273603                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    86.466416                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     1126511     97.22%     97.22% |       14786      1.28%     98.50% |       17394      1.50%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      1158699                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      1106832                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000765                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000203                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.279730                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |     1106828    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      1106832                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples        51867                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   348.590202                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   221.087800                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   227.181118                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |       19679     37.94%     37.94% |       14786     28.51%     66.45% |       17394     33.54%     99.98% |           0      0.00%     99.98% |           5      0.01%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total        51867                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples        89643                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean   533.855549                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev   727.033738                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |       57447     64.08%     64.08% |         231      0.26%     64.34% |         298      0.33%     64.67% |         277      0.31%     64.98% |        3904      4.36%     69.34% |       10690     11.93%     81.26% |       14871     16.59%     97.85% |        1925      2.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total        89643                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples        55350                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.319205                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.618250                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |       53243     96.19%     96.19% |         141      0.25%     96.45% |        1937      3.50%     99.95% |          17      0.03%     99.98% |          10      0.02%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total        55350                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples        35085                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |       35085    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total        35085                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch          813      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data          813      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch          813      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data          813      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |        6711      2.79%      2.79% |       29222     12.17%     14.96% |       29170     12.15%     27.11% |       29163     12.14%     39.25% |       29177     12.15%     51.40% |       29178     12.15%     63.54% |       29179     12.15%     75.69% |       29189     12.15%     87.85% |       29191     12.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       240180                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |       11545      1.72%      1.72% |       82660     12.28%     14.00% |       82667     12.28%     26.28% |       82679     12.28%     38.56% |       82698     12.29%     50.85% |       82685     12.28%     63.13% |       82671     12.28%     75.41% |       82756     12.29%     87.71% |       82748     12.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       673109                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       11510      4.69%      4.69% |       29423     11.99%     16.68% |       29128     11.87%     28.55% |       29128     11.87%     40.42% |       29128     11.87%     52.29% |       29128     11.87%     64.16% |       29128     11.87%     76.02% |       29419     11.99%     88.01% |       29419     11.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       245411                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          46     40.00%     40.00% |          10      8.70%     48.70% |           9      7.83%     56.52% |          10      8.70%     65.22% |          10      8.70%     73.91% |          11      9.57%     83.48% |           7      6.09%     89.57% |           6      5.22%     94.78% |           6      5.22%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          115                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |         626      4.60%      4.60% |        1638     12.04%     16.64% |        1611     11.84%     28.48% |        1610     11.83%     40.32% |        1611     11.84%     52.16% |        1613     11.86%     64.02% |        1611     11.84%     75.86% |        1643     12.08%     87.94% |        1641     12.06%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total        13604                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          20      0.06%      0.06% |        4030     12.31%     12.37% |        4107     12.54%     24.91% |        4108     12.54%     37.45% |        4109     12.55%     50.00% |        4109     12.55%     62.54% |        4097     12.51%     75.05% |        4093     12.50%     87.55% |        4077     12.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total        32750                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         384     17.30%     17.30% |        1769     79.68%     96.98% |          13      0.59%     97.57% |          11      0.50%     98.06% |          11      0.50%     98.56% |          11      0.50%     99.05% |           7      0.32%     99.37% |           8      0.36%     99.73% |           6      0.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total         2220                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |          67      3.46%      3.46% |        1769     91.37%     94.83% |          17      0.88%     95.71% |          14      0.72%     96.44% |          14      0.72%     97.16% |          14      0.72%     97.88% |          15      0.77%     98.66% |          13      0.67%     99.33% |          13      0.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         1936                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          23      1.04%      1.04% |         317     14.28%     15.32% |        1773     79.86%     95.18% |          18      0.81%     95.99% |          18      0.81%     96.80% |          21      0.95%     97.75% |          19      0.86%     98.60% |          15      0.68%     99.28% |          16      0.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total         2220                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |         552      1.16%      1.16% |        4268      8.96%     10.12% |        4590      9.64%     19.77% |        6347     13.33%     33.10% |        6348     13.33%     46.43% |        6348     13.33%     59.77% |        6349     13.34%     73.10% |        6410     13.46%     86.57% |        6396     13.43%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        47608                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |           9      7.89%      7.89% |          10      8.77%     16.67% |          14     12.28%     28.95% |          13     11.40%     40.35% |          13     11.40%     51.75% |          12     10.53%     62.28% |          15     13.16%     75.44% |          18     15.79%     91.23% |          10      8.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total          114                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |           8      7.77%      7.77% |          10      9.71%     17.48% |          13     12.62%     30.10% |          13     12.62%     42.72% |          13     12.62%     55.34% |          12     11.65%     66.99% |          13     12.62%     79.61% |          12     11.65%     91.26% |           9      8.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total          103                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |         224     66.87%     66.87% |          13      3.88%     70.75% |          14      4.18%     74.93% |          14      4.18%     79.10% |          14      4.18%     83.28% |          14      4.18%     87.46% |          14      4.18%     91.64% |          14      4.18%     95.82% |          14      4.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total          335                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |          91      0.54%      0.54% |        2089     12.40%     12.94% |        2096     12.44%     25.39% |        2094     12.43%     37.82% |        2095     12.44%     50.26% |        2097     12.45%     62.71% |        2096     12.44%     75.15% |        2093     12.43%     87.58% |        2092     12.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total        16843                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |         329     19.17%     19.17% |         188     10.96%     30.13% |         164      9.56%     39.69% |         163      9.50%     49.18% |         162      9.44%     58.62% |         163      9.50%     68.12% |         164      9.56%     77.68% |         192     11.19%     88.87% |         191     11.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         1716                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         204     38.86%     38.86% |          61     11.62%     50.48% |          27      5.14%     55.62% |          28      5.33%     60.95% |          28      5.33%     66.29% |          28      5.33%     71.62% |          27      5.14%     76.76% |          61     11.62%     88.38% |          61     11.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total          525                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          16     69.57%     69.57% |           0      0.00%     69.57% |           0      0.00%     69.57% |           0      0.00%     69.57% |           0      0.00%     69.57% |           0      0.00%     69.57% |           1      4.35%     73.91% |           3     13.04%     86.96% |           3     13.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           23                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |           2      0.01%      0.01% |        4016     12.30%     12.30% |        4093     12.53%     24.84% |        4094     12.54%     37.37% |        4095     12.54%     49.91% |        4095     12.54%     62.45% |        4095     12.54%     74.99% |        4090     12.52%     87.51% |        4078     12.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total        32658                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |          21     91.30%     91.30% |           1      4.35%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           0      0.00%     95.65% |           1      4.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total           23                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |          88      0.58%      0.58% |         356      2.33%      2.91% |        2111     13.84%     16.75% |        2109     13.83%     30.58% |        2108     13.82%     44.41% |        2105     13.80%     58.21% |        2128     13.95%     72.16% |        2122     13.91%     86.08% |        2123     13.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total        15250                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |       11215      1.67%      1.67% |       82472     12.28%     13.95% |       82503     12.29%     26.24% |       82516     12.29%     38.53% |       82536     12.29%     50.83% |       82522     12.29%     63.12% |       82507     12.29%     75.41% |       82564     12.30%     87.70% |       82557     12.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       671392                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |           8      7.84%      7.84% |          10      9.80%     17.65% |          13     12.75%     30.39% |          13     12.75%     43.14% |          13     12.75%     55.88% |          12     11.76%     67.65% |          13     12.75%     80.39% |          11     10.78%     91.18% |           9      8.82%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total          102                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          41     37.27%     37.27% |          10      9.09%     46.36% |           9      8.18%     54.55% |          10      9.09%     63.64% |          10      9.09%     72.73% |          11     10.00%     82.73% |           7      6.36%     89.09% |           6      5.45%     94.55% |           6      5.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total          110                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         381      2.88%      2.88% |        1624     12.26%     15.14% |        1597     12.06%     27.19% |        1596     12.05%     39.24% |        1597     12.06%     51.30% |        1598     12.06%     63.36% |        1597     12.06%     75.42% |        1629     12.30%     87.72% |        1627     12.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total        13246                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |         940     34.02%     34.02% |        1763     63.81%     97.83% |           8      0.29%     98.12% |           8      0.29%     98.41% |           8      0.29%     98.70% |           8      0.29%     98.99% |           9      0.33%     99.31% |           9      0.33%     99.64% |          10      0.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total         2763                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |          28     28.87%     28.87% |           8      8.25%     37.11% |           9      9.28%     46.39% |           8      8.25%     54.64% |           8      8.25%     62.89% |           9      9.28%     72.16% |          10     10.31%     82.47% |           8      8.25%     90.72% |           9      9.28%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total           97                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |           5     38.46%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total           13                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           8      0.45%      0.45% |        1757     99.10%     99.55% |           3      0.17%     99.72% |           1      0.06%     99.77% |           1      0.06%     99.83% |           1      0.06%     99.89% |           1      0.06%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total         1773                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |        5576      2.72%      2.72% |       25014     12.18%     14.90% |       24955     12.16%     27.06% |       24952     12.15%     39.21% |       24966     12.16%     51.37% |       24968     12.16%     63.53% |       24945     12.15%     75.68% |       24962     12.16%     87.84% |       24963     12.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       205301                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       11268      5.31%      5.31% |       25328     11.95%     17.26% |       24986     11.78%     29.04% |       24985     11.78%     40.83% |       24984     11.78%     52.61% |       24984     11.78%     64.39% |       24983     11.78%     76.18% |       25249     11.91%     88.09% |       25262     11.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total       212029                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |         219     68.01%     68.01% |          12      3.73%     71.74% |          13      4.04%     75.78% |          13      4.04%     79.81% |          13      4.04%     83.85% |          13      4.04%     87.89% |          13      4.04%     91.93% |          13      4.04%     95.96% |          13      4.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total          322                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          20      0.06%      0.06% |        4030     12.31%     12.37% |        4107     12.54%     24.91% |        4108     12.54%     37.45% |        4109     12.55%     50.00% |        4109     12.55%     62.54% |        4097     12.51%     75.05% |        4093     12.50%     87.55% |        4077     12.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        32750                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         376     84.12%     84.12% |          12      2.68%     86.80% |          10      2.24%     89.04% |          10      2.24%     91.28% |          10      2.24%     93.51% |          10      2.24%     95.75% |           6      1.34%     97.09% |           7      1.57%     98.66% |           6      1.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          447                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |          67      3.46%      3.46% |        1769     91.37%     94.83% |          17      0.88%     95.71% |          14      0.72%     96.44% |          14      0.72%     97.16% |          14      0.72%     97.88% |          15      0.77%     98.66% |          13      0.67%     99.33% |          13      0.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         1936                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          23      1.04%      1.04% |         317     14.28%     15.32% |        1773     79.86%     95.18% |          18      0.81%     95.99% |          18      0.81%     96.80% |          21      0.95%     97.75% |          19      0.86%     98.60% |          15      0.68%     99.28% |          16      0.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total         2220                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |         346      2.40%      2.40% |         191      1.32%      3.72% |         470      3.26%      6.98% |        2225     15.42%     22.40% |        2225     15.42%     37.83% |        2225     15.42%     53.25% |        2227     15.44%     68.69% |        2260     15.67%     84.35% |        2257     15.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total        14426                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         206      0.62%      0.62% |        4077     12.29%     12.91% |        4120     12.42%     25.32% |        4122     12.42%     37.75% |        4123     12.43%     50.17% |        4123     12.43%     62.60% |        4122     12.42%     75.02% |        4150     12.51%     87.53% |        4139     12.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        33182                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |           9      7.89%      7.89% |          10      8.77%     16.67% |          14     12.28%     28.95% |          13     11.40%     40.35% |          13     11.40%     51.75% |          12     10.53%     62.28% |          15     13.16%     75.44% |          18     15.79%     91.23% |          10      8.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total          114                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |           8      7.77%      7.77% |          10      9.71%     17.48% |          13     12.62%     30.10% |          13     12.62%     42.72% |          13     12.62%     55.34% |          12     11.65%     66.99% |          13     12.62%     79.61% |          12     11.65%     91.26% |           9      8.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total          103                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |         224     66.87%     66.87% |          13      3.88%     70.75% |          14      4.18%     74.93% |          14      4.18%     79.10% |          14      4.18%     83.28% |          14      4.18%     87.46% |          14      4.18%     91.64% |          14      4.18%     95.82% |          14      4.18%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total          335                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |         220     12.82%     12.82% |         187     10.90%     23.72% |         183     10.66%     34.38% |         201     11.71%     46.10% |         221     12.88%     58.97% |         229     13.34%     72.32% |         260     15.15%     87.47% |         215     12.53%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total         1716                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |        2089     12.39%     12.39% |        2143     12.71%     25.09% |        2124     12.59%     37.69% |        2091     12.40%     50.08% |        2109     12.50%     62.59% |        2104     12.47%     75.06% |        2114     12.53%     87.60% |        2092     12.40%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total        16866                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |      234283     99.81%     99.81% |          52      0.02%     99.83% |          57      0.02%     99.85% |          50      0.02%     99.87% |          76      0.03%     99.91% |          93      0.04%     99.95% |          65      0.03%     99.97% |          61      0.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total       234737                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           1      0.98%      0.98% |          30     29.41%     30.39% |          21     20.59%     50.98% |           6      5.88%     56.86% |          13     12.75%     69.61% |          17     16.67%     86.27% |          12     11.76%     98.04% |           2      1.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total          102                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |          39     11.64%     11.64% |          45     13.43%     25.07% |          38     11.34%     36.42% |          34     10.15%     46.57% |          47     14.03%     60.60% |          56     16.72%     77.31% |          40     11.94%     89.25% |          36     10.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total          335                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |          93     11.44%     11.44% |          99     12.18%     23.62% |          94     11.56%     35.18% |          92     11.32%     46.49% |         112     13.78%     60.27% |         116     14.27%     74.54% |         106     13.04%     87.58% |         101     12.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total          813                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          46     10.29%     10.29% |          89     19.91%     30.20% |          69     15.44%     45.64% |          47     10.51%     56.15% |          50     11.19%     67.34% |          55     12.30%     79.64% |          48     10.74%     90.38% |          43      9.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total          447                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |         214     12.07%     12.07% |         216     12.18%     24.25% |         222     12.52%     36.77% |         224     12.63%     49.41% |         222     12.52%     61.93% |         231     13.03%     74.96% |         226     12.75%     87.70% |         218     12.30%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total         1773                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |         260     11.71%     11.71% |         305     13.74%     25.45% |         291     13.11%     38.56% |         271     12.21%     50.77% |         272     12.25%     63.02% |         286     12.88%     75.90% |         274     12.34%     88.24% |         261     11.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total         2220                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       32965     93.59%     93.59% |         327      0.93%     94.52% |         315      0.89%     95.42% |         292      0.83%     96.25% |         340      0.97%     97.21% |         357      1.01%     98.23% |         322      0.91%     99.14% |         303      0.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total        35221                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |          44     11.76%     11.76% |          43     11.50%     23.26% |          44     11.76%     35.03% |          49     13.10%     48.13% |          51     13.64%     61.76% |          49     13.10%     74.87% |          49     13.10%     87.97% |          45     12.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total          374                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |           1      2.44%      2.44% |          11     26.83%     29.27% |           2      4.88%     34.15% |           1      2.44%     36.59% |          11     26.83%     63.41% |           1      2.44%     65.85% |           5     12.20%     78.05% |           9     21.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total           41                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |          48     12.06%     12.06% |          45     11.31%     23.37% |          48     12.06%     35.43% |          42     10.55%     45.98% |          50     12.56%     58.54% |          66     16.58%     75.13% |          52     13.07%     88.19% |          47     11.81%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          398                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |         176     13.14%     13.14% |         143     10.68%     23.82% |         139     10.38%     34.20% |         152     11.35%     45.56% |         170     12.70%     58.25% |         180     13.44%     71.70% |         209     15.61%     87.30% |         170     12.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total         1339                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |        1594     12.54%     12.54% |        1593     12.53%     25.07% |        1596     12.56%     37.63% |        1584     12.46%     50.09% |        1586     12.48%     62.57% |        1571     12.36%     74.93% |        1595     12.55%     87.48% |        1591     12.52%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total        12710                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           1      0.98%      0.98% |          30     29.41%     30.39% |          21     20.59%     50.98% |           6      5.88%     56.86% |          13     12.75%     69.61% |          17     16.67%     86.27% |          12     11.76%     98.04% |           2      1.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total          102                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         234     12.35%     12.35% |         234     12.35%     24.70% |         235     12.40%     37.10% |         235     12.40%     49.50% |         240     12.66%     62.16% |         246     12.98%     75.15% |         240     12.66%     87.81% |         231     12.19%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total         1895                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |           3      9.09%      9.09% |           2      6.06%     15.15% |           2      6.06%     21.21% |           3      9.09%     30.30% |          11     33.33%     63.64% |           9     27.27%     90.91% |           2      6.06%     96.97% |           1      3.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           33                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |         260     11.71%     11.71% |         305     13.74%     25.45% |         291     13.11%     38.56% |         271     12.21%     50.77% |         272     12.25%     63.02% |         286     12.88%     75.90% |         274     12.34%     88.24% |         261     11.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total         2220                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |       32678     99.78%     99.78% |           5      0.02%     99.80% |           6      0.02%     99.81% |           5      0.02%     99.83% |          15      0.05%     99.87% |          18      0.05%     99.93% |          10      0.03%     99.96% |          13      0.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total        32750                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |          39     11.64%     11.64% |          45     13.43%     25.07% |          38     11.34%     36.42% |          34     10.15%     46.57% |          47     14.03%     60.60% |          56     16.72%     77.31% |          40     11.94%     89.25% |          36     10.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total          335                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |           1      2.44%      2.44% |          11     26.83%     29.27% |           2      4.88%     34.15% |           1      2.44%     36.59% |          11     26.83%     63.41% |           1      2.44%     65.85% |           5     12.20%     78.05% |           9     21.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total           41                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |          44     11.76%     11.76% |          43     11.50%     23.26% |          44     11.76%     35.03% |          49     13.10%     48.13% |          51     13.64%     61.76% |          49     13.10%     74.87% |          49     13.10%     87.97% |          45     12.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total          374                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |          48     12.06%     12.06% |          45     11.31%     23.37% |          48     12.06%     35.43% |          42     10.55%     45.98% |          50     12.56%     58.54% |          66     16.58%     75.13% |          52     13.07%     88.19% |          47     11.81%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          398                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           1      0.96%      0.96% |          30     28.85%     29.81% |          22     21.15%     50.96% |           6      5.77%     56.73% |          13     12.50%     69.23% |          17     16.35%     85.58% |          13     12.50%     98.08% |           2      1.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total          104                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX |      201554    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX::total       201554                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       32964     93.87%     93.87% |         297      0.85%     94.71% |         293      0.83%     95.55% |         286      0.81%     96.36% |         327      0.93%     97.29% |         340      0.97%     98.26% |         309      0.88%     99.14% |         301      0.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total        35117                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          45     10.44%     10.44% |          80     18.56%     29.00% |          65     15.08%     44.08% |          47     10.90%     54.99% |          50     11.60%     66.59% |          55     12.76%     79.35% |          47     10.90%     90.26% |          42      9.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total          431                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |         214     12.11%     12.11% |         216     12.22%     24.34% |         222     12.56%     36.90% |         218     12.34%     49.24% |         222     12.56%     61.80% |         231     13.07%     74.87% |         226     12.79%     87.66% |         218     12.34%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total         1767                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock |           1      4.55%      4.55% |           9     40.91%     45.45% |           4     18.18%     63.64% |           6     27.27%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock::total           22                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data |           1      6.25%      6.25% |           9     56.25%     62.50% |           4     25.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data::total           16                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean::total            6                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |         259     11.78%     11.78% |         296     13.47%     25.25% |         287     13.06%     38.31% |         265     12.06%     50.36% |         272     12.37%     62.74% |         286     13.01%     75.75% |         273     12.42%     88.17% |         260     11.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total         2198                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       240180                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     4.804680                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.317164                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    14.698478                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      225157     93.75%     93.75% |       13076      5.44%     99.19% |        1906      0.79%     99.98% |           0      0.00%     99.98% |           1      0.00%     99.98% |           4      0.00%     99.99% |          18      0.01%     99.99% |          12      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       240180                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       223314                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000036                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000025                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.005985                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      223306    100.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       223314                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples        16866                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    55.180007                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    50.534504                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    18.634976                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |        1843     10.93%     10.93% |       13076     77.53%     88.46% |        1906     11.30%     99.76% |           0      0.00%     99.76% |           1      0.01%     99.76% |           4      0.02%     99.79% |          18      0.11%     99.89% |          12      0.07%     99.96% |           6      0.04%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total        16866                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples       178892                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.502633                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.016212                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    10.995035                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |      178880     99.99%     99.99% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total       178892                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples       178356                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.004631                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.001178                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.696749                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |      178352    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total       178356                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples          536                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   167.214552                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   144.873463                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   112.546251                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |         524     97.76%     97.76% |           8      1.49%     99.25% |           0      0.00%     99.25% |           0      0.00%     99.25% |           2      0.37%     99.63% |           2      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total          536                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       673108                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.211915                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.010644                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     5.938321                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      673095    100.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       673108                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       671392                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      671392    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       671392                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         1716                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    84.124709                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    63.636689                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    83.332092                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        1703     99.24%     99.24% |           9      0.52%     99.77% |           0      0.00%     99.77% |           0      0.00%     99.77% |           3      0.17%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         1716                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples          215                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     9.702326                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.472484                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    34.655106                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |         199     92.56%     92.56% |           1      0.47%     93.02% |          10      4.65%     97.67% |           0      0.00%     97.67% |           0      0.00%     97.67% |           2      0.93%     98.60% |           2      0.93%     99.53% |           1      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total          215                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples          199                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.065327                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.046322                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.247725                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         186     93.47%     93.47% |          13      6.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total          199                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples           16                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   117.125000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   103.179366                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    61.923474                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1      6.25%      6.25% |          10     62.50%     68.75% |           0      0.00%     68.75% |           0      0.00%     68.75% |           2     12.50%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total           16                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   510.202160                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   470.057722                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    86.233472                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |         460      1.39%      1.39% |         243      0.73%      2.12% |         129      0.39%      2.51% |         163      0.49%      3.00% |         185      0.56%      3.56% |         289      0.87%      4.43% |         288      0.87%      5.30% |       14001     42.23%     47.53% |       17394     52.47%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          419                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         419    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          419                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        32733                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   516.720221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   508.576353                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    64.574015                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          41      0.13%      0.13% |         243      0.74%      0.87% |         129      0.39%      1.26% |         163      0.50%      1.76% |         185      0.57%      2.32% |         289      0.88%      3.21% |         288      0.88%      4.09% |       14001     42.77%     46.86% |       17394     53.14%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        32733                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       33152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       33152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count          813                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000307                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count          813                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.000308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     0.819188                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count          813                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000307                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count          813                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000459                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles           71                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples         1333                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.121530                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.873497                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1         1302     97.67%     97.67% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3            8      0.60%     98.27% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5            6      0.45%     98.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7            9      0.68%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9            6      0.45%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11            2      0.15%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total         1333                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits        17900                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses          321                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses        18221                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits        11215                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses          329                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses        11544                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count        29765                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.011263                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time        10656                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.358004                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count          874                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000661                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          450                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          834                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000630                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count          883                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000334                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples        12196                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.009675                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.264142                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-1        12173     99.81%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2-3            8      0.07%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-5            4      0.03%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6-7            5      0.04%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-9            5      0.04%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-17            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total        12196                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits        52469                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses         6176                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses        58645                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits        82472                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          188                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses        82660                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count       141305                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.053411                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count         6377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.004821                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count         5809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.002196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count         7578                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.005729                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count         6387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.002414                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count         6173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.002333                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples        10550                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.019526                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.419451                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-1        10515     99.67%     99.67% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::2-3           10      0.09%     99.76% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::4-5           10      0.09%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::6-7            6      0.06%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-9            2      0.02%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::10-11            2      0.02%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::12-13            1      0.01%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::14-15            2      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total        10550                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits        52069                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses         6229                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses        58298                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits        82503                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          164                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses        82667                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count       140965                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.053283                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_avg_stall_time     0.002362                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count         6407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.004843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.984422                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.003131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.002427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count         5923                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.002239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples        10548                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.014031                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.292429                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-1        10516     99.70%     99.70% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::2-3           11      0.10%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::4-5            9      0.09%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::6-7            6      0.06%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-9            4      0.04%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::12-13            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total        10548                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits        52062                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses         6229                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses        58291                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits        82516                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses        82679                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count       140970                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.053284                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_avg_stall_time     0.002362                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count         6406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.004843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count         4140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.003130                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count         6419                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.002426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count         4167                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.001575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples        10550                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.024645                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.484238                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-1        10511     99.63%     99.63% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::2-3            9      0.09%     99.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::4-5           10      0.09%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::6-7            6      0.06%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-9            3      0.03%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::10-11            3      0.03%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::12-13            1      0.01%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::14-15            6      0.06%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-17            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total        10550                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits        52074                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses         6231                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses        58305                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits        82536                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          162                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses        82698                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count       141003                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.053297                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_avg_stall_time     0.002362                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count         6407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.004843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count         4130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count         4141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.003130                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count         6420                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.002427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count         4168                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.001575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples        10552                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.016300                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.342431                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-1        10517     99.67%     99.67% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::2-3           10      0.09%     99.76% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::4-5           14      0.13%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::6-7            4      0.04%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-9            5      0.05%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-17            2      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total        10552                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits        52074                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses         6232                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses        58306                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits        82522                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses        82685                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count       140991                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.053292                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_avg_stall_time     0.002362                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count         6409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.004845                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count         4131                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.003131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.002427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count         4170                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.001576                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles            4                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples        10536                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.015376                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.321587                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-1        10505     99.71%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::2-3            8      0.08%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::4-5            8      0.08%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::6-7            7      0.07%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-9            6      0.06%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::14-15            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total        10536                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits        52075                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses         6232                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses        58307                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits        82507                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          164                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses        82671                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count       140978                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.053287                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_avg_stall_time     0.002362                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count         6410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.004846                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count         4111                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.001554                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count         4118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.003113                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count         6425                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.002429                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count         4169                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.001576                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples        10590                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.013787                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.296354                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-1        10559     99.71%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::2-3           10      0.09%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::4-5           10      0.09%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::6-7            6      0.06%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-9            2      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::10-11            1      0.01%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::12-13            2      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total        10590                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits        52350                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses         6258                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses        58608                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits        82564                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          192                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses        82756                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count       141364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.053433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_avg_stall_time     0.002356                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count         6464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.004887                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count         4107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.001552                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count         4115                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.003111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count         6483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.002450                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count         4190                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.001584                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples        10547                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.015929                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     0.342529                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-1        10516     99.71%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::2-3            8      0.08%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::4-5            8      0.08%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::6-7            8      0.08%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::8-9            3      0.03%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::10-11            2      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::12-13            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-17            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total        10547                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits        52367                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses         6243                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses        58610                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits        82557                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses          191                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses        82748                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_msg_count       141358                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.053431                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_avg_stall_time     0.002356                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_msg_count         6448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.004874                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_msg_count         4089                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs     0.001546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_msg_count         4095                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.003096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_msg_count         6458                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.002441                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_msg_count         4177                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.001579                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles        43780                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples        68656                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean   697.034476                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev   759.223978                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-255        36460     53.11%     53.11% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::256-511          231      0.34%     53.44% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::512-767          298      0.43%     53.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::768-1023          277      0.40%     54.28% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1024-1279         3904      5.69%     59.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1280-1535        10690     15.57%     75.54% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1536-1791        14871     21.66%     97.20% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1792-2047         1925      2.80%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total        68656                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count           93                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count        32939                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.012450                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count        35078                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     5.409620                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time   4754173401                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count       201554                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time 135531.484150                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits         2008                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses        33031                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        35039                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count         2140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.001567                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count          353                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        33225                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.012558                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples         3493                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.833667                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     2.831077                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-255         3493    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total         3493                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count           99                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count          340                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count         2457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.000929                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits         2002                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses          410                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses         2412                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count         2146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.001557                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count          404                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count          632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::samples         3414                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::mean     0.706503                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::stdev     2.435209                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::0-255         3414    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::total         3414                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_msg_count           94                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_msg_count          319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_buf_msgs     0.000121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_msg_count         2423                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_buf_msgs     0.000916                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_hits         1994                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_misses          391                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_accesses         2385                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_msg_count         2126                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_msg_count          385                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_msg_count          606                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_buf_msgs     0.000229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::samples         3308                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::mean     0.666868                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::stdev     2.301502                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::0-255         3308    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::total         3308                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_msg_count           92                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_msg_count         2382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_buf_msgs     0.000900                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_hits         1980                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_misses          368                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_accesses         2348                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_msg_count         2106                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_buf_msgs     0.001542                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_msg_count          363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_msg_count          563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::samples         3462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::mean     0.688619                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::stdev     2.346860                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::0-255         3462    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::total         3462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_msg_count          112                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_msg_count          300                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_buf_msgs     0.000113                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_msg_count         2466                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_buf_msgs     0.000932                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_hits         2020                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_misses          399                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_accesses         2419                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_msg_count         2179                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_buf_msgs     0.001582                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_msg_count          384                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_msg_count          612                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_buf_msgs     0.000231                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::samples         3544                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::mean     0.720655                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::stdev     2.468397                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::0-255         3544    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::total         3544                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_msg_count          116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_msg_count          321                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_buf_msgs     0.000121                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_msg_count         2499                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_buf_msgs     0.000945                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_hits         2023                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_misses          420                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_accesses         2443                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_msg_count         2195                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_buf_msgs     0.001588                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_msg_count          402                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_msg_count          643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_buf_msgs     0.000243                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::samples         3467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::mean     0.655898                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::stdev     2.287002                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::0-255         3467    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::total         3467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_msg_count          106                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_msg_count          297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_msg_count         2491                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_buf_msgs     0.000942                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_hits         2060                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_misses          391                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_accesses         2451                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_msg_count         2206                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_buf_msgs     0.001608                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_msg_count          380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_msg_count          596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_buf_msgs     0.000225                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::samples         3332                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::mean     0.659664                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::stdev     2.364684                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::0-255         3332    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::total         3332                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_msg_count          101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_msg_count          276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_msg_count         2406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_buf_msgs     0.000909                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_hits         1995                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_misses          375                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_accesses         2370                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_msg_count         2132                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_buf_msgs     0.001559                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_msg_count          362                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_msg_count          564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       210210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      1681680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       130910                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      1047280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       260274                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     18739728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       151165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      1209320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data         4690                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data       337680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control          390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control         3120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_msg_count         6377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_buf_msgs     0.002410                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_msg_count         7578                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_buf_msgs     0.002864                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_msg_count         6173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_buf_msgs     0.002333                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_msg_count         6407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_buf_msgs     0.002422                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_buf_msgs     0.001566                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_msg_count         5923                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_buf_msgs     0.002239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_msg_count         6406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_buf_msgs     0.002421                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_msg_count         4140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_buf_msgs     0.001565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_msg_count         4167                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_buf_msgs     0.001575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_msg_count         6407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_buf_msgs     0.002422                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_msg_count         4141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_buf_msgs     0.001565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_msg_count         4168                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_buf_msgs     0.001575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_msg_count         6409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_buf_msgs     0.002422                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_buf_msgs     0.001566                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_msg_count         4170                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_buf_msgs     0.001576                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_msg_count         6410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_buf_msgs     0.002423                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_msg_count         4118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_buf_msgs     0.001557                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_msg_count         4169                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_buf_msgs     0.001576                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_msg_count         6464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_buf_msgs     0.002443                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_msg_count         4115                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_buf_msgs     0.001555                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_msg_count         4190                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_buf_msgs     0.001584                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_msg_count         6448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_buf_msgs     0.002437                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_msg_count         4095                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_msg_count         4177                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_buf_msgs     0.001579                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.percent_links_utilized     1.358805                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Control::0         6364                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Control::0        50912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Request_Control::2         5809                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Request_Control::2        46472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Data::1        13922                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Data::1      1002384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::2         6173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::2        49384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_msg_count         6387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_buf_msgs     0.001866                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_msg_count         5809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_buf_msgs     0.001697                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_msg_count         6377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_buf_msgs     0.001881                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_stall_time        20979                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_avg_stall_time     3.289791                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_msg_count         7578                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_buf_msgs     0.004422                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_stall_time      2517147                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_avg_stall_time   332.165083                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_msg_count         6173                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_buf_msgs     0.001804                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_avg_stall_time     0.107889                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.acc_link_utilization        31514                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.link_utilization     1.191170                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_count        12196                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_bytes       504224                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_data_msg_bytes       406656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_bw_sat_cy        25416                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Request_Control::2         5809                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Request_Control::2        46472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Data::1         6354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Data::1       457488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Control::1           33                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Control::1          264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.acc_link_utilization        40384                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.link_utilization     1.526439                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_count        20128                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_bytes       646144                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_data_msg_bytes       485120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_wait_time      2538792                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_bw_sat_cy        30747                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_msg_wait_time   126.132353                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_bandwidth         0.68                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_useful_bandwidth         0.51                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Control::0         6364                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Control::0        50912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Data::1         7568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Data::1       544896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::2         6173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::2        49384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.percent_links_utilized     1.051071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Control::0         6393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Control::0        51144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Request_Control::2         4129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Request_Control::2        33032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Data::1        10513                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Data::1       756936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::2         5923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::2        47384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_buf_msgs     0.001876                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_msg_count         6407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_buf_msgs     0.001905                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_stall_time        38295                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_avg_stall_time     5.977056                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_buf_msgs     0.001226                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_avg_stall_time     4.421777                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_msg_count         5923                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_buf_msgs     0.001730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.acc_link_utilization        30795                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.link_utilization     1.163993                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_count        10550                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_bytes       492720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_data_msg_bytes       408320                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_bw_sat_cy        25520                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Request_Control::2         4129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Request_Control::2        33032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Data::1         6380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Data::1       459360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.acc_link_utilization        24820                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.link_utilization     0.938149                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_count        16472                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_bytes       397120                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_data_msg_bytes       265344                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_wait_time        56610                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_bw_sat_cy        16597                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_msg_wait_time     3.436741                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Control::0         6393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Control::0        51144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Data::1         4133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Data::1       297576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::2         5923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::2        47384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.percent_links_utilized     1.034128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Control::0         6392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Control::0        51136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Request_Control::2         4129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Request_Control::2        33032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Data::1        10509                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Data::1       756648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::2         4167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::2        33336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_msg_count         6419                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_buf_msgs     0.001875                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_msg_count         6406                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_buf_msgs     0.001904                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_stall_time        37629                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_avg_stall_time     5.874024                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_msg_count         4140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_buf_msgs     0.001223                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_stall_time        15651                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_avg_stall_time     3.780435                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_msg_count         4167                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_buf_msgs     0.001217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.acc_link_utilization        30790                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.link_utilization     1.163804                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_count        10548                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_bytes       492640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_data_msg_bytes       408256                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_bw_sat_cy        25516                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Request_Control::2         4129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Request_Control::2        33032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Data::1         6379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Data::1       459288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.acc_link_utilization 23928.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.link_utilization     0.904452                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_count        14713                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_bytes       382856                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_data_msg_bytes       265152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_wait_time        53280                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_bw_sat_cy        16585                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_msg_wait_time     3.621287                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Control::0         6392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Control::0        51136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Data::1         4130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Data::1       297360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::2         4167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::2        33336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.percent_links_utilized     1.034327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Control::0         6393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Control::0        51144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Request_Control::2         4130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Request_Control::2        33040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Data::1        10511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Data::1       756792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::2         4168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::2        33344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_msg_count         6420                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_buf_msgs     0.001875                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_msg_count         4130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_msg_count         6407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_buf_msgs     0.001906                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_stall_time        38961                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_avg_stall_time     6.081005                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_msg_count         4141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_buf_msgs     0.001223                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_stall_time        14652                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_avg_stall_time     3.538276                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_msg_count         4168                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_buf_msgs     0.001218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.acc_link_utilization        30795                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.link_utilization     1.163993                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_count        10550                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_bytes       492720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_data_msg_bytes       408320                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_bw_sat_cy        25520                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Request_Control::2         4130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Request_Control::2        33040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Data::1         6380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Data::1       459360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.acc_link_utilization        23934                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.link_utilization     0.904660                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_count        14716                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_bytes       382944                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_data_msg_bytes       265216                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_wait_time        53613                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_bw_sat_cy        16589                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_msg_wait_time     3.643177                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Control::0         6393                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Control::0        51144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Data::1         4131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Data::1       297432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::2         4168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::2        33344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.percent_links_utilized     1.034620                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Control::0         6395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Control::0        51160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Request_Control::2         4131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Request_Control::2        33048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Data::1        10514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Data::1       757008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::2         4170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::2        33360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_buf_msgs     0.001876                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_msg_count         4131                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_msg_count         6409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_buf_msgs     0.001908                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_stall_time        40626                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_avg_stall_time     6.338898                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_buf_msgs     0.001224                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_avg_stall_time     3.859005                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_msg_count         4170                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_buf_msgs     0.001218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.acc_link_utilization        30808                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.link_utilization     1.164485                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_count        10552                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_bytes       492928                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_data_msg_bytes       408512                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_bw_sat_cy        25532                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Request_Control::2         4131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Request_Control::2        33048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Data::1         6383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Data::1       459576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.acc_link_utilization 23936.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.link_utilization     0.904755                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_count        14721                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_bytes       382984                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_data_msg_bytes       265216                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_wait_time        56610                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_bw_sat_cy        16591                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_msg_wait_time     3.845527                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Control::0         6395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Control::0        51160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Data::1         4131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Data::1       297432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::2         4170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::2        33360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.percent_links_utilized     1.032730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Control::0         6396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Control::0        51168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Request_Control::2         4111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Request_Control::2        32888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Data::1        10494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Data::1       755568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::2         4169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::2        33352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_msg_count         6425                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_buf_msgs     0.001877                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_msg_count         4111                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_buf_msgs     0.001201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_msg_count         6410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_buf_msgs     0.001907                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_stall_time        38961                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_avg_stall_time     6.078159                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_msg_count         4118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_buf_msgs     0.001211                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_stall_time         9324                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_avg_stall_time     2.264206                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_msg_count         4169                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_buf_msgs     0.001218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.acc_link_utilization        30800                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.link_utilization     1.164182                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_count        10536                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_bytes       492800                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_data_msg_bytes       408512                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_bw_sat_cy        25532                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Request_Control::2         4111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Request_Control::2        32888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Data::1         6383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Data::1       459576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.acc_link_utilization 23844.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.link_utilization     0.901277                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_count        14697                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_bytes       381512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_data_msg_bytes       263936                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_wait_time        48285                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_bw_sat_cy        16510                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_msg_wait_time     3.285364                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Control::0         6396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Control::0        51168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Data::1         4111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Data::1       295992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::1            7                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::2         4169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::1           56                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::2        33352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.percent_links_utilized     1.038003                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Control::0         6450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Control::0        51600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Request_Control::2         4107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Request_Control::2        32856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Data::1        10548                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Data::1       759456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::2         4190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::2        33520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_msg_count         6483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_buf_msgs     0.001894                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_msg_count         4107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_buf_msgs     0.001200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_msg_count         6464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_buf_msgs     0.001922                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_stall_time        38961                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_avg_stall_time     6.027382                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_msg_count         4115                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_buf_msgs     0.001212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_stall_time        11655                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_avg_stall_time     2.832321                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_msg_count         4190                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_buf_msgs     0.001224                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.acc_link_utilization        31051                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.link_utilization     1.173670                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_count        10590                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_bytes       496816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_data_msg_bytes       412096                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_bw_sat_cy        25756                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Request_Control::2         4107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Request_Control::2        32856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Data::1         6439                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Data::1       463608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Control::1           44                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Control::1          352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.acc_link_utilization 23872.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.link_utilization     0.902336                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_count        14769                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_bytes       381960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_data_msg_bytes       263808                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_wait_time        50616                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_bw_sat_cy        16503                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_msg_wait_time     3.427179                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Control::0         6450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Control::0        51600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Data::1         4109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Data::1       295848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::2         4190                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::2        33520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.percent_links_utilized     1.034563                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Control::0         6434                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Control::0        51472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Request_Control::2         4089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Request_Control::2        32712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Data::1        10514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Data::1       757008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::2         4177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::2        33416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_msg_count         6458                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_buf_msgs     0.001886                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_msg_count         4089                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_buf_msgs     0.001194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_msg_count         6448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_buf_msgs     0.001918                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_stall_time        38961                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_avg_stall_time     6.042339                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_msg_count         4095                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_buf_msgs     0.001203                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_stall_time         7992                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_avg_stall_time     1.951648                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_msg_count         4177                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_buf_msgs     0.001220                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.acc_link_utilization 30973.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.link_utilization     1.170740                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_count        10547                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_bytes       495576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_data_msg_bytes       411200                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_bw_sat_cy        25700                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Request_Control::2         4089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Request_Control::2        32712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Data::1         6425                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Data::1       462600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Control::1           33                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Control::1          264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.acc_link_utilization        23768                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.link_utilization     0.898386                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_count        14720                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_bytes       380288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_data_msg_bytes       262528                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_wait_time        46953                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_bw_sat_cy        16421                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_msg_wait_time     3.189742                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Control::0         6434                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Control::0        51472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Data::1         4089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Data::1       294408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::2         4177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::2        33416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_msg_count         6387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_buf_msgs     0.002414                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_msg_count         5809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_buf_msgs     0.002196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_buf_msgs     0.002427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_msg_count         6419                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_buf_msgs     0.002426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_msg_count         6420                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_buf_msgs     0.002427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_msg_count         4130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_buf_msgs     0.002427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_msg_count         4131                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_msg_count         6425                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_buf_msgs     0.002429                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_msg_count         4111                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_buf_msgs     0.001554                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_msg_count         6483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_buf_msgs     0.002450                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_msg_count         4107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_buf_msgs     0.001552                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_msg_count         6458                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_buf_msgs     0.002441                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_msg_count         4089                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_buf_msgs     0.001546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.percent_links_utilized     1.654071                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Control::0        38107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Control::0       304856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Request_Control::2        34516                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Request_Control::2       276128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Data::1        16834                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Data::1      1212048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::1          347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::2        35444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::1         2776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::2       283552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Data::0          291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Data::0        20952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Control::0           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Control::0          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_msg_count        35810                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_buf_msgs     0.010461                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_msg_count          807                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_buf_msgs     0.000236                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_msg_count         6387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_buf_msgs     0.001867                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_avg_stall_time     0.156411                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_msg_count         5809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_buf_msgs     0.001697                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_msg_count        33556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_buf_msgs     0.009802                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_msg_count         2613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_buf_msgs     0.000764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_avg_stall_time     0.127440                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_msg_count         9987                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_buf_msgs     0.002923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_stall_time         5994                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_avg_stall_time     0.600180                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_msg_count        30595                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_buf_msgs     0.008937                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.acc_link_utilization 39442.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.link_utilization     1.490852                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_count        70173                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_bytes       631080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_data_msg_bytes        69696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_bw_sat_cy         4356                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_bandwidth         0.67                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_useful_bandwidth         0.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Control::0        35504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Control::0       284032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Data::1          807                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Data::1        58104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Control::2        33556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Control::2       268448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Data::0          282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Data::0        20304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Control::0           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Control::0          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.acc_link_utilization 60325.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.link_utilization     2.280191                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_count        43195                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_bytes       965208                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_data_msg_bytes       619648                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_wait_time         6327                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_bw_sat_cy        38741                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_msg_wait_time     0.146475                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_bandwidth         1.02                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_useful_bandwidth         0.66                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Control::0         2603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Control::0        20824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Request_Control::2        28707                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Request_Control::2       229656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Data::1         9673                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Data::1       696456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::1          314                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::2         1888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::1         2512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::2        15104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Data::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Data::0          648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.acc_link_utilization        31514                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.link_utilization     1.191170                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_count        12196                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_bytes       504224                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_data_msg_bytes       406656                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_bw_sat_cy        25416                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_msg_wait_time     0.081912                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Request_Control::2         5809                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Request_Control::2        46472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Data::1         6354                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Data::1       457488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Control::1           33                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Control::1          264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.percent_links_utilized     0.932014                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Control::0         9515                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Control::0        76120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Request_Control::2         4465                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Request_Control::2        35720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Data::1        13820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Data::1       995040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::1          373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::2         6647                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::1         2984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::2        53176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Data::0          282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Data::0        20304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_msg_count         3161                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_buf_msgs     0.000923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_msg_count          851                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_buf_msgs     0.001876                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_msg_count          950                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_buf_msgs     0.000278                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_avg_stall_time     0.350526                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_msg_count         6664                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_buf_msgs     0.001949                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_avg_stall_time     0.349790                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_msg_count         6921                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_buf_msgs     0.002026                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_stall_time         4329                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_avg_stall_time     0.625488                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_msg_count         6033                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_buf_msgs     0.001763                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_avg_stall_time     0.055196                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.acc_link_utilization         6969                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.link_utilization     0.263415                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_count         4962                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_bytes       111504                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_data_msg_bytes        71808                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_bw_sat_cy         4488                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_msg_wait_time     0.067110                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Control::0         2862                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Control::0        22896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Data::1          851                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Data::1        61272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Control::2          950                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Control::2         7600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Data::0          271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Data::0        19512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.acc_link_utilization        36209                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.link_utilization     1.368632                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_count        19618                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_bytes       579344                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_data_msg_bytes       422400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_wait_time         6993                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_bw_sat_cy        26403                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_msg_wait_time     0.356458                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_bandwidth         0.61                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_useful_bandwidth         0.45                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Control::0         6653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Control::0        53224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Request_Control::2          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Request_Control::2         2688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Data::1         6589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Data::1       474408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::1          332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::2         5697                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::1         2656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::2        45576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.acc_link_utilization        30795                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.link_utilization     1.163993                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_count        10550                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_bytes       492720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_data_msg_bytes       408320                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_bw_sat_cy        25520                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Request_Control::2         4129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Request_Control::2        33032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Data::1         6380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Data::1       459360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.percent_links_utilized     0.911275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Control::0         9525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Control::0        76200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Request_Control::2         4441                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Request_Control::2        35528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Data::1        13620                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Data::1       980640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::1          368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::2         5090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::1         2944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::2        40720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Data::0          292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Data::0        21024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Control::0           22                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Control::0          176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_msg_count         3158                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_buf_msgs     0.000923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_msg_count          851                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_buf_msgs     0.000249                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_msg_count         6419                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_buf_msgs     0.001876                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_avg_stall_time     0.207509                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_msg_count         4129                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_msg_count          933                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_msg_count         6681                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_buf_msgs     0.001955                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_avg_stall_time     0.548271                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_msg_count         6718                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_buf_msgs     0.001967                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_stall_time         4995                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_avg_stall_time     0.743525                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_msg_count         4469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_buf_msgs     0.001305                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.acc_link_utilization         6995                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.link_utilization     0.264398                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_count         4942                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_bytes       111920                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_data_msg_bytes        72384                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_bw_sat_cy         4524                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Control::0         2857                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Control::0        22856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Data::1          851                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Data::1        61272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Control::2          933                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Control::2         7464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Data::0          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Data::0        20160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.acc_link_utilization        34542                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.link_utilization     1.305623                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_count        17868                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_bytes       552672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_data_msg_bytes       409728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_wait_time         8658                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_bw_sat_cy        25610                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_msg_wait_time     0.484553                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_bandwidth         0.58                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Control::0         6668                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Control::0        53344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Request_Control::2          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Request_Control::2         2496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Data::1         6390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Data::1       460080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::2         4157                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::1         2624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::2        33256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.acc_link_utilization        30790                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.link_utilization     1.163804                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_count        10548                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_bytes       492640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_data_msg_bytes       408256                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_bw_sat_cy        25516                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_msg_wait_time     0.126280                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Request_Control::2         4129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Request_Control::2        33032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Data::1         6379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Data::1       459288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.percent_links_utilized     0.909442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Control::0         9489                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Control::0        75912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Request_Control::2         4407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Request_Control::2        35256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Data::1        13598                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Data::1       979056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::1          358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::2         5058                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::1         2864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::2        40464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Data::0          294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Data::0        21168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_msg_count         3130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_buf_msgs     0.000914                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_msg_count          824                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_msg_count         6420                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_buf_msgs     0.001877                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_avg_stall_time     0.207477                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_msg_count         4130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_msg_count          897                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_msg_count         6676                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_buf_msgs     0.001953                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_stall_time         3330                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_avg_stall_time     0.498802                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_msg_count         6712                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_buf_msgs     0.001963                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_avg_stall_time     0.347288                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_msg_count         4438                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_buf_msgs     0.001296                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.acc_link_utilization  6849.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.link_utilization     0.258898                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_count         4851                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_bytes       109592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_data_msg_bytes        70784                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_bw_sat_cy         4424                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_useful_bandwidth         0.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Control::0         2826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Control::0        22608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Data::1          824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Data::1        59328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Control::2          897                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Control::2         7176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Data::0          282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Data::0        20304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Control::0           22                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Control::0          176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.acc_link_utilization        34537                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.link_utilization     1.305434                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_count        17826                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_bytes       552592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_data_msg_bytes       409984                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_wait_time         5661                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_bw_sat_cy        25625                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_msg_wait_time     0.317570                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_bandwidth         0.58                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Control::0         6663                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Control::0        53304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Request_Control::2          277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Request_Control::2         2216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Data::1         6394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Data::1       460368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::1          318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::2         4161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::1         2544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::2        33288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.acc_link_utilization        30795                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.link_utilization     1.163993                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_count        10550                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_bytes       492720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_data_msg_bytes       408320                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_bw_sat_cy        25520                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_msg_wait_time     0.126256                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Request_Control::2         4130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Request_Control::2        33040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Data::1         6380                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Data::1       459360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.percent_links_utilized     0.916409                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Control::0         9601                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Control::0        76808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Request_Control::2         4425                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Request_Control::2        35400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Data::1        13697                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Data::1       986184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::1          370                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::2         5100                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::1         2960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::2        40800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Data::0          297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Data::0        21384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_msg_count         3221                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_buf_msgs     0.000941                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_msg_count          856                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_buf_msgs     0.000250                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_msg_count         6421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_buf_msgs     0.001880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_stall_time         4995                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_avg_stall_time     0.777916                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_msg_count         4131                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_msg_count          940                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_buf_msgs     0.000275                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_msg_count         6704                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_buf_msgs     0.001962                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_avg_stall_time     0.546390                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_msg_count         6790                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_buf_msgs     0.001992                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_stall_time         9324                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_avg_stall_time     1.373196                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_msg_count         4454                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_buf_msgs     0.001301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.acc_link_utilization  7072.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.link_utilization     0.267327                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_count         5017                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_bytes       113160                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_data_msg_bytes        73024                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_bw_sat_cy         4564                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Control::0         2910                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Control::0        23280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Data::1          856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Data::1        61632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Control::2          940                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Control::2         7520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Data::0          285                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Data::0        20520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Control::0           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Control::0          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.acc_link_utilization        34854                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.link_utilization     1.317416                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_count        17948                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_bytes       557664                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_data_msg_bytes       414080                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_wait_time        12987                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_bw_sat_cy        25880                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_msg_wait_time     0.723590                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_bandwidth         0.59                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Control::0         6691                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Control::0        53528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Request_Control::2          294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Request_Control::2         2352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Data::1         6458                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Data::1       464976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::1          332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::2         4160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::1         2656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::2        33280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.acc_link_utilization        30808                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.link_utilization     1.164485                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_count        10552                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_bytes       492928                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_data_msg_bytes       408512                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_wait_time         4995                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_bw_sat_cy        25534                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_msg_wait_time     0.473370                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Request_Control::2         4131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Request_Control::2        33048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Data::1         6383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Data::1       459576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.percent_links_utilized     0.918469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Control::0         9641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Control::0        77128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Request_Control::2         4429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Request_Control::2        35432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Data::1        13711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Data::1       987192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::1          386                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::2         5133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::1         3088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::2        41064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Data::0          309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Data::0        22248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_msg_count         3263                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_buf_msgs     0.000953                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_msg_count          882                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_msg_count         6425                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_buf_msgs     0.001877                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_avg_stall_time     0.051829                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_msg_count         4111                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_buf_msgs     0.001201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_msg_count          975                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_buf_msgs     0.000285                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_msg_count         6714                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_buf_msgs     0.001968                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_stall_time         7659                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_avg_stall_time     1.140751                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_msg_count         6790                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_buf_msgs     0.001988                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_stall_time         5661                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_avg_stall_time     0.833726                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_msg_count         4476                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_buf_msgs     0.001308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.acc_link_utilization         7280                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.link_utilization     0.275170                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_count         5120                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_bytes       116480                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_data_msg_bytes        75520                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_bw_sat_cy         4720                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Control::0         2939                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Control::0        23512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Data::1          882                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Data::1        63504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Control::2          975                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Control::2         7800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Data::0          298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Data::0        21456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Control::0           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Control::0          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.acc_link_utilization        34818                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.link_utilization     1.316055                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_count        17980                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_bytes       557088                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_data_msg_bytes       413248                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_wait_time        13320                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_bw_sat_cy        25831                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_msg_wait_time     0.740823                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_bandwidth         0.59                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Control::0         6702                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Control::0        53616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Request_Control::2          318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Request_Control::2         2544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Data::1         6446                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Data::1       464112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::2         4158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::1         2752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::2        33264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.acc_link_utilization        30800                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.link_utilization     1.164182                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_count        10536                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_bytes       492800                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_data_msg_bytes       408512                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_bw_sat_cy        25532                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_msg_wait_time     0.031606                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Request_Control::2         4111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Request_Control::2        32888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Data::1         6383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Data::1       459576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.percent_links_utilized     0.920813                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Control::0         9691                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Control::0        77528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Request_Control::2         4401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Request_Control::2        35208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Data::1        13769                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Data::1       991368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::1          362                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::2         5101                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::1         2896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::2        40808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Data::0          297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Data::0        21384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Control::0           19                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Control::0          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_msg_count         3255                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_buf_msgs     0.000951                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_msg_count          866                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_buf_msgs     0.000253                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_msg_count         6483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_buf_msgs     0.001896                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_avg_stall_time     0.410921                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_msg_count         4107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_buf_msgs     0.001200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_msg_count          923                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_msg_count         6752                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_buf_msgs     0.001977                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_stall_time         4995                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_avg_stall_time     0.739781                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_msg_count         6782                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_buf_msgs     0.001984                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_avg_stall_time     0.540106                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_msg_count         4472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_buf_msgs     0.001306                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.acc_link_utilization         7126                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.link_utilization     0.269349                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_count         5044                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_bytes       114016                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_data_msg_bytes        73664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_bw_sat_cy         4604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_bandwidth         0.12                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_useful_bandwidth         0.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Control::0         2952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Control::0        23616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Data::1          866                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Data::1        62352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Control::2          923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Control::2         7384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Data::0          285                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Data::0        20520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Control::0           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Control::0          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.acc_link_utilization        34907                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.link_utilization     1.319419                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_count        18006                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_bytes       558512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_data_msg_bytes       414464                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_wait_time         8658                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_bw_sat_cy        25906                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_msg_wait_time     0.480840                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_bandwidth         0.59                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Control::0         6739                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Control::0        53912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Request_Control::2          294                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Request_Control::2         2352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Data::1         6464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Data::1       465408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::1          318                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::2         4178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::1         2544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::2        33424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.acc_link_utilization        31051                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.link_utilization     1.173670                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_count        10590                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_bytes       496816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_data_msg_bytes       412096                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_wait_time         2664                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_bw_sat_cy        25757                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_msg_wait_time     0.251558                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_bandwidth         0.53                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_useful_bandwidth         0.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Request_Control::2         4107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Request_Control::2        32856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Data::1         6439                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Data::1       463608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Control::1           44                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Control::1          352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.percent_links_utilized     0.908906                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Control::0         9536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Control::0        76288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Request_Control::2         4365                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Request_Control::2        34920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Data::1        13602                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Data::1       979344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::1          334                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::2         5054                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::1         2672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::2        40432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Data::0          283                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Data::0        20376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Control::0           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Control::0          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_msg_count         3131                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_buf_msgs     0.000915                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_msg_count          819                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_buf_msgs     0.000239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_msg_count         6458                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_buf_msgs     0.001887                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_avg_stall_time     0.051564                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_msg_count         4089                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_buf_msgs     0.001194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_msg_count          887                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_msg_count         6712                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_buf_msgs     0.001962                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_avg_stall_time     0.297676                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_msg_count         6659                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_buf_msgs     0.001949                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_stall_time         4662                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_avg_stall_time     0.700105                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_msg_count         4443                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_buf_msgs     0.001298                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.acc_link_utilization  6782.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.link_utilization     0.256366                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_count         4837                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_bytes       108520                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_data_msg_bytes        69824                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_bw_sat_cy         4364                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_bandwidth         0.11                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_useful_bandwidth         0.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Control::0         2836                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Control::0        22688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Data::1          819                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Data::1        58968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Control::2          887                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Control::2         7096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Data::0          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Data::0        19584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.acc_link_utilization        34383                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.link_utilization     1.299613                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_count        17814                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_bytes       550128                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_data_msg_bytes       407616                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_wait_time         6660                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_bw_sat_cy        25477                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_msg_wait_time     0.373863                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_bandwidth         0.58                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Control::0         6700                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Control::0        53600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Request_Control::2          276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Request_Control::2         2208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Data::1         6358                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Data::1       457776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::1          301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::2         4167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::1         2408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::2        33336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.acc_link_utilization 30973.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.link_utilization     1.170740                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_count        10547                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_bytes       495576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_data_msg_bytes       411200                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_bw_sat_cy        25700                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_msg_wait_time     0.031573                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_useful_bandwidth         0.43                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Request_Control::2         4089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Request_Control::2        32712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Data::1         6425                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Data::1       462600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Control::1           33                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Control::1          264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_msg_count         2159                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_buf_msgs     0.008161                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_msg_count         9255                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_buf_msgs     0.034982                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_msg_count        30595                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_buf_msgs     0.115643                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_msg_count         6217                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_buf_msgs     0.023499                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_msg_count         6217                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_buf_msgs     0.023499                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_msg_count         6033                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_buf_msgs     0.022804                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_msg_count         6215                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_buf_msgs     0.023492                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_msg_count         5983                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_buf_msgs     0.022615                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_msg_count         4469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_buf_msgs     0.016892                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_msg_count         6215                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_buf_msgs     0.023492                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_msg_count         5964                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_buf_msgs     0.022543                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_msg_count         4438                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_buf_msgs     0.016775                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_msg_count         6232                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_buf_msgs     0.023556                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_msg_count         6035                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_buf_msgs     0.022811                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_msg_count         4454                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_buf_msgs     0.016835                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_msg_count         6234                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_buf_msgs     0.023563                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_msg_count         6026                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_buf_msgs     0.022777                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_msg_count         4476                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_buf_msgs     0.016918                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_msg_count         6266                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_buf_msgs     0.023684                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_msg_count         6018                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_buf_msgs     0.022747                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_msg_count         4472                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_buf_msgs     0.016903                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_msg_count         6255                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_buf_msgs     0.023643                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_msg_count         5934                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_buf_msgs     0.022429                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_msg_count         4443                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_buf_msgs     0.016794                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.percent_links_utilized     1.292855                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Control::0        53888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Control::0       431104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Request_Control::2        30826                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Request_Control::2       246608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Data::1        60098                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Data::1      4327056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::1         2633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::2        35490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::1        21064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::2       283920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Data::0         2242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Data::0       161424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Control::0          187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Control::0         1496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_msg_count         6810                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_buf_msgs     0.002014                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_stall_time        28305                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_avg_stall_time     4.156388                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_msg_count        31499                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_buf_msgs     0.009526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_stall_time       369963                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_avg_stall_time    11.745230                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_msg_count         6731                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_buf_msgs     0.002034                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_stall_time        77589                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_avg_stall_time    11.527113                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_msg_count        30848                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_buf_msgs     0.009011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_msg_count         2872                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_stall_time       348651                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_avg_stall_time   121.396588                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_msg_count         7201                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_buf_msgs     0.002142                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_stall_time        43623                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_avg_stall_time     6.057909                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_msg_count         4849                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_buf_msgs     0.001416                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_msg_count          450                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_msg_count         2873                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_buf_msgs     0.001169                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_stall_time       376290                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_avg_stall_time   130.974591                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_msg_count         6987                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_buf_msgs     0.002058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_stall_time        19314                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_avg_stall_time     2.764277                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_msg_count         5045                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_buf_msgs     0.001474                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_msg_count         2846                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_buf_msgs     0.001154                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_stall_time       368298                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_avg_stall_time   129.408995                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_msg_count         6961                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_buf_msgs     0.002058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_stall_time        27972                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_avg_stall_time     4.018388                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_msg_count         5015                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_buf_msgs     0.001465                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_msg_count         2932                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_buf_msgs     0.001185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_stall_time       374958                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_avg_stall_time   127.884720                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_msg_count         6991                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_buf_msgs     0.002062                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_stall_time        22977                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_avg_stall_time     3.286654                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_msg_count         5055                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_buf_msgs     0.001477                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_msg_count         2971                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_buf_msgs     0.001204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_stall_time       382617                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_avg_stall_time   128.783911                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_msg_count         7020                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_buf_msgs     0.002075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_stall_time        27306                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_avg_stall_time     3.889744                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_msg_count         5072                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_buf_msgs     0.001482                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_msg_count         2951                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_buf_msgs     0.001190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_stall_time       374292                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_avg_stall_time   126.835649                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_msg_count         7046                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_buf_msgs     0.002078                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_stall_time        22311                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_avg_stall_time     3.166477                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_msg_count         5016                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_buf_msgs     0.001465                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_msg_count         2837                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_buf_msgs     0.001132                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_stall_time       345321                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_avg_stall_time   121.720479                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_msg_count         6984                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_buf_msgs     0.002059                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_stall_time        21978                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_avg_stall_time     3.146907                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_msg_count         4966                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_buf_msgs     0.001451                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_msg_count         4536                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_buf_msgs     0.001325                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.acc_link_utilization        21474                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.link_utilization     0.811677                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_count         7260                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_bytes       343584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_data_msg_bytes       285504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_wait_time        28305                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_bw_sat_cy        17852                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_msg_wait_time     3.898760                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Request_Control::2          450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Request_Control::2         3600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Data::1         4461                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Data::1       321192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Control::1         2349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Control::1        18792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.acc_link_utilization         2268                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.link_utilization     0.085726                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_count         4536                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_bytes        36288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_count.Control::0         4536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_bytes.Control::0        36288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.acc_link_utilization        62459                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.link_utilization     2.360833                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_count        69078                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_bytes       999344                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_data_msg_bytes       446720                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_wait_time       447552                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_bw_sat_cy        27927                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_msg_wait_time     6.478937                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_bandwidth         1.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Control::0        31196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Control::0       249568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Request_Control::2         1577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Request_Control::2        12616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Data::1         6701                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Data::1       482472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::1           30                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::2        29271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::2       234168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Data::0          279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Data::0        20088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Control::0           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Control::0          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.acc_link_utilization        37201                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.link_utilization     1.406128                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_count        14922                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_bytes       595216                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_data_msg_bytes       475840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_wait_time       392274                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_bw_sat_cy        29749                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_msg_wait_time    26.288299                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_bandwidth         0.63                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_useful_bandwidth         0.50                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Control::0         2576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Control::0        20608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Request_Control::2         4125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Request_Control::2        33000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Data::1         7166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Data::1       515952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::2          724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::2         5792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Data::0          269                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Data::0        19368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.acc_link_utilization 36372.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.link_utilization     1.374812                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_count        14905                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_bytes       581960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_data_msg_bytes       462720                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_wait_time       395604                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_bw_sat_cy        28927                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_msg_wait_time    26.541697                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_bandwidth         0.62                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Control::0         2573                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Control::0        20584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Request_Control::2         4122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Request_Control::2        32976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Data::1         6951                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Data::1       500472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::2          923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::2         7384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Data::0          279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Data::0        20088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.acc_link_utilization        36227                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.link_utilization     1.369313                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_count        14822                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_bytes       579632                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_data_msg_bytes       461056                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_wait_time       396270                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_bw_sat_cy        28824                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_msg_wait_time    26.735258                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_bandwidth         0.61                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Control::0         2543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Control::0        20344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Request_Control::2         4125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Request_Control::2        33000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Data::1         6923                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Data::1       498456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::2          890                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::2         7120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Data::0          281                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Data::0        20232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Control::0           22                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Control::0          176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.acc_link_utilization        36449                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.link_utilization     1.377704                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_count        14978                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_bytes       583184                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_data_msg_bytes       463360                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_wait_time       397935                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_bw_sat_cy        28965                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_msg_wait_time    26.567966                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_bandwidth         0.62                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Control::0         2622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Control::0        20976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Request_Control::2         4125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Request_Control::2        33000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Data::1         6956                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Data::1       500832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::2          930                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::2         7440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Data::0          284                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Data::0        20448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Control::0           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Control::0          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.acc_link_utilization 36643.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.link_utilization     1.385056                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_count        15063                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_bytes       586296                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_data_msg_bytes       465792                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_wait_time       409923                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_bw_sat_cy        29119                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_msg_wait_time    27.213902                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_bandwidth         0.62                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Control::0         2649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Control::0        21192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Request_Control::2         4108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Request_Control::2        32864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Data::1         6982                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Data::1       502704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::2          964                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::2         7712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Data::0          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Data::0        21312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Control::0           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Control::0          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.acc_link_utilization 36662.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.link_utilization     1.385774                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_count        15013                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_bytes       586600                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_data_msg_bytes       466496                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_wait_time       396603                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_bw_sat_cy        29163                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_msg_wait_time    26.417305                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_bandwidth         0.62                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Control::0         2649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Control::0        21192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Request_Control::2         4105                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Request_Control::2        32840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Data::1         7005                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Data::1       504360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::2          911                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::2         7288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Data::0          284                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Data::0        20448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Control::0           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Control::0          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.acc_link_utilization 36285.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.link_utilization     1.371524                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_count        14787                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_bytes       580568                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_data_msg_bytes       462272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_wait_time       367299                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_bw_sat_cy        28899                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_msg_wait_time    24.839318                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_bandwidth         0.61                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Control::0         2544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Control::0        20352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Request_Control::2         4089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Request_Control::2        32712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Data::1         6953                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Data::1       500616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::1           31                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::2          877                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::1          248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::2         7016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Data::0          270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Data::0        19440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_msg_count        30767                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_buf_msgs     0.116293                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_msg_count         6277                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_buf_msgs     0.023726                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_msg_count        30517                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_buf_msgs     0.115349                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_msg_count         2168                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_buf_msgs     0.008195                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_msg_count         6754                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_buf_msgs     0.025529                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_msg_count         4531                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_buf_msgs     0.017126                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_msg_count         2138                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_buf_msgs     0.008081                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_msg_count         6521                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_buf_msgs     0.024648                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_msg_count         4718                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_buf_msgs     0.017833                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_msg_count         2098                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_buf_msgs     0.007930                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_msg_count         6500                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_buf_msgs     0.024569                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_msg_count         4681                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_buf_msgs     0.017693                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_msg_count         2177                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_buf_msgs     0.008229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_msg_count         6519                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_buf_msgs     0.024641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_msg_count         4727                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_buf_msgs     0.017867                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_msg_count         2207                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_buf_msgs     0.008342                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_msg_count         6540                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_buf_msgs     0.024720                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_msg_count         4740                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_buf_msgs     0.017916                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_msg_count         2187                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_buf_msgs     0.008266                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_msg_count         6560                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_buf_msgs     0.024796                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_msg_count         4689                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_buf_msgs     0.017724                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_msg_count         2112                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_buf_msgs     0.007983                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_msg_count         6527                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_buf_msgs     0.024671                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_msg_count         4643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_buf_msgs     0.017550                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples       813.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000757596                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1850                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    813                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  813                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.03                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              813                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                617                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                168                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 23                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              52032                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         59060418.88343295                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                876733056                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1078392.44                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers        52032                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 59060418.883432947099                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers          813                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers     19753264                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     24296.76                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers        52032                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        52032                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers          813                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          813                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers     59060419                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     59060419                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers     59060419                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     59060419                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             813                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           39                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           54                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          144                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          117                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           28                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           10                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           81                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           50                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16           58                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            4                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29           22                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31            6                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            5532268                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          2708916                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      19753264                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            6804.76                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      24296.76                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            683                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        84.01                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          141                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   379.460993                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   227.876607                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   360.146389                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           37     26.24%     26.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           40     28.37%     54.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383            7      4.96%     59.57% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           10      7.09%     66.67% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           12      8.51%     75.18% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            7      4.96%     80.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            1      0.71%     80.85% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            2      1.42%     82.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           25     17.73%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          141                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        52032                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          59.060419                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.31                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.31                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          84.01                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 149700.096000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 264278.246400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 1837744.608000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 76371677.104800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 47003908.912800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 255613073.856000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 381240382.824000                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   432.737867                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    781450257                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     39550000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     61543649                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 71731.296000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 126633.326400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 458064.700800                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 76371677.104800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 37886851.195200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 261945963.686400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 376860921.309600                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   427.766833                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    800895905                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     39550000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     42217114                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          109440                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.722185                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.367352                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         103639                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded         1347                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued         95626                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          177                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        31481                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        38694                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          557                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples        81378                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.175084                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.952637                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        53462     65.70%     65.70% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1         5072      6.23%     71.93% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2         4795      5.89%     77.82% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3         5216      6.41%     84.23% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         5600      6.88%     91.11% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         3223      3.96%     95.07% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         1908      2.34%     97.42% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         1463      1.80%     99.21% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8          639      0.79%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total        81378                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu          525     18.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     18.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            1      0.03%     18.04% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     18.04% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            1      0.03%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     18.07% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         1219     41.80%     59.88% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite          850     29.15%     89.03% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          210      7.20%     96.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          110      3.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         2821      2.95%      2.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu        62826     65.70%     68.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult           24      0.03%     68.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           56      0.06%     68.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd           92      0.10%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu           58      0.06%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            8      0.01%     68.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          256      0.27%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        15224     15.92%     85.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        12289     12.85%     97.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead          736      0.77%     98.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         1236      1.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total        95626                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.873776                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               2916                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.030494                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       270386                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       133305                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses        91323                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads         5334                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites         3606                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses         2322                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses        92895                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses         2826                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         1388                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            222                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          28062                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles      2536194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        17806                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        15569                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads         7191                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores         5163                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         3164     27.69%     27.69% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         3491     30.55%     58.23% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            4      0.04%     58.27% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond         4267     37.34%     95.61% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          365      3.19%     98.80% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     98.80% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          137      1.20%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        11428                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         1126     23.68%     23.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect         1453     30.56%     54.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            4      0.08%     54.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         1909     40.15%     94.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          174      3.66%     98.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     98.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond           89      1.87%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         4755                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            1      0.16%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          298     47.30%     47.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            1      0.16%     47.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          274     43.49%     91.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond           43      6.83%     97.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           13      2.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total          630                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return         2036     30.54%     30.54% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect         2036     30.54%     61.08% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0      0.00%     61.08% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         2355     35.32%     96.40% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          192      2.88%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond           48      0.72%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total         6667                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          234     48.85%     48.85% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     48.85% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          204     42.59%     91.44% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond           32      6.68%     98.12% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.12% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            9      1.88%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total          479                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         3447     30.16%     30.16% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         4762     41.67%     71.83% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         3164     27.69%     99.52% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           55      0.48%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        11428                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch          596     94.60%     94.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           33      5.24%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            1      0.16%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total          630                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted         4267                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         1567                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect          630                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          390                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted          598                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           32                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        11428                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates          583                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         5211                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.455985                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          440                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          141                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           55                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses           86                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         3164     27.69%     27.69% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         3491     30.55%     58.23% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            4      0.04%     58.27% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond         4267     37.34%     95.61% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          365      3.19%     98.80% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     98.80% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          137      1.20%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        11428                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         3164     50.89%     50.89% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          417      6.71%     57.60% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            4      0.06%     57.66% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         2431     39.10%     96.77% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond           64      1.03%     97.80% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     97.80% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          137      2.20%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         6217                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          298     51.11%     51.11% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     51.11% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          242     41.51%     92.62% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond           43      7.38%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total          583                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          298     51.11%     51.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     51.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          242     41.51%     92.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond           43      7.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total          583                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          141                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           55                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses           86                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords           14                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          155                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         4621                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         4621                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         2583                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used         2036                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct         2036                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts        30345                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          790                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts          288                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples        76500                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.960353                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.127668                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0        57113     74.66%     74.66% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1         5257      6.87%     81.53% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         2950      3.86%     85.39% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         3561      4.65%     90.04% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         1084      1.42%     91.46% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5          927      1.21%     92.67% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6          723      0.95%     93.61% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7          762      1.00%     94.61% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         4123      5.39%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total        76500                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          526                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls         2036                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass         2071      2.82%      2.82% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        47559     64.74%     67.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           16      0.02%     67.58% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           56      0.08%     67.65% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd           84      0.11%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.77% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu           16      0.02%     67.79% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.79% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.79% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          244      0.33%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     68.12% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        11942     16.25%     84.38% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        10127     13.78%     98.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead          424      0.58%     98.74% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite          928      1.26%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total        73467                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         4123                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        40203                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps        73467                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        40203                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP        73467                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.722185                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.367352                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        23421                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         1804                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts        70112                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        12366                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        11055                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         2071      2.82%      2.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        47559     64.74%     67.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           16      0.02%     67.58% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           56      0.08%     67.65% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd           84      0.11%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.77% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           16      0.02%     67.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     67.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     67.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          244      0.33%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     68.12% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        11942     16.25%     84.38% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        10127     13.78%     98.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          424      0.58%     98.74% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite          928      1.26%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total        73467                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl         6667                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         4583                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         2084                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         2355                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         4312                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         2036                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         2036                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        20966                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        42410                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        15211                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         2030                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles          761                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         4653                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          343                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       111582                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         1789                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts        94235                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches         8628                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        15588                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        13213                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.861065                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        18720                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        15902                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         2135                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         1180                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       100724                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites        64182                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        28801                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        45120                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches         7981                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles        56359                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         2206                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines        11628                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          469                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples        81378                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.541780                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.897952                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0        60628     74.50%     74.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         1014      1.25%     75.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         1569      1.93%     77.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         1856      2.28%     79.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         1614      1.98%     81.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         1339      1.65%     83.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         1336      1.64%     85.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         1596      1.96%     87.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        10426     12.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total        81378                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts        69215                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.632447                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        11428                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.104423                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        23908                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles          761                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        20331                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles         6704                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       104986                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           57                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        17806                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        15569                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          457                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents          159                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents         6306                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents          446                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect          277                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts          314                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit        94031                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount        93645                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst        57610                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst        90847                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.855674                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.634143                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads         6493                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         5437                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation          446                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         4511                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        12366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     3.074236                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     6.943664                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        12248     99.05%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19            2      0.02%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           10      0.08%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39           58      0.47%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49            7      0.06%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59            3      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69           29      0.23%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            2      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199            1      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219            1      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229            3      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            2      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        12366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        15588                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        13213                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           79                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses           89                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        11628                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses           94                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions           16                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 105569408.250000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 286011476.503049                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value       116883                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value    813358161                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    295404633                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    844555266                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles          761                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        22172                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        28996                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        15771                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        13678                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       108545                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents         2549                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents            6                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        10793                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       126194                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       306298                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       119288                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups         2557                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps        83155                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        42961                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        11337                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          175474                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         212688                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        40203                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps        73467                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           54                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         2503733                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             19.278912                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.051870                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         522538                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded        36990                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        366256                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            9                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined       357037                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       667249                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved        24651                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples      2490479                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.147062                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.675319                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0      2340379     93.97%     93.97% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        54026      2.17%     96.14% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        35366      1.42%     97.56% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        16751      0.67%     98.23% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        29022      1.17%     99.40% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5        14622      0.59%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6          166      0.01%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7          125      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           22      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total      2490479                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           67      0.54%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead         8195     66.27%     66.81% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite         4104     33.19%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass        12422      3.39%      3.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       229061     62.54%     65.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0      0.00%     65.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0      0.00%     65.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          132      0.04%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc          132      0.04%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        86817     23.70%     89.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite        37422     10.22%     99.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          266      0.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       366256                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.146284                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy              12366                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.033763                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads      3234038                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       919982                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       361207                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         1328                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses          661                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       365536                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses          664                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts         4215                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            118                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles          13254                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       806533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads       146350                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores        70529                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads       108615                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores        53341                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return        12448     26.91%     26.91% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect        16549     35.78%     62.69% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           10      0.02%     62.72% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond        17130     37.04%     99.75% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond          115      0.25%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        46252                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return         8269     24.85%     24.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect        12374     37.18%     62.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            5      0.02%     62.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond        12537     37.67%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           95      0.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total        33280                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            1      0.45%      0.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           94     42.34%     42.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            7      3.15%     45.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           93     41.89%     87.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           27     12.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total          222                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return         4179     32.22%     32.22% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect         4175     32.18%     64.40% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            5      0.04%     64.44% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond         4593     35.41%     99.85% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           20      0.15%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total        12972                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect           69     39.88%     39.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            5      2.89%     42.77% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           85     49.13%     91.91% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond           14      8.09%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total          173                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget          546      1.18%      1.18% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB        33260     71.91%     73.09% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS        12445     26.91%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        46252                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch          212     96.80%     96.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            6      2.74%     99.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            1      0.46%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total          219                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted        17130                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken        16904                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect          222                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss          147                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted          216                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        46252                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          208                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        33294                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.719839                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted          183                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           10                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            9                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return        12448     26.91%     26.91% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect        16549     35.78%     62.69% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           10      0.02%     62.72% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond        17130     37.04%     99.75% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond          115      0.25%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        46252                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return        12448     96.06%     96.06% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect          135      1.04%     97.11% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           10      0.08%     97.18% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond          321      2.48%     99.66% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           44      0.34%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total        12958                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           94     45.19%     45.19% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     45.19% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           87     41.83%     87.02% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           27     12.98%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total          208                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           94     45.19%     45.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     45.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           87     41.83%     87.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           27     12.98%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total          208                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           10                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            9                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           17                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes        24828                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops        24827                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes        20648                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used         4179                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct         4179                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.commitSquashedInsts       356831                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls        12339                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts          123                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples      2445017                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.082818                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.533914                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0      2357081     96.40%     96.40% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1        33262      1.36%     97.76% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2        29033      1.19%     98.95% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3        12784      0.52%     99.47% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4         4320      0.18%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5         4189      0.17%     99.82% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           80      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           38      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8         4230      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total      2445017                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         8226                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         4180                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         4184      2.07%      2.07% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu       118895     58.72%     60.78% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0      0.00%     60.78% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0      0.00%     60.78% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          129      0.06%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc          129      0.06%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        53846     26.59%     87.50% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite        25044     12.37%     99.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          260      0.13%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       202491                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples         4230                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts       129869                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       202491                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP       129869                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       202491                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    19.278912                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.051870                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        79152                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       189728                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        53848                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts        25304                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         4184      2.07%      2.07% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       118895     58.72%     60.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0      0.00%     60.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          129      0.06%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          129      0.06%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        53846     26.59%     87.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        25044     12.37%     99.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          260      0.13%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       202491                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl        12972                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         8788                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         4184                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         4593                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl         8379                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         4180                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         4179                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        49941                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles      2344711                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        64774                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles        26817                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         4236                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        27199                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          122                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       625532                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          615                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       362041                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        25426                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        82711                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts        37679                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.144600                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        43909                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        59376                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads          662                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites          397                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       386210                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       269054                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs       120390                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads       171191                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        45706                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles      2392721                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         8714                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles          142                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines        82708                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes          131                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples      2490479                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.304364                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     1.399791                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0      2357745     94.67%     94.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1        14416      0.58%     95.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2         4169      0.17%     95.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3         6275      0.25%     95.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4        14420      0.58%     96.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5        20611      0.83%     97.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6        10377      0.42%     97.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7         6291      0.25%     97.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        56175      2.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total      2490479                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       486517                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.194317                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        46252                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.018473                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles        93147                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         4236                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles      2241547                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles        10421                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       559528                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts       146350                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts        70529                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts        12330                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents         6153                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents          169                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents         8195                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          134                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       362006                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       361868                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       246411                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       361062                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.144531                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.682462                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads         8333                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads        92502                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation         8195                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        45225                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        53848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    43.198670                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev   136.563050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        47722     88.62%     88.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19          218      0.40%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49           44      0.08%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59         1556      2.89%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69          322      0.60%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79            3      0.01%     92.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89            1      0.00%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99           21      0.04%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109            2      0.00%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119           13      0.02%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129            2      0.00%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139           16      0.03%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149            1      0.00%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159            1      0.00%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169           11      0.02%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209            2      0.00%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229           14      0.03%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            9      0.02%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259            1      0.00%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279            1      0.00%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289            1      0.00%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299            1      0.00%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows         3886      7.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          557                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        53848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses        82706                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        37679                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           69                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        82733                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           62                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         4236                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        52181                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles      2293013                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        81152                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        59897                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       623311                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents        45142                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents         8551                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands       805611                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups      1861848                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       709278                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       258498                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps       547113                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts        95249                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads         2999953                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes        1164107                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts       129869                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       202491                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         2522063                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi             19.563008                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.051117                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         520808                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded        36936                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        364397                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined       357009                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       667612                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved        24606                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples      2519721                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.144618                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     0.669145                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0      2370236     94.07%     94.07% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        53811      2.14%     96.20% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2        35207      1.40%     97.60% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        16693      0.66%     98.26% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        29027      1.15%     99.41% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5        14571      0.58%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6          119      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7           40      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total      2519721                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           49      0.40%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead         8198     66.36%     66.76% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite         4106     33.24%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass        12448      3.42%      3.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       227719     62.49%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            2      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        86798     23.82%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite        37420     10.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       364397                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.144484                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy              12353                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.033900                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads      3260855                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       918833                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       360007                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       364288                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts         4216                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled             74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles           2342                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       817125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads       146354                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores        70263                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads       108657                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores        53341                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return        12464     27.03%     27.03% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect        16561     35.91%     62.94% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           18      0.04%     62.98% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond        16955     36.77%     99.75% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond          117      0.25%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        46115                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return         8291     24.89%     24.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect        12392     37.21%     62.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           13      0.04%     62.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond        12511     37.56%     99.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond          100      0.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total        33307                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            1      0.50%      0.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           86     42.79%     43.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            7      3.48%     46.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           81     40.30%     87.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           26     12.94%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total          201                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return         4173     32.58%     32.58% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect         4169     32.55%     65.13% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            5      0.04%     65.17% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond         4444     34.70%     99.87% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           17      0.13%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total        12808                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect           60     40.00%     40.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            5      3.33%     43.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           74     49.33%     92.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond           11      7.33%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total          150                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget          516      1.12%      1.12% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB        33137     71.86%     72.98% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS        12461     27.02%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        46115                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch          183     96.83%     96.83% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            5      2.65%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            1      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total          189                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted        16955                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken        16733                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect          201                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted          196                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        46115                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          188                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        33179                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.719484                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted          165                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           17                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return        12464     27.03%     27.03% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect        16561     35.91%     62.94% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           18      0.04%     62.98% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond        16955     36.77%     99.75% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond          117      0.25%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        46115                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return        12464     96.35%     96.35% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect          133      1.03%     97.38% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           18      0.14%     97.52% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond          280      2.16%     99.68% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           41      0.32%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total        12936                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           86     45.74%     45.74% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     45.74% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           76     40.43%     86.17% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           26     13.83%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total          188                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           86     45.74%     45.74% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     45.74% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           76     40.43%     86.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           26     13.83%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total          188                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           25                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes        24870                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops        24869                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes        20696                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commit.commitSquashedInsts       356857                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          123                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples      2474232                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.081130                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.528098                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0      2386882     96.47%     96.47% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1        33106      1.34%     97.81% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2        28896      1.17%     98.98% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3        12689      0.51%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4         4240      0.17%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5         4127      0.17%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           69      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           23      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8         4200      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total      2474232                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass         4180      2.08%      2.08% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu       117721     58.64%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        53814     26.81%     87.54% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite        25014     12.46%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       200735                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples         4200                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts       128920                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       200735                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP       128920                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       200735                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi    19.563008                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.051117                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        78830                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       188240                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        53814                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts        25016                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         4180      2.08%      2.08% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       117721     58.64%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        53814     26.81%     87.54% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        25014     12.46%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       200735                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl        12808                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         8630                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         4444                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        48080                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles      2376022                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        64678                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles        26709                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         4232                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        27072                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       623906                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          582                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       360181                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        25238                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        82689                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts        37411                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.142812                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        43049                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        58687                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       384637                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       268231                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs       120100                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads       170515                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        45599                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles      2423968                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         8688                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles           37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles          211                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        82697                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples      2519721                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.300229                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     1.390663                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0      2387265     94.74%     94.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1        14391      0.57%     95.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2         4140      0.16%     95.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3         6206      0.25%     95.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4        14424      0.57%     96.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5        20620      0.82%     97.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6        10353      0.41%     97.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7         6286      0.25%     97.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        56036      2.22%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total      2519721                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       485648                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.192560                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        46115                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.018285                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles        91161                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         4232                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles      2279455                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles        10463                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       557744                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts       146354                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts        70263                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts        12312                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents         6153                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents          214                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents         8196                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          130                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       360145                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       360021                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       245278                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       359521                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.142749                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.682236                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads         8370                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads        92540                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation         8196                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        45247                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean    43.941000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev   134.926316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        47608     88.47%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19           48      0.09%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39            1      0.00%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49            3      0.01%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59          278      0.52%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::60-69          495      0.92%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::70-79            6      0.01%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::80-89         1343      2.50%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::90-99           12      0.02%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::130-139           24      0.04%     92.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::140-149            1      0.00%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::150-159            4      0.01%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::200-209            1      0.00%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229           22      0.04%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::230-239            1      0.00%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249            3      0.01%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::overflows         3964      7.37%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          557                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses        82688                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses        37411                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           73                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        82734                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           68                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         4232                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles        50276                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles      2331162                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        80992                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        53059                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       621628                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents        45100                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents          163                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents         1634                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       802740                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups      1856481                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       707930                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       255691                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps       547049                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts        94616                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads         3027533                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes        1160674                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts       128920                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       200735                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         2540713                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi             19.707671                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.050742                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         520885                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded        36948                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        364476                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined       357098                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       667550                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved        24618                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples      2538469                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.143581                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     0.666948                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0      2388968     94.11%     94.11% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        53824      2.12%     96.23% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2        35198      1.39%     97.62% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        16699      0.66%     98.28% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        29014      1.14%     99.42% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5        14578      0.57%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6          122      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7           47      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total      2538469                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           50      0.40%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead         8201     66.37%     66.77% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite         4106     33.23%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass        12471      3.42%      3.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       227741     62.48%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        86815     23.82%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite        37429     10.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       364476                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.143454                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy              12357                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.033903                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads      3279749                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       918995                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       360051                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       364340                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts         4221                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled             70                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles           2244                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       828920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads       146374                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores        70280                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads       108678                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores        53349                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return        12463     27.04%     27.04% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect        16552     35.91%     62.95% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           16      0.03%     62.99% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond        16945     36.76%     99.75% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond          115      0.25%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        46091                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return         8290     24.91%     24.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect        12383     37.21%     62.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           11      0.03%     62.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond        12501     37.56%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           98      0.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total        33283                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            1      0.50%      0.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           86     43.22%     43.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            7      3.52%     47.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           81     40.70%     87.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           24     12.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total          199                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return         4173     32.58%     32.58% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect         4169     32.55%     65.13% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            5      0.04%     65.17% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond         4444     34.70%     99.87% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           17      0.13%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total        12808                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect           60     40.27%     40.27% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            5      3.36%     43.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           74     49.66%     93.29% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond           10      6.71%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total          149                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget          491      1.07%      1.07% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB        33139     71.90%     72.96% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS        12460     27.03%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        46091                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch          180     96.26%     96.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            6      3.21%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            1      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total          187                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted        16945                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken        16745                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect          199                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss          130                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted          194                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        46091                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        33181                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.719902                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted          162                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           16                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           15                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return        12463     27.04%     27.04% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect        16552     35.91%     62.95% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           16      0.03%     62.99% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond        16945     36.76%     99.75% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond          115      0.25%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        46091                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return        12463     96.54%     96.54% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect          123      0.95%     97.49% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           16      0.12%     97.61% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond          268      2.08%     99.69% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           40      0.31%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total        12910                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           86     46.24%     46.24% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.24% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           76     40.86%     87.10% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           24     12.90%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           86     46.24%     46.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           76     40.86%     87.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           24     12.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes        24858                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops        24857                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes        20684                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commit.commitSquashedInsts       356904                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          137                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples      2492961                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.080521                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.526212                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0      2405622     96.50%     96.50% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1        33099      1.33%     97.82% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2        28895      1.16%     98.98% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3        12679      0.51%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4         4244      0.17%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5         4127      0.17%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           71      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           20      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8         4204      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total      2492961                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass         4180      2.08%      2.08% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu       117721     58.64%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        53814     26.81%     87.54% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite        25014     12.46%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       200735                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples         4204                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts       128920                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       200735                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP       128920                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       200735                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi    19.707671                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.050742                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        78830                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       188240                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        53814                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts        25016                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         4180      2.08%      2.08% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       117721     58.64%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        53814     26.81%     87.54% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        25014     12.46%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       200735                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl        12808                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         8630                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         4444                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        48068                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles      2394744                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        64711                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles        26700                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         4246                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        27071                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred          112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       624007                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          573                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       360255                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        25243                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        82706                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts        37423                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.141793                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        43064                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        58715                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       384730                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       268250                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs       120129                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads       170539                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        45600                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles      2442792                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         8714                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          342                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        82706                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes          102                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples      2538469                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.297991                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     1.385706                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0      2406019     94.78%     94.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1        14393      0.57%     95.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2         4141      0.16%     95.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3         6204      0.24%     95.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4        14422      0.57%     96.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5        20620      0.81%     97.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6        10357      0.41%     97.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7         6280      0.25%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        56033      2.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total      2538469                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       485659                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.191151                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        46091                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.018141                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles        90926                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         4246                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles      2299353                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles        10299                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       557833                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts       146374                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts        70280                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts        12316                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents         6151                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents           52                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents         8196                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          146                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       360213                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       360073                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       245320                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       359615                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.141721                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.682174                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads         8383                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads        92560                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation         8196                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        45264                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            4                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean    44.312224                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev   138.319183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        47606     88.46%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19          257      0.48%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::20-29            1      0.00%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59         1806      3.36%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69           43      0.08%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::80-89            7      0.01%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::90-99            1      0.00%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::110-119           10      0.02%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::120-129            2      0.00%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::130-139           13      0.02%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::140-149            1      0.00%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::150-159            3      0.01%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::160-169           11      0.02%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::200-209            3      0.01%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::220-229           13      0.02%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::230-239            1      0.00%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249           10      0.02%     92.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::290-299            1      0.00%     92.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::overflows         4025      7.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses        82690                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses        37423                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           72                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        82760                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           85                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         4246                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles        50259                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles      2350873                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        81023                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        52068                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       621727                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents        45096                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents          748                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands       802837                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups      1856733                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       708033                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       255691                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps       547146                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        94549                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads         3046305                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes        1160787                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts       128920                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       200735                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles         2547235                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi             19.758261                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.050612                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         520920                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded        36948                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        364482                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined       357133                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       667647                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved        24618                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples      2545096                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.143210                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     0.666161                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0      2395611     94.13%     94.13% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        53799      2.11%     96.24% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2        35208      1.38%     97.62% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3        16694      0.66%     98.28% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        29014      1.14%     99.42% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5        14578      0.57%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6          126      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7           45      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total      2545096                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           52      0.42%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead         8200     66.34%     66.76% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite         4109     33.24%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass        12437      3.41%      3.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       227780     62.49%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        86814     23.82%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite        37431     10.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       364482                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.143089                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy              12361                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.033914                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads      3286392                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       919065                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       360107                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       364384                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts         4212                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled             68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles           2139                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       836161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads       146388                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores        70281                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads       108691                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores        53357                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return        12464     27.04%     27.04% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect        16559     35.92%     62.96% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           15      0.03%     62.99% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond        16948     36.76%     99.75% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond          114      0.25%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total        46100                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return         8291     24.90%     24.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect        12390     37.22%     62.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           10      0.03%     62.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond        12504     37.56%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           97      0.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total        33292                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            1      0.49%      0.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           87     42.86%     43.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            7      3.45%     46.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           84     41.38%     88.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           24     11.82%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total          203                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return         4173     32.58%     32.58% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect         4169     32.55%     65.13% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            5      0.04%     65.17% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond         4444     34.70%     99.87% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           17      0.13%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total        12808                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect           58     39.19%     39.19% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            5      3.38%     42.57% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           75     50.68%     93.24% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond           10      6.76%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total          148                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget          491      1.07%      1.07% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB        33147     71.90%     72.97% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS        12461     27.03%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total        46100                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch          181     94.76%     94.76% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            9      4.71%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            1      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total          191                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted        16948                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken        16750                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect          203                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss          130                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted          197                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups        46100                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          189                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        33189                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.719935                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted          162                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           15                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           14                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return        12464     27.04%     27.04% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect        16559     35.92%     62.96% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           15      0.03%     62.99% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond        16948     36.76%     99.75% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond          114      0.25%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total        46100                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return        12464     96.54%     96.54% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect          124      0.96%     97.50% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           15      0.12%     97.61% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond          268      2.08%     99.69% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           40      0.31%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total        12911                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           87     46.03%     46.03% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.03% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           78     41.27%     87.30% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           24     12.70%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total          189                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           87     46.03%     46.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           78     41.27%     87.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           24     12.70%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total          189                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           14                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes        24865                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops        24864                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes        20691                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commit.commitSquashedInsts       356948                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts          104                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples      2499619                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.080306                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.525600                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0      2412293     96.51%     96.51% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1        33089      1.32%     97.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2        28895      1.16%     98.99% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3        12675      0.51%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4         4241      0.17%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5         4127      0.17%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           71      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7           18      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8         4210      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total      2499619                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass         4180      2.08%      2.08% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu       117721     58.64%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        53814     26.81%     87.54% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite        25014     12.46%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       200735                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples         4210                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts       128920                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       200735                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP       128920                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       200735                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi    19.758261                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.050612                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        78830                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       188240                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        53814                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts        25016                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         4180      2.08%      2.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu       117721     58.64%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        53814     26.81%     87.54% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        25014     12.46%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       200735                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl        12808                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         8630                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         4444                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        48069                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles      2401432                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        64673                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles        26709                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         4213                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        27077                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       624023                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          573                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       360270                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        25250                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        82704                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts        37427                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.141436                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        43084                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        58721                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       384761                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       268286                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs       120131                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads       170560                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        45609                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles      2449510                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         8652                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles           94                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores4.core.fetch.cacheLines        82723                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes          105                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples      2545096                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.297256                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     1.384064                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0      2412626     94.80%     94.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1        14396      0.57%     95.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2         4142      0.16%     95.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3         6204      0.24%     95.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4        14423      0.57%     96.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5        20626      0.81%     97.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6        10357      0.41%     97.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7         6288      0.25%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        56034      2.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total      2545096                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       485714                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.190683                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        46100                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.018098                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles        91135                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         4213                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles      2306093                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles        10303                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       557868                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts       146388                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts        70281                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts        12316                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents         6153                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents           54                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents         8196                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect          104                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          112                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       360234                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       360129                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       245338                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       359645                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.141380                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.682167                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads         8371                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads        92574                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation         8196                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        45265                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            4                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean    44.432007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev   138.471580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        47604     88.46%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19          264      0.49%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::20-29            1      0.00%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49            1      0.00%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59         1801      3.35%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69           38      0.07%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::80-89            5      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::120-129            1      0.00%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::140-149            1      0.00%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            2      0.00%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::160-169           10      0.02%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::190-199            1      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209            2      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::220-229           13      0.02%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::230-239            1      0.00%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::240-249            9      0.02%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::250-259            1      0.00%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::290-299           15      0.03%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::overflows         4044      7.51%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses        82694                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses        37427                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           72                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        82741                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           50                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         4213                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        50264                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles      2357564                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        80988                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        52067                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       621747                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents        45117                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents           68                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents          722                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands       802877                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups      1856845                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       708076                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       255691                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps       547186                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        94592                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads         3053001                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes        1160844                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts       128920                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       200735                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles         2548613                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi             19.768950                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.050584                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         521032                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded        36948                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        364578                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined       357245                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       667838                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved        24618                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples      2546361                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.143176                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.666020                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0      2396799     94.13%     94.13% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        53860      2.12%     96.24% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2        35213      1.38%     97.62% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        16697      0.66%     98.28% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        29031      1.14%     99.42% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5        14578      0.57%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6          116      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7           45      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           22      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total      2546361                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           49      0.40%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead         8201     66.37%     66.77% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite         4106     33.23%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass        12477      3.42%      3.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       227823     62.49%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        86824     23.81%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite        37434     10.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       364578                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.143050                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy              12356                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.033891                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads      3287844                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       919289                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       360152                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       364435                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts         4208                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled             77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles           2252                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       844067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads       146395                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores        70291                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads       108690                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores        53358                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return        12466     27.03%     27.03% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect        16555     35.90%     62.93% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           19      0.04%     62.97% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond        16961     36.78%     99.74% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond          118      0.26%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total        46119                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return         8293     24.90%     24.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect        12386     37.18%     62.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           14      0.04%     62.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond        12517     37.58%     99.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond          101      0.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total        33311                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            1      0.50%      0.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           86     42.57%     43.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            7      3.47%     46.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           83     41.09%     87.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           25     12.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total          202                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return         4173     32.58%     32.58% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect         4169     32.55%     65.13% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            5      0.04%     65.17% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond         4444     34.70%     99.87% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           17      0.13%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total        12808                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect           60     40.27%     40.27% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            5      3.36%     43.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           74     49.66%     93.29% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond           10      6.71%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total          149                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget          511      1.11%      1.11% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB        33144     71.87%     72.97% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS        12463     27.02%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total        46119                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch          184     96.84%     96.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            5      2.63%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            1      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total          190                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted        16961                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken        16748                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect          202                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss          133                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted          197                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups        46119                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          189                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        33188                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.719617                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted          164                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return        12466     27.03%     27.03% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect        16555     35.90%     62.93% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           19      0.04%     62.97% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond        16961     36.78%     99.74% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond          118      0.26%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total        46119                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return        12466     96.40%     96.40% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect          124      0.96%     97.36% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           19      0.15%     97.51% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond          282      2.18%     99.69% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           40      0.31%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total        12931                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           86     45.50%     45.50% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     45.50% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           78     41.27%     86.77% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           25     13.23%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total          189                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           86     45.50%     45.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     45.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           78     41.27%     86.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           25     13.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total          189                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           19                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes        24867                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops        24866                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes        20693                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commit.commitSquashedInsts       357070                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts          147                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples      2500820                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.080268                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.525515                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0      2413495     96.51%     96.51% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1        33095      1.32%     97.83% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2        28892      1.16%     98.99% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3        12672      0.51%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4         4236      0.17%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5         4127      0.17%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           72      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7           19      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8         4212      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total      2500820                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass         4180      2.08%      2.08% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu       117721     58.64%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        53814     26.81%     87.54% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite        25014     12.46%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       200735                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples         4212                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts       128920                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       200735                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP       128920                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       200735                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi    19.768950                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.050584                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        78830                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       188240                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        53814                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts        25016                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         4180      2.08%      2.08% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu       117721     58.64%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        53814     26.81%     87.54% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        25014     12.46%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       200735                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl        12808                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         8630                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         4444                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        47948                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles      2402725                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        64723                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles        26709                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         4256                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        27077                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred          112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       624112                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          567                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       360370                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        25251                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        82716                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts        37429                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.141398                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        43089                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        58729                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       384802                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       268333                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs       120145                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads       170589                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        45608                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles      2450731                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         8734                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles          346                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores5.core.fetch.cacheLines        82713                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples      2546361                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.297143                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     1.383832                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0      2413877     94.80%     94.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1        14398      0.57%     95.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2         4143      0.16%     95.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         6207      0.24%     95.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4        14424      0.57%     96.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5        20622      0.81%     97.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6        10357      0.41%     97.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7         6283      0.25%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        56050      2.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total      2546361                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       485757                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.190597                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        46119                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.018096                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles        90842                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         4256                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles      2307331                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles        10319                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       557980                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts       146395                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts        70291                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts        12316                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents         6150                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents           74                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents         8196                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect          147                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          154                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       360322                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       360174                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       245391                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       359705                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.141322                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.682201                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads         8370                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads        92581                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation         8196                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores        45275                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean    44.461497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev   138.498410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        47602     88.46%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19          259      0.48%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29            1      0.00%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49            1      0.00%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::50-59         1805      3.35%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69           37      0.07%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89            9      0.02%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::100-109            1      0.00%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::160-169            1      0.00%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209           13      0.02%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219            2      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::240-249            7      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::250-259            3      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::260-269           14      0.03%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::290-299           16      0.03%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::overflows         4043      7.51%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses        82702                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses        37429                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           74                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        82772                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           90                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         4256                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        50140                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles      2358770                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        81041                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        52154                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       621832                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents        45111                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents           73                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents          804                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands       803000                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups      1857040                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       708121                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       255691                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps       547309                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts        94620                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads         3054322                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes        1161154                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts       128920                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       200735                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles         2546467                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi             19.752304                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.050627                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         520847                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded        36948                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        364463                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined       357060                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       667487                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved        24618                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples      2544178                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.143254                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.666178                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0      2394652     94.12%     94.12% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        53857      2.12%     96.24% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2        35202      1.38%     97.62% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        16699      0.66%     98.28% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        29008      1.14%     99.42% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5        14573      0.57%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6          121      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7           46      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           20      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total      2544178                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           49      0.40%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.40% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead         8202     66.38%     66.77% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite         4106     33.23%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass        12470      3.42%      3.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       227728     62.48%     65.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            0      0.00%     65.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            0      0.00%     65.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            6      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            3      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead        86813     23.82%     89.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite        37432     10.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       364463                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.143125                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy              12357                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.033905                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads      3285432                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       918919                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       360039                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       364328                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts         4216                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles           2289                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       851418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads       146367                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores        70268                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads       108682                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores        53342                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return        12463     27.04%     27.04% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect        16554     35.92%     62.95% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           14      0.03%     62.98% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond        16945     36.76%     99.75% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond          116      0.25%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total        46092                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return         8290     24.91%     24.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect        12385     37.21%     62.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            9      0.03%     62.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond        12501     37.56%     99.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           99      0.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total        33284                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            1      0.51%      0.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           87     43.94%     44.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            6      3.03%     47.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           80     40.40%     87.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           24     12.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total          198                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return         4173     32.58%     32.58% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect         4169     32.55%     65.13% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            5      0.04%     65.17% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond         4444     34.70%     99.87% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           17      0.13%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total        12808                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect           60     40.27%     40.27% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            5      3.36%     43.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           74     49.66%     93.29% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond           10      6.71%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total          149                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget          495      1.07%      1.07% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB        33137     71.89%     72.97% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS        12460     27.03%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total        46092                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch          179     96.24%     96.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            6      3.23%     99.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            1      0.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total          186                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted        16945                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken        16749                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect          198                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted          193                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups        46092                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        33178                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.719821                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted          163                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           14                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return        12463     27.04%     27.04% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect        16554     35.92%     62.95% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           14      0.03%     62.98% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond        16945     36.76%     99.75% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond          116      0.25%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total        46092                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return        12463     96.51%     96.51% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect          126      0.98%     97.48% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           14      0.11%     97.59% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond          270      2.09%     99.68% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           41      0.32%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total        12914                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           87     46.77%     46.77% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     46.77% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           75     40.32%     87.10% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           24     12.90%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total          186                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           87     46.77%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     46.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           75     40.32%     87.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           24     12.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total          186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           14                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           14                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           20                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes        24858                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops        24857                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes        20684                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commit.commitSquashedInsts       356870                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts          135                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples      2498690                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.080336                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.525622                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0      2411354     96.50%     96.50% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1        33096      1.32%     97.83% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2        28893      1.16%     98.99% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3        12680      0.51%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4         4243      0.17%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5         4128      0.17%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           73      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           21      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8         4202      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total      2498690                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass         4180      2.08%      2.08% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu       117721     58.64%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            1      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead        53814     26.81%     87.54% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite        25014     12.46%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total       200735                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples         4202                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts       128920                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       200735                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP       128920                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP       200735                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi    19.752304                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.050627                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs        78830                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts       188240                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts        53814                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts        25016                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         4180      2.08%      2.08% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu       117721     58.64%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            1      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        53814     26.81%     87.54% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        25014     12.46%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       200735                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl        12808                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         8630                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         4444                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        47953                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles      2400580                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        64696                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles        26705                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         4244                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        27072                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       623932                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          583                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       360247                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        25240                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts        82704                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts        37426                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.141469                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        43064                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        58703                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads       384714                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       268242                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs       120130                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads       170540                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        45597                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles      2448584                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         8712                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles          368                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines        82697                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples      2544178                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.297301                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     1.384166                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0      2411736     94.79%     94.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1        14391      0.57%     95.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2         4142      0.16%     95.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         6205      0.24%     95.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4        14422      0.57%     96.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5        20618      0.81%     97.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6        10355      0.41%     97.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7         6284      0.25%     97.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8        56025      2.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total      2544178                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       485615                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.190701                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        46092                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.018100                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles        90818                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         4244                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles      2305036                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles        10325                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       557795                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts       146367                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts        70268                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts        12316                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents         6155                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents           74                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents         8196                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          143                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       360204                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       360061                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       245305                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       359603                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.141396                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.682155                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads         8367                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads        92553                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation         8196                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        45252                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean    44.424388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev   138.449415                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9        47602     88.46%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19          258      0.48%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::20-29            2      0.00%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::40-49            2      0.00%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59         1802      3.35%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::60-69           32      0.06%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89           10      0.02%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::90-99            7      0.01%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::120-129            9      0.02%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::160-169            2      0.00%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::180-189           10      0.02%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::200-209           12      0.02%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::250-259            2      0.00%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::260-269           13      0.02%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::270-279            1      0.00%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::280-289            2      0.00%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::290-299           13      0.02%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::overflows         4035      7.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total        53814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses        82691                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses        37426                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           91                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        82752                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses          105                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         4244                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        50149                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles      2356650                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        81004                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        52131                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       621665                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents        45116                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents           64                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents          787                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands       802754                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups      1856554                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups       707952                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       255691                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps       547063                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        94612                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads         3052002                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes        1160699                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts       128920                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       200735                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles         2551788                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi             19.648636                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.050894                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded         523295                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded        37005                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued        366698                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined       357804                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       669024                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved        24666                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples      2549240                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.143846                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.668348                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0      2398987     94.11%     94.11% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        54062      2.12%     96.23% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2        35407      1.39%     97.62% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        16799      0.66%     98.27% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        29014      1.14%     99.41% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5        14636      0.57%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6          192      0.01%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7          107      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           36      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total      2549240                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu           71      0.57%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.57% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead         8198     66.24%     66.81% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite         4107     33.19%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass        12445      3.39%      3.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       229371     62.55%     65.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd          132      0.04%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            2      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc          132      0.04%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     66.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead        86874     23.69%     89.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite        37472     10.22%     99.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite          268      0.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total       366698                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.143702                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy              12376                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.033750                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads      3293694                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites       921522                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       361558                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads         1334                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses          663                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       365962                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses          667                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts         4275                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled             80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles           2548                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       857576                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads       146459                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores        70639                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads       108684                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores        53376                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return        12469     26.88%     26.88% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect        16578     35.73%     62.61% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           17      0.04%     62.64% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond        17210     37.09%     99.74% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond          121      0.26%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total        46395                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return         8290     24.80%     24.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect        12403     37.11%     61.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect           12      0.04%     61.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond        12616     37.75%     99.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond          101      0.30%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total        33422                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            2      0.88%      0.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           96     42.11%     42.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            6      2.63%     45.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           95     41.67%     87.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           29     12.72%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total          228                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return         4179     32.21%     32.21% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect         4175     32.18%     64.40% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            5      0.04%     64.43% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond         4594     35.41%     99.85% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond           20      0.15%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total        12973                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect           64     38.79%     38.79% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            4      2.42%     41.21% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           85     51.52%     92.73% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond           12      7.27%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total          165                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget          650      1.40%      1.40% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB        33278     71.73%     73.13% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS        12466     26.87%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total        46395                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch          215     95.56%     95.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            8      3.56%     99.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            2      0.89%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total          225                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted        17210                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken        16932                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect          228                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss          150                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted          222                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups        46395                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates          214                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        33318                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.718138                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted          187                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           17                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           16                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return        12469     26.88%     26.88% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect        16578     35.73%     62.61% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           17      0.04%     62.64% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond        17210     37.09%     99.74% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond          121      0.26%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total        46395                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return        12469     95.35%     95.35% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect          146      1.12%     96.47% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           17      0.13%     96.60% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond          391      2.99%     99.59% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           54      0.41%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total        13077                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           96     44.86%     44.86% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.86% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           89     41.59%     86.45% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           29     13.55%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total          214                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           96     44.86%     44.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           89     41.59%     86.45% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           29     13.55%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total          214                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes        24885                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops        24884                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes        20705                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used         4179                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct         4179                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commit.commitSquashedInsts       357592                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls        12339                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts          131                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples      2503639                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.080881                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.527743                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0      2415698     96.49%     96.49% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1        33277      1.33%     97.82% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2        29012      1.16%     98.98% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3        12785      0.51%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4         4320      0.17%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5         4205      0.17%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           83      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           35      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8         4224      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total      2503639                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars         8226                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls         4180                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass         4184      2.07%      2.07% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu       118900     58.72%     60.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            0      0.00%     60.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            0      0.00%     60.78% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd          129      0.06%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc          129      0.06%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead        53846     26.59%     87.50% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite        25044     12.37%     99.87% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.87% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite          260      0.13%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total       202496                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples         4224                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts       129871                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       202496                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP       129871                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP       202496                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi    19.648636                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.050894                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs        79152                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts       189733                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts        53848                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts        25304                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         4184      2.07%      2.07% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu       118900     58.72%     60.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0      0.00%     60.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.78% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd          129      0.06%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc          129      0.06%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        53846     26.59%     87.50% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        25044     12.37%     99.87% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.87% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite          260      0.13%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       202496                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl        12973                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         8789                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl         4184                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         4594                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl         8379                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall         4180                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn         4179                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        48269                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles      2404989                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        64850                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles        26887                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         4245                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        27215                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred          128                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts       626578                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          646                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts       362423                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        25444                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts        82764                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts        37719                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.142027                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        43969                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites        59384                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites          399                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads       386513                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       269340                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs       120483                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads       171354                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        45745                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles      2453076                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         8742                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles          229                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines        82797                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes          122                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples      2549240                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.297954                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     1.385779                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0      2416268     94.78%     94.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1        14428      0.57%     95.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2         4185      0.16%     95.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         6276      0.25%     95.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4        14447      0.57%     96.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5        20627      0.81%     97.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6        10376      0.41%     97.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7         6313      0.25%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8        56320      2.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total      2549240                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       487336                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.190978                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        46395                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.018181                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles        91531                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         4245                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles      2301940                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles        10455                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts       560300                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts       146459                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts        70639                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts        12335                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents         6169                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents          188                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents         8196                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          143                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit       362369                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount       362221                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       246634                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       361289                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.141948                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.682650                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads         8399                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads        92611                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation         8196                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        45335                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples        53848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    44.321906                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev   138.323279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9        47641     88.47%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19          259      0.48%     88.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29            1      0.00%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::40-49            1      0.00%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::50-59         1805      3.35%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::60-69           33      0.06%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::70-79            2      0.00%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89           13      0.02%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::90-99            7      0.01%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::120-129            9      0.02%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159            1      0.00%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::160-169            1      0.00%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::180-189           10      0.02%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::200-209            9      0.02%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::210-219            2      0.00%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239            1      0.00%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249            1      0.00%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::250-259            2      0.00%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::260-269           14      0.03%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::290-299           15      0.03%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::overflows         4021      7.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          557                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total        53848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses        82751                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses        37719                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           84                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses           17                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        82831                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           86                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         4245                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        50558                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles      2353643                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        81246                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        59548                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts       624210                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents        45199                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents         8074                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands       806922                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups      1864631                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups       710287                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       258507                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps       548415                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts        95712                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads         3059347                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes        1165777                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts       129871                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       202496                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles         2546886                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi             19.610891                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc              0.050992                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded         523121                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded        37002                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued        366552                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued            1                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined       357627                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined       668869                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved        24663                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples      2544263                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.144070                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     0.668683                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0      2394026     94.10%     94.10% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1        54069      2.13%     96.22% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2        35400      1.39%     97.61% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3        16807      0.66%     98.27% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4        29027      1.14%     99.41% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5        14622      0.57%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6          171      0.01%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7          110      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8           31      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total      2544263                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu           52      0.42%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::Matrix            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixMov            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixOP            0      0.00%      0.42% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead         8198     66.35%     66.77% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite         4106     33.23%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass        12438      3.39%      3.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu       229262     62.55%     65.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv            0      0.00%     65.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd          132      0.04%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.97% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu            2      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc          132      0.04%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::Matrix            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixMov            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixOP            0      0.00%     66.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead        86860     23.70%     89.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite        37456     10.22%     99.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite          268      0.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total       366552                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.143922                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy              12356                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.033709                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads      3288390                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites       921168                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses       361456                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads         1334                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses          663                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses       365803                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses          667                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numSquashedInsts         4252                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.timesIdled             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles           2623                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles       863771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.MemDepUnit__0.insertedLoads       146451                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores        70618                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads       108685                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores        53380                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::Return        12473     26.90%     26.90% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallDirect        16570     35.74%     62.64% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallIndirect           18      0.04%     62.68% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectCond        17212     37.12%     99.80% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectUncond           91      0.20%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::total        46364                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::Return         8294     24.84%     24.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallDirect        12395     37.12%     61.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallIndirect           13      0.04%     62.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectCond        12618     37.79%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectUncond           71      0.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::total        33391                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::Return            1      0.44%      0.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallDirect           95     42.22%     42.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallIndirect            6      2.67%     45.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectCond           93     41.33%     86.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectUncond           30     13.33%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::total          225                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::Return         4179     32.21%     32.21% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallDirect         4175     32.18%     64.40% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallIndirect            5      0.04%     64.43% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectCond         4594     35.41%     99.85% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectUncond           20      0.15%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::total        12973                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallDirect           65     38.69%     38.69% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallIndirect            5      2.98%     41.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectCond           85     50.60%     92.26% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectUncond           13      7.74%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::total          168                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.targetProvider_0::NoTarget          643      1.39%      1.39% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::BTB        33250     71.72%     73.10% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::RAS        12470     26.90%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::total        46364                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetWrong_0::NoBranch          215     96.85%     96.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::Return            6      2.70%     99.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallDirect            1      0.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::total          222                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.condPredicted        17212                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condPredictedTaken        16927                       # Number of conditional branches predicted as taken (Count)
board.processor.cores8.core.branchPred.condIncorrect          225                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.predTakenBTBMiss          150                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores8.core.branchPred.NotTakenMispredicted          219                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores8.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores8.core.branchPred.BTBLookups        46364                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates          212                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits        33290                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.718014                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.BTBMispredicted          187                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores8.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses           17                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::Return        12473     26.90%     26.90% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallDirect        16570     35.74%     62.64% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallIndirect           18      0.04%     62.68% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectCond        17212     37.12%     99.80% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectUncond           91      0.20%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::total        46364                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::Return        12473     95.40%     95.40% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallDirect          142      1.09%     96.49% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallIndirect           18      0.14%     96.63% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectCond          390      2.98%     99.61% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectUncond           51      0.39%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::total        13074                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallDirect           95     44.81%     44.81% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.81% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectCond           87     41.04%     85.85% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectUncond           30     14.15%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::total          212                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallDirect           95     44.81%     44.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectCond           87     41.04%     85.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectUncond           30     14.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::total          212                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.indirectRecords           24                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores8.core.branchPred.ras.pushes        24882                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores8.core.branchPred.ras.pops        24881                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores8.core.branchPred.ras.squashes        20702                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores8.core.branchPred.ras.used         4179                       # Number of times the RAS is the provider (Count)
board.processor.cores8.core.branchPred.ras.correct         4179                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores8.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores8.core.commit.commitSquashedInsts       357441                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls        12339                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts          126                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples      2498709                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.081040                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     0.528139                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0      2410750     96.48%     96.48% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1        33283      1.33%     97.81% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2        29019      1.16%     98.97% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3        12796      0.51%     99.49% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4         4324      0.17%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5         4202      0.17%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6           83      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7           33      0.00%     99.83% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8         4219      0.17%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total      2498709                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars         8226                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.functionCalls         4180                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass         4184      2.07%      2.07% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu       118900     58.72%     60.78% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult            0      0.00%     60.78% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv            0      0.00%     60.78% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd          129      0.06%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.85% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc          129      0.06%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::Matrix            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.91% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead        53846     26.59%     87.50% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite        25044     12.37%     99.87% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.87% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite          260      0.13%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total       202496                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples         4219                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.commitStats0.numInsts       129871                       # Number of instructions committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numOps       202496                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP       129871                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP       202496                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi    19.610891                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc     0.050992                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs        79152                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts       189733                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts        53848                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts        25304                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass         4184      2.07%      2.07% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu       118900     58.72%     60.78% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult            0      0.00%     60.78% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.78% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd          129      0.06%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.85% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc          129      0.06%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.91% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead        53846     26.59%     87.50% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite        25044     12.37%     99.87% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.87% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite          260      0.13%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total       202496                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedControl::IsControl        12973                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsDirectControl         8789                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsIndirectControl         4184                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCondControl         4594                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsUncondControl         8379                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCall         4180                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsReturn         4179                       # Class of control type instructions committed (Count)
board.processor.cores8.core.decode.idleCycles        48231                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles      2400080                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles        64828                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles        26884                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles         4240                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved        27194                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred          126                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts       626403                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts          634                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.executeStats0.numInsts       362300                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches        25429                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts        82753                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts        37702                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate     0.142252                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numCCRegReads        43966                       # Number of times the CC registers were read (Count)
board.processor.cores8.core.executeStats0.numCCRegWrites        59362                       # Number of times the CC registers were written (Count)
board.processor.cores8.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores8.core.executeStats0.numFpRegWrites          399                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numIntRegReads       386398                       # Number of times the integer registers were read (Count)
board.processor.cores8.core.executeStats0.numIntRegWrites       269271                       # Number of times the integer registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs       120455                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numMiscRegReads       171299                       # Number of times the Misc registers were read (Count)
board.processor.cores8.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch.predictedBranches        45721                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles      2448183                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles         8730                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.miscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles          166                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores8.core.fetch.cacheLines        82788                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes          120                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples      2544263                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     0.298433                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     1.386847                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0      2411331     94.78%     94.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1        14430      0.57%     95.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2         4183      0.16%     95.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3         6278      0.25%     95.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4        14445      0.57%     96.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5        20627      0.81%     97.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6        10345      0.41%     97.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7         6315      0.25%     97.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8        56309      2.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total      2544263                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetchStats0.numInsts       487154                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate     0.191274                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.numBranches        46364                       # Number of branches fetched (Count)
board.processor.cores8.core.fetchStats0.branchRate     0.018204                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.icacheStallCycles        91504                       # ICache total stall cycles (Cycle)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles         4240                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles      2296211                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles        11184                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts       560123                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts       146451                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts        70618                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts        12334                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents         6168                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents          916                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents         8196                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts          137                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit       362245                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount       362119                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst       246564                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst       361192                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.142181                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.682640                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.lsq0.forwLoads         8387                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads        92603                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation         8196                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores        45314                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples        53848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    44.210704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev   138.180793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9        47659     88.51%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19          257      0.48%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::20-29            2      0.00%     88.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59         1799      3.34%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69           36      0.07%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89           14      0.03%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99            7      0.01%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::100-109            1      0.00%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129            9      0.02%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159            1      0.00%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::160-169            1      0.00%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::180-189           10      0.02%     92.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209           11      0.02%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219            2      0.00%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249            1      0.00%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::250-259            2      0.00%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269           13      0.02%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::290-299           14      0.03%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows         4009      7.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value          564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total        53848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses        82739                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses        37702                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses           93                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses           18                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses        82817                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses           83                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON   1139959899                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles         4240                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles        50519                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles      2348618                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles        81220                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles        59666                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts       624031                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents        45223                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents         8177                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.renamedOperands       806644                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups      1864133                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups       710101                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps       258507                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps       548137                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts        95735                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads         3054271                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes        1165429                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts       129871                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps       202496                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
