// Seed: 3381985975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout tri id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1;
  logic id_1 = -1;
  assign id_1 = -1;
  assign id_1 = -1;
  for (id_2 = id_2; -1 ? id_2 : -1; id_1 = -1) wire id_3 = id_2, id_4 = {id_1{id_1}};
  wire id_5;
  ;
  parameter id_6 = 1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3
  );
endmodule
