
cmwx1zzabz_0xx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d94  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  08006e54  08006e54  00007e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007380  08007380  00008380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007388  08007388  00008388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800738c  0800738c  0000838c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  20000000  08007390  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ae8  20000090  08007420  00009090  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000b78  08007420  00009b78  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020967  00000000  00000000  000090b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006651  00000000  00000000  00029a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015e8  00000000  00000000  00030070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001648  00000000  00000000  00031658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001d5c9  00000000  00000000  00032ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00029eb3  00000000  00000000  00050269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0009dbac  00000000  00000000  0007a11c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00117cc8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003e60  00000000  00000000  00117d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0000bd45  00000000  00000000  0011bb6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000195  00000000  00000000  001278b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000090 	.word	0x20000090
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006e3c 	.word	0x08006e3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000094 	.word	0x20000094
 8000104:	08006e3c 	.word	0x08006e3c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_uldivmod>:
 800042c:	2b00      	cmp	r3, #0
 800042e:	d111      	bne.n	8000454 <__aeabi_uldivmod+0x28>
 8000430:	2a00      	cmp	r2, #0
 8000432:	d10f      	bne.n	8000454 <__aeabi_uldivmod+0x28>
 8000434:	2900      	cmp	r1, #0
 8000436:	d100      	bne.n	800043a <__aeabi_uldivmod+0xe>
 8000438:	2800      	cmp	r0, #0
 800043a:	d002      	beq.n	8000442 <__aeabi_uldivmod+0x16>
 800043c:	2100      	movs	r1, #0
 800043e:	43c9      	mvns	r1, r1
 8000440:	0008      	movs	r0, r1
 8000442:	b407      	push	{r0, r1, r2}
 8000444:	4802      	ldr	r0, [pc, #8]	@ (8000450 <__aeabi_uldivmod+0x24>)
 8000446:	a102      	add	r1, pc, #8	@ (adr r1, 8000450 <__aeabi_uldivmod+0x24>)
 8000448:	1840      	adds	r0, r0, r1
 800044a:	9002      	str	r0, [sp, #8]
 800044c:	bd03      	pop	{r0, r1, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	ffffffd9 	.word	0xffffffd9
 8000454:	b403      	push	{r0, r1}
 8000456:	4668      	mov	r0, sp
 8000458:	b501      	push	{r0, lr}
 800045a:	9802      	ldr	r0, [sp, #8]
 800045c:	f000 f834 	bl	80004c8 <__udivmoddi4>
 8000460:	9b01      	ldr	r3, [sp, #4]
 8000462:	469e      	mov	lr, r3
 8000464:	b002      	add	sp, #8
 8000466:	bc0c      	pop	{r2, r3}
 8000468:	4770      	bx	lr
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_lmul>:
 800046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800046e:	46ce      	mov	lr, r9
 8000470:	4699      	mov	r9, r3
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	469c      	mov	ip, r3
 8000476:	0413      	lsls	r3, r2, #16
 8000478:	4647      	mov	r7, r8
 800047a:	0c1b      	lsrs	r3, r3, #16
 800047c:	001d      	movs	r5, r3
 800047e:	000e      	movs	r6, r1
 8000480:	4661      	mov	r1, ip
 8000482:	0404      	lsls	r4, r0, #16
 8000484:	0c24      	lsrs	r4, r4, #16
 8000486:	b580      	push	{r7, lr}
 8000488:	0007      	movs	r7, r0
 800048a:	0c10      	lsrs	r0, r2, #16
 800048c:	434b      	muls	r3, r1
 800048e:	4365      	muls	r5, r4
 8000490:	4341      	muls	r1, r0
 8000492:	4360      	muls	r0, r4
 8000494:	0c2c      	lsrs	r4, r5, #16
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	1824      	adds	r4, r4, r0
 800049a:	468c      	mov	ip, r1
 800049c:	42a3      	cmp	r3, r4
 800049e:	d903      	bls.n	80004a8 <__aeabi_lmul+0x3c>
 80004a0:	2380      	movs	r3, #128	@ 0x80
 80004a2:	025b      	lsls	r3, r3, #9
 80004a4:	4698      	mov	r8, r3
 80004a6:	44c4      	add	ip, r8
 80004a8:	4649      	mov	r1, r9
 80004aa:	4379      	muls	r1, r7
 80004ac:	4356      	muls	r6, r2
 80004ae:	0c23      	lsrs	r3, r4, #16
 80004b0:	042d      	lsls	r5, r5, #16
 80004b2:	0c2d      	lsrs	r5, r5, #16
 80004b4:	1989      	adds	r1, r1, r6
 80004b6:	4463      	add	r3, ip
 80004b8:	0424      	lsls	r4, r4, #16
 80004ba:	1960      	adds	r0, r4, r5
 80004bc:	18c9      	adds	r1, r1, r3
 80004be:	bcc0      	pop	{r6, r7}
 80004c0:	46b9      	mov	r9, r7
 80004c2:	46b0      	mov	r8, r6
 80004c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)

080004c8 <__udivmoddi4>:
 80004c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ca:	4657      	mov	r7, sl
 80004cc:	464e      	mov	r6, r9
 80004ce:	4645      	mov	r5, r8
 80004d0:	46de      	mov	lr, fp
 80004d2:	b5e0      	push	{r5, r6, r7, lr}
 80004d4:	0004      	movs	r4, r0
 80004d6:	000d      	movs	r5, r1
 80004d8:	4692      	mov	sl, r2
 80004da:	4699      	mov	r9, r3
 80004dc:	b083      	sub	sp, #12
 80004de:	428b      	cmp	r3, r1
 80004e0:	d830      	bhi.n	8000544 <__udivmoddi4+0x7c>
 80004e2:	d02d      	beq.n	8000540 <__udivmoddi4+0x78>
 80004e4:	4649      	mov	r1, r9
 80004e6:	4650      	mov	r0, sl
 80004e8:	f000 f8ba 	bl	8000660 <__clzdi2>
 80004ec:	0029      	movs	r1, r5
 80004ee:	0006      	movs	r6, r0
 80004f0:	0020      	movs	r0, r4
 80004f2:	f000 f8b5 	bl	8000660 <__clzdi2>
 80004f6:	1a33      	subs	r3, r6, r0
 80004f8:	4698      	mov	r8, r3
 80004fa:	3b20      	subs	r3, #32
 80004fc:	d434      	bmi.n	8000568 <__udivmoddi4+0xa0>
 80004fe:	469b      	mov	fp, r3
 8000500:	4653      	mov	r3, sl
 8000502:	465a      	mov	r2, fp
 8000504:	4093      	lsls	r3, r2
 8000506:	4642      	mov	r2, r8
 8000508:	001f      	movs	r7, r3
 800050a:	4653      	mov	r3, sl
 800050c:	4093      	lsls	r3, r2
 800050e:	001e      	movs	r6, r3
 8000510:	42af      	cmp	r7, r5
 8000512:	d83b      	bhi.n	800058c <__udivmoddi4+0xc4>
 8000514:	42af      	cmp	r7, r5
 8000516:	d100      	bne.n	800051a <__udivmoddi4+0x52>
 8000518:	e079      	b.n	800060e <__udivmoddi4+0x146>
 800051a:	465b      	mov	r3, fp
 800051c:	1ba4      	subs	r4, r4, r6
 800051e:	41bd      	sbcs	r5, r7
 8000520:	2b00      	cmp	r3, #0
 8000522:	da00      	bge.n	8000526 <__udivmoddi4+0x5e>
 8000524:	e076      	b.n	8000614 <__udivmoddi4+0x14c>
 8000526:	2200      	movs	r2, #0
 8000528:	2300      	movs	r3, #0
 800052a:	9200      	str	r2, [sp, #0]
 800052c:	9301      	str	r3, [sp, #4]
 800052e:	2301      	movs	r3, #1
 8000530:	465a      	mov	r2, fp
 8000532:	4093      	lsls	r3, r2
 8000534:	9301      	str	r3, [sp, #4]
 8000536:	2301      	movs	r3, #1
 8000538:	4642      	mov	r2, r8
 800053a:	4093      	lsls	r3, r2
 800053c:	9300      	str	r3, [sp, #0]
 800053e:	e029      	b.n	8000594 <__udivmoddi4+0xcc>
 8000540:	4282      	cmp	r2, r0
 8000542:	d9cf      	bls.n	80004e4 <__udivmoddi4+0x1c>
 8000544:	2200      	movs	r2, #0
 8000546:	2300      	movs	r3, #0
 8000548:	9200      	str	r2, [sp, #0]
 800054a:	9301      	str	r3, [sp, #4]
 800054c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <__udivmoddi4+0x8e>
 8000552:	601c      	str	r4, [r3, #0]
 8000554:	605d      	str	r5, [r3, #4]
 8000556:	9800      	ldr	r0, [sp, #0]
 8000558:	9901      	ldr	r1, [sp, #4]
 800055a:	b003      	add	sp, #12
 800055c:	bcf0      	pop	{r4, r5, r6, r7}
 800055e:	46bb      	mov	fp, r7
 8000560:	46b2      	mov	sl, r6
 8000562:	46a9      	mov	r9, r5
 8000564:	46a0      	mov	r8, r4
 8000566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000568:	4642      	mov	r2, r8
 800056a:	469b      	mov	fp, r3
 800056c:	2320      	movs	r3, #32
 800056e:	1a9b      	subs	r3, r3, r2
 8000570:	4652      	mov	r2, sl
 8000572:	40da      	lsrs	r2, r3
 8000574:	4641      	mov	r1, r8
 8000576:	0013      	movs	r3, r2
 8000578:	464a      	mov	r2, r9
 800057a:	408a      	lsls	r2, r1
 800057c:	0017      	movs	r7, r2
 800057e:	4642      	mov	r2, r8
 8000580:	431f      	orrs	r7, r3
 8000582:	4653      	mov	r3, sl
 8000584:	4093      	lsls	r3, r2
 8000586:	001e      	movs	r6, r3
 8000588:	42af      	cmp	r7, r5
 800058a:	d9c3      	bls.n	8000514 <__udivmoddi4+0x4c>
 800058c:	2200      	movs	r2, #0
 800058e:	2300      	movs	r3, #0
 8000590:	9200      	str	r2, [sp, #0]
 8000592:	9301      	str	r3, [sp, #4]
 8000594:	4643      	mov	r3, r8
 8000596:	2b00      	cmp	r3, #0
 8000598:	d0d8      	beq.n	800054c <__udivmoddi4+0x84>
 800059a:	07fb      	lsls	r3, r7, #31
 800059c:	0872      	lsrs	r2, r6, #1
 800059e:	431a      	orrs	r2, r3
 80005a0:	4646      	mov	r6, r8
 80005a2:	087b      	lsrs	r3, r7, #1
 80005a4:	e00e      	b.n	80005c4 <__udivmoddi4+0xfc>
 80005a6:	42ab      	cmp	r3, r5
 80005a8:	d101      	bne.n	80005ae <__udivmoddi4+0xe6>
 80005aa:	42a2      	cmp	r2, r4
 80005ac:	d80c      	bhi.n	80005c8 <__udivmoddi4+0x100>
 80005ae:	1aa4      	subs	r4, r4, r2
 80005b0:	419d      	sbcs	r5, r3
 80005b2:	2001      	movs	r0, #1
 80005b4:	1924      	adds	r4, r4, r4
 80005b6:	416d      	adcs	r5, r5
 80005b8:	2100      	movs	r1, #0
 80005ba:	3e01      	subs	r6, #1
 80005bc:	1824      	adds	r4, r4, r0
 80005be:	414d      	adcs	r5, r1
 80005c0:	2e00      	cmp	r6, #0
 80005c2:	d006      	beq.n	80005d2 <__udivmoddi4+0x10a>
 80005c4:	42ab      	cmp	r3, r5
 80005c6:	d9ee      	bls.n	80005a6 <__udivmoddi4+0xde>
 80005c8:	3e01      	subs	r6, #1
 80005ca:	1924      	adds	r4, r4, r4
 80005cc:	416d      	adcs	r5, r5
 80005ce:	2e00      	cmp	r6, #0
 80005d0:	d1f8      	bne.n	80005c4 <__udivmoddi4+0xfc>
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	465b      	mov	r3, fp
 80005d8:	1900      	adds	r0, r0, r4
 80005da:	4169      	adcs	r1, r5
 80005dc:	2b00      	cmp	r3, #0
 80005de:	db24      	blt.n	800062a <__udivmoddi4+0x162>
 80005e0:	002b      	movs	r3, r5
 80005e2:	465a      	mov	r2, fp
 80005e4:	4644      	mov	r4, r8
 80005e6:	40d3      	lsrs	r3, r2
 80005e8:	002a      	movs	r2, r5
 80005ea:	40e2      	lsrs	r2, r4
 80005ec:	001c      	movs	r4, r3
 80005ee:	465b      	mov	r3, fp
 80005f0:	0015      	movs	r5, r2
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	db2a      	blt.n	800064c <__udivmoddi4+0x184>
 80005f6:	0026      	movs	r6, r4
 80005f8:	409e      	lsls	r6, r3
 80005fa:	0033      	movs	r3, r6
 80005fc:	0026      	movs	r6, r4
 80005fe:	4647      	mov	r7, r8
 8000600:	40be      	lsls	r6, r7
 8000602:	0032      	movs	r2, r6
 8000604:	1a80      	subs	r0, r0, r2
 8000606:	4199      	sbcs	r1, r3
 8000608:	9000      	str	r0, [sp, #0]
 800060a:	9101      	str	r1, [sp, #4]
 800060c:	e79e      	b.n	800054c <__udivmoddi4+0x84>
 800060e:	42a3      	cmp	r3, r4
 8000610:	d8bc      	bhi.n	800058c <__udivmoddi4+0xc4>
 8000612:	e782      	b.n	800051a <__udivmoddi4+0x52>
 8000614:	4642      	mov	r2, r8
 8000616:	2320      	movs	r3, #32
 8000618:	2100      	movs	r1, #0
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	2200      	movs	r2, #0
 800061e:	9100      	str	r1, [sp, #0]
 8000620:	9201      	str	r2, [sp, #4]
 8000622:	2201      	movs	r2, #1
 8000624:	40da      	lsrs	r2, r3
 8000626:	9201      	str	r2, [sp, #4]
 8000628:	e785      	b.n	8000536 <__udivmoddi4+0x6e>
 800062a:	4642      	mov	r2, r8
 800062c:	2320      	movs	r3, #32
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	002a      	movs	r2, r5
 8000632:	4646      	mov	r6, r8
 8000634:	409a      	lsls	r2, r3
 8000636:	0023      	movs	r3, r4
 8000638:	40f3      	lsrs	r3, r6
 800063a:	4644      	mov	r4, r8
 800063c:	4313      	orrs	r3, r2
 800063e:	002a      	movs	r2, r5
 8000640:	40e2      	lsrs	r2, r4
 8000642:	001c      	movs	r4, r3
 8000644:	465b      	mov	r3, fp
 8000646:	0015      	movs	r5, r2
 8000648:	2b00      	cmp	r3, #0
 800064a:	dad4      	bge.n	80005f6 <__udivmoddi4+0x12e>
 800064c:	4642      	mov	r2, r8
 800064e:	002f      	movs	r7, r5
 8000650:	2320      	movs	r3, #32
 8000652:	0026      	movs	r6, r4
 8000654:	4097      	lsls	r7, r2
 8000656:	1a9b      	subs	r3, r3, r2
 8000658:	40de      	lsrs	r6, r3
 800065a:	003b      	movs	r3, r7
 800065c:	4333      	orrs	r3, r6
 800065e:	e7cd      	b.n	80005fc <__udivmoddi4+0x134>

08000660 <__clzdi2>:
 8000660:	b510      	push	{r4, lr}
 8000662:	2900      	cmp	r1, #0
 8000664:	d103      	bne.n	800066e <__clzdi2+0xe>
 8000666:	f000 f807 	bl	8000678 <__clzsi2>
 800066a:	3020      	adds	r0, #32
 800066c:	e002      	b.n	8000674 <__clzdi2+0x14>
 800066e:	0008      	movs	r0, r1
 8000670:	f000 f802 	bl	8000678 <__clzsi2>
 8000674:	bd10      	pop	{r4, pc}
 8000676:	46c0      	nop			@ (mov r8, r8)

08000678 <__clzsi2>:
 8000678:	211c      	movs	r1, #28
 800067a:	2301      	movs	r3, #1
 800067c:	041b      	lsls	r3, r3, #16
 800067e:	4298      	cmp	r0, r3
 8000680:	d301      	bcc.n	8000686 <__clzsi2+0xe>
 8000682:	0c00      	lsrs	r0, r0, #16
 8000684:	3910      	subs	r1, #16
 8000686:	0a1b      	lsrs	r3, r3, #8
 8000688:	4298      	cmp	r0, r3
 800068a:	d301      	bcc.n	8000690 <__clzsi2+0x18>
 800068c:	0a00      	lsrs	r0, r0, #8
 800068e:	3908      	subs	r1, #8
 8000690:	091b      	lsrs	r3, r3, #4
 8000692:	4298      	cmp	r0, r3
 8000694:	d301      	bcc.n	800069a <__clzsi2+0x22>
 8000696:	0900      	lsrs	r0, r0, #4
 8000698:	3904      	subs	r1, #4
 800069a:	a202      	add	r2, pc, #8	@ (adr r2, 80006a4 <__clzsi2+0x2c>)
 800069c:	5c10      	ldrb	r0, [r2, r0]
 800069e:	1840      	adds	r0, r0, r1
 80006a0:	4770      	bx	lr
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	02020304 	.word	0x02020304
 80006a8:	01010101 	.word	0x01010101
	...

080006b4 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 80006b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 80006b6:	f000 fd83 	bl	80011c0 <SystemApp_Init>
  SubghzApp_Init();
 80006ba:	f000 f8c1 	bl	8000840 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 80006be:	bd10      	pop	{r4, pc}

080006c0 <MX_SubGHz_Phy_Process>:
void MX_SubGHz_Phy_Process(void)
{
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80006c0:	2001      	movs	r0, #1
{
 80006c2:	b510      	push	{r4, lr}
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80006c4:	4240      	negs	r0, r0
 80006c6:	f005 fbcd 	bl	8005e64 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 80006ca:	bd10      	pop	{r4, pc}

080006cc <OnledEvent>:
}



static void OnledEvent(void *context)
{
 80006cc:	b510      	push	{r4, lr}
  LED_Toggle(LED_RED1);
 80006ce:	2001      	movs	r0, #1
 80006d0:	f001 f882 	bl	80017d8 <BSP_LED_Toggle>
  LED_Toggle(LED_RED2);
 80006d4:	2003      	movs	r0, #3
 80006d6:	f001 f87f 	bl	80017d8 <BSP_LED_Toggle>
  UTIL_TIMER_Start(&timerLed);
 80006da:	4802      	ldr	r0, [pc, #8]	@ (80006e4 <OnledEvent+0x18>)
 80006dc:	f005 fd1e 	bl	800611c <UTIL_TIMER_Start>
}
 80006e0:	bd10      	pop	{r4, pc}
 80006e2:	46c0      	nop			@ (mov r8, r8)
 80006e4:	200000ac 	.word	0x200000ac

080006e8 <OnRxDone>:
{
 80006e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ea:	0016      	movs	r6, r2
  APP_LOG(TS_ON, VLEVEL_L, "OnRxDone\n\r");
 80006ec:	2201      	movs	r2, #1
{
 80006ee:	b085      	sub	sp, #20
 80006f0:	001f      	movs	r7, r3
 80006f2:	000c      	movs	r4, r1
  APP_LOG(TS_ON, VLEVEL_L, "OnRxDone\n\r");
 80006f4:	4b24      	ldr	r3, [pc, #144]	@ (8000788 <OnRxDone+0xa0>)
 80006f6:	2100      	movs	r1, #0
{
 80006f8:	9003      	str	r0, [sp, #12]
  APP_LOG(TS_ON, VLEVEL_L, "OnRxDone\n\r");
 80006fa:	0010      	movs	r0, r2
 80006fc:	f005 fa54 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_L, "RssiValue=%d dBm, SnrValue=%ddB\n\r", rssi, LoraSnr_FskCfo);
 8000700:	2201      	movs	r2, #1
 8000702:	2100      	movs	r1, #0
 8000704:	0010      	movs	r0, r2
 8000706:	4b21      	ldr	r3, [pc, #132]	@ (800078c <OnRxDone+0xa4>)
 8000708:	9701      	str	r7, [sp, #4]
 800070a:	9600      	str	r6, [sp, #0]
 800070c:	f005 fa4c 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  State = RX;
 8000710:	2100      	movs	r1, #0
  SnrValue = LoraSnr_FskCfo;
 8000712:	4d1f      	ldr	r5, [pc, #124]	@ (8000790 <OnRxDone+0xa8>)
  memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 8000714:	22ff      	movs	r2, #255	@ 0xff
  SnrValue = LoraSnr_FskCfo;
 8000716:	772f      	strb	r7, [r5, #28]
  memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 8000718:	4f1e      	ldr	r7, [pc, #120]	@ (8000794 <OnRxDone+0xac>)
  State = RX;
 800071a:	7629      	strb	r1, [r5, #24]
  memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 800071c:	0038      	movs	r0, r7
 800071e:	f005 ff11 	bl	8006544 <memset>
  RxBufferSize = size;
 8000722:	836c      	strh	r4, [r5, #26]
  if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 8000724:	2cff      	cmp	r4, #255	@ 0xff
 8000726:	d804      	bhi.n	8000732 <OnRxDone+0x4a>
    memcpy(BufferRx, payload, RxBufferSize);
 8000728:	0022      	movs	r2, r4
 800072a:	0038      	movs	r0, r7
 800072c:	9903      	ldr	r1, [sp, #12]
 800072e:	f005 ff3d 	bl	80065ac <memcpy>
  RssiValue = rssi;
 8000732:	776e      	strb	r6, [r5, #29]
  APP_LOG(TS_ON, VLEVEL_H, "payload. size=%d \n\r", size);
 8000734:	2201      	movs	r2, #1
 8000736:	9400      	str	r4, [sp, #0]
 8000738:	2100      	movs	r1, #0
 800073a:	2003      	movs	r0, #3
 800073c:	4b16      	ldr	r3, [pc, #88]	@ (8000798 <OnRxDone+0xb0>)
 800073e:	f005 fa33 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  for (int i = 0; i < PAYLOAD_LEN; i++)
 8000742:	2400      	movs	r4, #0
    if (i % 16 == 15)
 8000744:	250f      	movs	r5, #15
    APP_LOG(TS_OFF, VLEVEL_H, "%02X", BufferRx[i]);
 8000746:	5d3a      	ldrb	r2, [r7, r4]
 8000748:	4b14      	ldr	r3, [pc, #80]	@ (800079c <OnRxDone+0xb4>)
 800074a:	9200      	str	r2, [sp, #0]
 800074c:	2200      	movs	r2, #0
 800074e:	2003      	movs	r0, #3
 8000750:	0011      	movs	r1, r2
 8000752:	f005 fa29 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
    if (i % 16 == 15)
 8000756:	0023      	movs	r3, r4
 8000758:	402b      	ands	r3, r5
 800075a:	2b0f      	cmp	r3, #15
 800075c:	d105      	bne.n	800076a <OnRxDone+0x82>
      APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 800075e:	2200      	movs	r2, #0
 8000760:	2003      	movs	r0, #3
 8000762:	0011      	movs	r1, r2
 8000764:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <OnRxDone+0xb8>)
 8000766:	f005 fa1f 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  for (int i = 0; i < PAYLOAD_LEN; i++)
 800076a:	3401      	adds	r4, #1
 800076c:	2c40      	cmp	r4, #64	@ 0x40
 800076e:	d1ea      	bne.n	8000746 <OnRxDone+0x5e>
  APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 8000770:	2200      	movs	r2, #0
 8000772:	4b0b      	ldr	r3, [pc, #44]	@ (80007a0 <OnRxDone+0xb8>)
 8000774:	0011      	movs	r1, r2
 8000776:	2003      	movs	r0, #3
 8000778:	f005 fa16 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
	  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Master), CFG_SEQ_Prio_0);
 800077c:	2100      	movs	r1, #0
 800077e:	2001      	movs	r0, #1
 8000780:	f005 fb3c 	bl	8005dfc <UTIL_SEQ_SetTask>
}
 8000784:	b005      	add	sp, #20
 8000786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000788:	080071ae 	.word	0x080071ae
 800078c:	080071b9 	.word	0x080071b9
 8000790:	200000ac 	.word	0x200000ac
 8000794:	200001eb 	.word	0x200001eb
 8000798:	080071db 	.word	0x080071db
 800079c:	080071ef 	.word	0x080071ef
 80007a0:	080071ec 	.word	0x080071ec

080007a4 <OnRxError.part.0>:
static void OnRxError(void)
 80007a4:	b510      	push	{r4, lr}
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Master), CFG_SEQ_Prio_0);
 80007a6:	2100      	movs	r1, #0
 80007a8:	2001      	movs	r0, #1
 80007aa:	f005 fb27 	bl	8005dfc <UTIL_SEQ_SetTask>
}
 80007ae:	bd10      	pop	{r4, pc}

080007b0 <OnRxError>:
  APP_LOG(TS_ON, VLEVEL_L, "OnRxError\n\r");
 80007b0:	2201      	movs	r2, #1
{
 80007b2:	b510      	push	{r4, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnRxError\n\r");
 80007b4:	2100      	movs	r1, #0
 80007b6:	0010      	movs	r0, r2
 80007b8:	4b04      	ldr	r3, [pc, #16]	@ (80007cc <OnRxError+0x1c>)
 80007ba:	f005 f9f5 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  State = RX_ERROR;
 80007be:	2202      	movs	r2, #2
 80007c0:	4b03      	ldr	r3, [pc, #12]	@ (80007d0 <OnRxError+0x20>)
 80007c2:	761a      	strb	r2, [r3, #24]
  if(MASTER==1){
 80007c4:	f7ff ffee 	bl	80007a4 <OnRxError.part.0>
}
 80007c8:	bd10      	pop	{r4, pc}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	080071f4 	.word	0x080071f4
 80007d0:	200000ac 	.word	0x200000ac

080007d4 <OnRxTimeout>:
  APP_LOG(TS_ON, VLEVEL_L, "OnRxTimeout\n\r");
 80007d4:	2201      	movs	r2, #1
{
 80007d6:	b510      	push	{r4, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnRxTimeout\n\r");
 80007d8:	2100      	movs	r1, #0
 80007da:	0010      	movs	r0, r2
 80007dc:	4b04      	ldr	r3, [pc, #16]	@ (80007f0 <OnRxTimeout+0x1c>)
 80007de:	f005 f9e3 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  State = RX_TIMEOUT;
 80007e2:	2201      	movs	r2, #1
 80007e4:	4b03      	ldr	r3, [pc, #12]	@ (80007f4 <OnRxTimeout+0x20>)
 80007e6:	761a      	strb	r2, [r3, #24]
  if(MASTER==1){
 80007e8:	f7ff ffdc 	bl	80007a4 <OnRxError.part.0>
}
 80007ec:	bd10      	pop	{r4, pc}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	08007200 	.word	0x08007200
 80007f4:	200000ac 	.word	0x200000ac

080007f8 <OnTxTimeout>:
  APP_LOG(TS_ON, VLEVEL_L, "OnTxTimeout\n\r");
 80007f8:	2201      	movs	r2, #1
{
 80007fa:	b510      	push	{r4, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnTxTimeout\n\r");
 80007fc:	2100      	movs	r1, #0
 80007fe:	0010      	movs	r0, r2
 8000800:	4b04      	ldr	r3, [pc, #16]	@ (8000814 <OnTxTimeout+0x1c>)
 8000802:	f005 f9d1 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  State = TX_TIMEOUT;
 8000806:	2204      	movs	r2, #4
 8000808:	4b03      	ldr	r3, [pc, #12]	@ (8000818 <OnTxTimeout+0x20>)
 800080a:	761a      	strb	r2, [r3, #24]
  if(MASTER==1){
 800080c:	f7ff ffca 	bl	80007a4 <OnRxError.part.0>
}
 8000810:	bd10      	pop	{r4, pc}
 8000812:	46c0      	nop			@ (mov r8, r8)
 8000814:	0800720e 	.word	0x0800720e
 8000818:	200000ac 	.word	0x200000ac

0800081c <OnTxDone>:
  APP_LOG(TS_ON, VLEVEL_L, "OnTxDone\n\r");
 800081c:	2201      	movs	r2, #1
{
 800081e:	b510      	push	{r4, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnTxDone\n\r");
 8000820:	2100      	movs	r1, #0
 8000822:	0010      	movs	r0, r2
 8000824:	4b04      	ldr	r3, [pc, #16]	@ (8000838 <OnTxDone+0x1c>)
 8000826:	f005 f9bf 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  State = TX;
 800082a:	2203      	movs	r2, #3
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <OnTxDone+0x20>)
 800082e:	761a      	strb	r2, [r3, #24]
  if(MASTER==1){
 8000830:	f7ff ffb8 	bl	80007a4 <OnRxError.part.0>
}
 8000834:	bd10      	pop	{r4, pc}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	0800721c 	.word	0x0800721c
 800083c:	200000ac 	.word	0x200000ac

08000840 <SubghzApp_Init>:
  APP_LOG(TS_OFF, VLEVEL_M, "\n\rPING PONG\n\r");
 8000840:	2200      	movs	r2, #0
{
 8000842:	b5f0      	push	{r4, r5, r6, r7, lr}
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION= V%X.%X.%X\r\n",
 8000844:	2400      	movs	r4, #0
 8000846:	2501      	movs	r5, #1
{
 8000848:	b08d      	sub	sp, #52	@ 0x34
  APP_LOG(TS_OFF, VLEVEL_M, "\n\rPING PONG\n\r");
 800084a:	0011      	movs	r1, r2
 800084c:	4b4e      	ldr	r3, [pc, #312]	@ (8000988 <SubghzApp_Init+0x148>)
 800084e:	2002      	movs	r0, #2
 8000850:	f005 f9aa 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION= V%X.%X.%X\r\n",
 8000854:	0022      	movs	r2, r4
 8000856:	0021      	movs	r1, r4
 8000858:	4b4c      	ldr	r3, [pc, #304]	@ (800098c <SubghzApp_Init+0x14c>)
 800085a:	9402      	str	r4, [sp, #8]
 800085c:	9501      	str	r5, [sp, #4]
 800085e:	9500      	str	r5, [sp, #0]
 8000860:	2002      	movs	r0, #2
 8000862:	f005 f9a1 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&timerLed, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnledEvent, NULL);
 8000866:	4e4a      	ldr	r6, [pc, #296]	@ (8000990 <SubghzApp_Init+0x150>)
 8000868:	0022      	movs	r2, r4
 800086a:	4b4a      	ldr	r3, [pc, #296]	@ (8000994 <SubghzApp_Init+0x154>)
 800086c:	4269      	negs	r1, r5
 800086e:	0030      	movs	r0, r6
 8000870:	9400      	str	r4, [sp, #0]
 8000872:	f005 fba1 	bl	8005fb8 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&timerLed, LED_PERIOD_MS);
 8000876:	21c8      	movs	r1, #200	@ 0xc8
 8000878:	0030      	movs	r0, r6
 800087a:	f005 fc8d 	bl	8006198 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&timerLed);
 800087e:	0030      	movs	r0, r6
 8000880:	f005 fc4c 	bl	800611c <UTIL_TIMER_Start>
  Radio.Init(&RadioEvents);
 8000884:	0030      	movs	r0, r6
  RadioEvents.TxDone = OnTxDone;
 8000886:	4b44      	ldr	r3, [pc, #272]	@ (8000998 <SubghzApp_Init+0x158>)
  Radio.Init(&RadioEvents);
 8000888:	3020      	adds	r0, #32
  RadioEvents.TxDone = OnTxDone;
 800088a:	6233      	str	r3, [r6, #32]
  RadioEvents.RxDone = OnRxDone;
 800088c:	4b43      	ldr	r3, [pc, #268]	@ (800099c <SubghzApp_Init+0x15c>)
 800088e:	62b3      	str	r3, [r6, #40]	@ 0x28
  RadioEvents.TxTimeout = OnTxTimeout;
 8000890:	4b43      	ldr	r3, [pc, #268]	@ (80009a0 <SubghzApp_Init+0x160>)
 8000892:	6273      	str	r3, [r6, #36]	@ 0x24
  RadioEvents.RxTimeout = OnRxTimeout;
 8000894:	4b43      	ldr	r3, [pc, #268]	@ (80009a4 <SubghzApp_Init+0x164>)
 8000896:	62f3      	str	r3, [r6, #44]	@ 0x2c
  RadioEvents.RxError = OnRxError;
 8000898:	4b43      	ldr	r3, [pc, #268]	@ (80009a8 <SubghzApp_Init+0x168>)
 800089a:	6333      	str	r3, [r6, #48]	@ 0x30
  Radio.Init(&RadioEvents);
 800089c:	4b43      	ldr	r3, [pc, #268]	@ (80009ac <SubghzApp_Init+0x16c>)
 800089e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4798      	blx	r3
  random_delay = (Radio.Random()) >> 22; /*10bits random e.g. from 0 to 1023 ms*/
 80008a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80008a6:	695b      	ldr	r3, [r3, #20]
 80008a8:	4798      	blx	r3
  Radio.SetChannel(RF_FREQUENCY);
 80008aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  random_delay = (Radio.Random()) >> 22; /*10bits random e.g. from 0 to 1023 ms*/
 80008ac:	0d80      	lsrs	r0, r0, #22
 80008ae:	63f0      	str	r0, [r6, #60]	@ 0x3c
  Radio.SetChannel(RF_FREQUENCY);
 80008b0:	68db      	ldr	r3, [r3, #12]
 80008b2:	483f      	ldr	r0, [pc, #252]	@ (80009b0 <SubghzApp_Init+0x170>)
 80008b4:	4798      	blx	r3
  APP_LOG(TS_OFF, VLEVEL_M, "---------------\n\r");
 80008b6:	0022      	movs	r2, r4
 80008b8:	0021      	movs	r1, r4
 80008ba:	4b3e      	ldr	r3, [pc, #248]	@ (80009b4 <SubghzApp_Init+0x174>)
 80008bc:	2002      	movs	r0, #2
 80008be:	f005 f973 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_MODULATION\n\r");
 80008c2:	0022      	movs	r2, r4
 80008c4:	0021      	movs	r1, r4
 80008c6:	4b3c      	ldr	r3, [pc, #240]	@ (80009b8 <SubghzApp_Init+0x178>)
 80008c8:	2002      	movs	r0, #2
 80008ca:	f005 f96d 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_BW=%d kHz\n\r", (1 << LORA_BANDWIDTH) * 125);
 80008ce:	227d      	movs	r2, #125	@ 0x7d
 80008d0:	0021      	movs	r1, r4
 80008d2:	9200      	str	r2, [sp, #0]
 80008d4:	4b39      	ldr	r3, [pc, #228]	@ (80009bc <SubghzApp_Init+0x17c>)
 80008d6:	0022      	movs	r2, r4
 80008d8:	2002      	movs	r0, #2
 80008da:	f005 f965 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_SF=%d\n\r", LORA_SPREADING_FACTOR);
 80008de:	2207      	movs	r2, #7
 80008e0:	0021      	movs	r1, r4
 80008e2:	0017      	movs	r7, r2
 80008e4:	9200      	str	r2, [sp, #0]
 80008e6:	4b36      	ldr	r3, [pc, #216]	@ (80009c0 <SubghzApp_Init+0x180>)
 80008e8:	0022      	movs	r2, r4
 80008ea:	2002      	movs	r0, #2
 80008ec:	f005 f95c 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 80008f0:	4b34      	ldr	r3, [pc, #208]	@ (80009c4 <SubghzApp_Init+0x184>)
 80008f2:	0028      	movs	r0, r5
 80008f4:	9308      	str	r3, [sp, #32]
 80008f6:	2308      	movs	r3, #8
 80008f8:	9302      	str	r3, [sp, #8]
 80008fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80008fc:	9700      	str	r7, [sp, #0]
 80008fe:	69da      	ldr	r2, [r3, #28]
 8000900:	210e      	movs	r1, #14
 8000902:	0017      	movs	r7, r2
 8000904:	0023      	movs	r3, r4
 8000906:	0022      	movs	r2, r4
 8000908:	9407      	str	r4, [sp, #28]
 800090a:	9406      	str	r4, [sp, #24]
 800090c:	9405      	str	r4, [sp, #20]
 800090e:	9504      	str	r5, [sp, #16]
 8000910:	9403      	str	r4, [sp, #12]
 8000912:	9501      	str	r5, [sp, #4]
 8000914:	47b8      	blx	r7
  Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 8000916:	2305      	movs	r3, #5
 8000918:	9302      	str	r3, [sp, #8]
 800091a:	3303      	adds	r3, #3
 800091c:	9301      	str	r3, [sp, #4]
 800091e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8000920:	2207      	movs	r2, #7
 8000922:	699b      	ldr	r3, [r3, #24]
 8000924:	0021      	movs	r1, r4
 8000926:	001f      	movs	r7, r3
 8000928:	0028      	movs	r0, r5
 800092a:	002b      	movs	r3, r5
 800092c:	9509      	str	r5, [sp, #36]	@ 0x24
 800092e:	9408      	str	r4, [sp, #32]
 8000930:	9407      	str	r4, [sp, #28]
 8000932:	9406      	str	r4, [sp, #24]
 8000934:	9505      	str	r5, [sp, #20]
 8000936:	9404      	str	r4, [sp, #16]
 8000938:	9403      	str	r4, [sp, #12]
 800093a:	9400      	str	r4, [sp, #0]
 800093c:	47b8      	blx	r7
  Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 800093e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8000940:	21ff      	movs	r1, #255	@ 0xff
 8000942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000944:	0028      	movs	r0, r5
 8000946:	4798      	blx	r3
  LED_Init(LED_RED1);
 8000948:	0028      	movs	r0, r5
 800094a:	f000 ff03 	bl	8001754 <BSP_LED_Init>
  LED_Init(LED_RED2);
 800094e:	2003      	movs	r0, #3
 8000950:	f000 ff00 	bl	8001754 <BSP_LED_Init>
  memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 8000954:	0021      	movs	r1, r4
 8000956:	22ff      	movs	r2, #255	@ 0xff
 8000958:	481b      	ldr	r0, [pc, #108]	@ (80009c8 <SubghzApp_Init+0x188>)
 800095a:	f005 fdf3 	bl	8006544 <memset>
  APP_LOG(TS_ON, VLEVEL_L, "rand=%d\n\r", random_delay);
 800095e:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 8000960:	0021      	movs	r1, r4
 8000962:	9200      	str	r2, [sp, #0]
 8000964:	0028      	movs	r0, r5
 8000966:	002a      	movs	r2, r5
 8000968:	4b18      	ldr	r3, [pc, #96]	@ (80009cc <SubghzApp_Init+0x18c>)
 800096a:	f005 f91d 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
  Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 800096e:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 8000970:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <SubghzApp_Init+0x184>)
 8000972:	18c0      	adds	r0, r0, r3
 8000974:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8000976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000978:	4798      	blx	r3
	  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Master), UTIL_SEQ_RFU, Master);
 800097a:	0021      	movs	r1, r4
 800097c:	0028      	movs	r0, r5
 800097e:	4a14      	ldr	r2, [pc, #80]	@ (80009d0 <SubghzApp_Init+0x190>)
 8000980:	f005 fad6 	bl	8005f30 <UTIL_SEQ_RegTask>
}
 8000984:	b00d      	add	sp, #52	@ 0x34
 8000986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000988:	08007227 	.word	0x08007227
 800098c:	08007235 	.word	0x08007235
 8000990:	200000ac 	.word	0x200000ac
 8000994:	080006cd 	.word	0x080006cd
 8000998:	0800081d 	.word	0x0800081d
 800099c:	080006e9 	.word	0x080006e9
 80009a0:	080007f9 	.word	0x080007f9
 80009a4:	080007d5 	.word	0x080007d5
 80009a8:	080007b1 	.word	0x080007b1
 80009ac:	08007034 	.word	0x08007034
 80009b0:	33bca100 	.word	0x33bca100
 80009b4:	0800724e 	.word	0x0800724e
 80009b8:	08007260 	.word	0x08007260
 80009bc:	08007272 	.word	0x08007272
 80009c0:	08007283 	.word	0x08007283
 80009c4:	00000bb8 	.word	0x00000bb8
 80009c8:	200000ec 	.word	0x200000ec
 80009cc:	08007290 	.word	0x08007290
 80009d0:	08000a0d 	.word	0x08000a0d

080009d4 <get_gps_position>:
bool get_gps_position(char *buffer, int buffer_len){
 80009d4:	b513      	push	{r0, r1, r4, lr}
 80009d6:	000c      	movs	r4, r1
    int written = snprintf(buffer, buffer_len, "LAT:%s,LON:%s", test_lat, test_lon);
 80009d8:	4909      	ldr	r1, [pc, #36]	@ (8000a00 <get_gps_position+0x2c>)
 80009da:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <get_gps_position+0x30>)
 80009dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000a08 <get_gps_position+0x34>)
 80009de:	9100      	str	r1, [sp, #0]
 80009e0:	0021      	movs	r1, r4
 80009e2:	f005 fd6b 	bl	80064bc <sniprintf>
    return (written > 0 && written < buffer_len);
 80009e6:	2300      	movs	r3, #0
 80009e8:	2201      	movs	r2, #1
 80009ea:	4298      	cmp	r0, r3
 80009ec:	dd04      	ble.n	80009f8 <get_gps_position+0x24>
 80009ee:	0011      	movs	r1, r2
 80009f0:	4284      	cmp	r4, r0
 80009f2:	dc00      	bgt.n	80009f6 <get_gps_position+0x22>
 80009f4:	0019      	movs	r1, r3
 80009f6:	000b      	movs	r3, r1
 80009f8:	4013      	ands	r3, r2
 80009fa:	0018      	movs	r0, r3
}
 80009fc:	bd16      	pop	{r1, r2, r4, pc}
 80009fe:	46c0      	nop			@ (mov r8, r8)
 8000a00:	080072b2 	.word	0x080072b2
 8000a04:	0800729a 	.word	0x0800729a
 8000a08:	080072a4 	.word	0x080072a4

08000a0c <Master>:
{
 8000a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  switch (State)
 8000a0e:	4c26      	ldr	r4, [pc, #152]	@ (8000aa8 <Master+0x9c>)
      Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 8000a10:	4f26      	ldr	r7, [pc, #152]	@ (8000aac <Master+0xa0>)
  switch (State)
 8000a12:	7e23      	ldrb	r3, [r4, #24]
      Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 8000a14:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
{
 8000a16:	b095      	sub	sp, #84	@ 0x54
  switch (State)
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d007      	beq.n	8000a2c <Master+0x20>
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d03f      	beq.n	8000aa0 <Master+0x94>
      Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 8000a20:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8000a22:	4b23      	ldr	r3, [pc, #140]	@ (8000ab0 <Master+0xa4>)
 8000a24:	18c0      	adds	r0, r0, r3
 8000a26:	47b0      	blx	r6
}
 8000a28:	b015      	add	sp, #84	@ 0x54
 8000a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((RxBufferSize == PAYLOAD_LEN) && (memcmp(BufferRx, GPS, strlen(GPS)) == 0))
 8000a2c:	8b65      	ldrh	r5, [r4, #26]
 8000a2e:	2d40      	cmp	r5, #64	@ 0x40
 8000a30:	d1f6      	bne.n	8000a20 <Master+0x14>
 8000a32:	2203      	movs	r2, #3
 8000a34:	491f      	ldr	r1, [pc, #124]	@ (8000ab4 <Master+0xa8>)
 8000a36:	4820      	ldr	r0, [pc, #128]	@ (8000ab8 <Master+0xac>)
 8000a38:	f005 fd76 	bl	8006528 <memcmp>
 8000a3c:	9003      	str	r0, [sp, #12]
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	d1ee      	bne.n	8000a20 <Master+0x14>
        APP_LOG(TS_ON, VLEVEL_M, "Received GPS request\n\r");
 8000a42:	4b1e      	ldr	r3, [pc, #120]	@ (8000abc <Master+0xb0>)
 8000a44:	0001      	movs	r1, r0
 8000a46:	2201      	movs	r2, #1
 8000a48:	2002      	movs	r0, #2
 8000a4a:	f005 f8ad 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
        char gps_data[64] = {0};
 8000a4e:	002a      	movs	r2, r5
 8000a50:	9903      	ldr	r1, [sp, #12]
 8000a52:	a804      	add	r0, sp, #16
 8000a54:	f005 fd76 	bl	8006544 <memset>
        if (get_gps_position(gps_data, sizeof(gps_data)))
 8000a58:	0029      	movs	r1, r5
 8000a5a:	a804      	add	r0, sp, #16
 8000a5c:	f7ff ffba 	bl	80009d4 <get_gps_position>
 8000a60:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <Master+0xb4>)
 8000a62:	4d18      	ldr	r5, [pc, #96]	@ (8000ac4 <Master+0xb8>)
 8000a64:	2800      	cmp	r0, #0
 8000a66:	d015      	beq.n	8000a94 <Master+0x88>
          snprintf((char *)BufferTx, MAX_APP_BUFFER_SIZE, "%s;%s", ACK, gps_data);
 8000a68:	a904      	add	r1, sp, #16
 8000a6a:	9100      	str	r1, [sp, #0]
 8000a6c:	0028      	movs	r0, r5
 8000a6e:	21ff      	movs	r1, #255	@ 0xff
 8000a70:	4a15      	ldr	r2, [pc, #84]	@ (8000ac8 <Master+0xbc>)
 8000a72:	f005 fd23 	bl	80064bc <sniprintf>
        APP_LOG(TS_ON, VLEVEL_M, "Sending: %s\n\r", BufferTx);
 8000a76:	2201      	movs	r2, #1
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <Master+0xc0>)
 8000a7c:	9500      	str	r5, [sp, #0]
 8000a7e:	2002      	movs	r0, #2
 8000a80:	f005 f892 	bl	8005ba8 <UTIL_ADV_TRACE_COND_FSend>
        Radio.Send(BufferTx, strlen((char *)BufferTx));
 8000a84:	0028      	movs	r0, r5
 8000a86:	f7ff fb3f 	bl	8000108 <strlen>
 8000a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a8c:	b2c1      	uxtb	r1, r0
 8000a8e:	0028      	movs	r0, r5
 8000a90:	4798      	blx	r3
      Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 8000a92:	e7c5      	b.n	8000a20 <Master+0x14>
          snprintf((char *)BufferTx, MAX_APP_BUFFER_SIZE, "%s;NOFIX", ACK);
 8000a94:	21ff      	movs	r1, #255	@ 0xff
 8000a96:	0028      	movs	r0, r5
 8000a98:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad0 <Master+0xc4>)
 8000a9a:	f005 fd0f 	bl	80064bc <sniprintf>
 8000a9e:	e7ea      	b.n	8000a76 <Master+0x6a>
      State = RX;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	7623      	strb	r3, [r4, #24]
      Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 8000aa4:	e7bc      	b.n	8000a20 <Master+0x14>
 8000aa6:	46c0      	nop			@ (mov r8, r8)
 8000aa8:	200000ac 	.word	0x200000ac
 8000aac:	08007034 	.word	0x08007034
 8000ab0:	00000bb8 	.word	0x00000bb8
 8000ab4:	080070b0 	.word	0x080070b0
 8000ab8:	200001eb 	.word	0x200001eb
 8000abc:	080072bb 	.word	0x080072bb
 8000ac0:	080070da 	.word	0x080070da
 8000ac4:	200000ec 	.word	0x200000ec
 8000ac8:	080072d2 	.word	0x080072d2
 8000acc:	080072e1 	.word	0x080072e1
 8000ad0:	080072d8 	.word	0x080072d8

08000ad4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ad4:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */

  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <MX_DMA_Init+0x28>)

  /* DMA interrupt init */
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000ada:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000adc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	400b      	ands	r3, r1
 8000ae8:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000aea:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aec:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000aee:	f001 f8d3 	bl	8001c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000af2:	200b      	movs	r0, #11
 8000af4:	f001 f8fa 	bl	8001cec <HAL_NVIC_EnableIRQ>

}
 8000af8:	bd07      	pop	{r0, r1, r2, pc}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	40021000 	.word	0x40021000

08000b00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b00:	b510      	push	{r4, lr}
 8000b02:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b04:	222c      	movs	r2, #44	@ 0x2c
 8000b06:	2100      	movs	r1, #0
 8000b08:	a807      	add	r0, sp, #28
 8000b0a:	f005 fd1b 	bl	8006544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b0e:	2214      	movs	r2, #20
 8000b10:	2100      	movs	r1, #0
 8000b12:	a801      	add	r0, sp, #4
 8000b14:	f005 fd16 	bl	8006544 <memset>

  /* Enable HSE Oscillator and Activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState            = RCC_HSE_OFF;
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8000b1c:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL          = RCC_PLLMUL_6;
 8000b1e:	2380      	movs	r3, #128	@ 0x80
 8000b20:	031b      	lsls	r3, r3, #12
 8000b22:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 8000b24:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 8000b26:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b28:	2410      	movs	r4, #16
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 8000b2a:	041b      	lsls	r3, r3, #16

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 8000b2e:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b30:	940a      	str	r4, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 8000b32:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b34:	f001 fc80 	bl	8002438 <HAL_RCC_OscConfig>
 8000b38:	2800      	cmp	r0, #0
 8000b3a:	d001      	beq.n	8000b40 <SystemClock_Config+0x40>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b3c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <SystemClock_Config+0x3e>
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b40:	2380      	movs	r3, #128	@ 0x80
 8000b42:	4a11      	ldr	r2, [pc, #68]	@ (8000b88 <SystemClock_Config+0x88>)
 8000b44:	055b      	lsls	r3, r3, #21
 8000b46:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8000b48:	430b      	orrs	r3, r1
 8000b4a:	6393      	str	r3, [r2, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b4c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b8c <SystemClock_Config+0x8c>)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <SystemClock_Config+0x90>)
 8000b50:	6811      	ldr	r1, [r2, #0]
 8000b52:	4019      	ands	r1, r3
 8000b54:	2380      	movs	r3, #128	@ 0x80
 8000b56:	011b      	lsls	r3, r3, #4
 8000b58:	430b      	orrs	r3, r1
 8000b5a:	6013      	str	r3, [r2, #0]
  while (__HAL_PWR_GET_FLAG(PWR_FLAG_VOS) != RESET) {};
 8000b5c:	6851      	ldr	r1, [r2, #4]
 8000b5e:	000b      	movs	r3, r1
 8000b60:	4023      	ands	r3, r4
 8000b62:	4221      	tst	r1, r4
 8000b64:	d1fa      	bne.n	8000b5c <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000b66:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b68:	2101      	movs	r1, #1
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000b6a:	9201      	str	r2, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b6c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6e:	3a0c      	subs	r2, #12
 8000b70:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b72:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b74:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b76:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b78:	f001 fee8 	bl	800294c <HAL_RCC_ClockConfig>
 8000b7c:	2800      	cmp	r0, #0
 8000b7e:	d001      	beq.n	8000b84 <SystemClock_Config+0x84>
 8000b80:	b672      	cpsid	i
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <SystemClock_Config+0x82>
}
 8000b84:	b014      	add	sp, #80	@ 0x50
 8000b86:	bd10      	pop	{r4, pc}
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	40007000 	.word	0x40007000
 8000b90:	ffffe7ff 	.word	0xffffe7ff

08000b94 <main>:
{
 8000b94:	b510      	push	{r4, lr}
  HAL_Init();
 8000b96:	f001 f847 	bl	8001c28 <HAL_Init>
  SystemClock_Config();
 8000b9a:	f7ff ffb1 	bl	8000b00 <SystemClock_Config>
  MX_SubGHz_Phy_Init();
 8000b9e:	f7ff fd89 	bl	80006b4 <MX_SubGHz_Phy_Init>
    MX_SubGHz_Phy_Process();
 8000ba2:	f7ff fd8d 	bl	80006c0 <MX_SubGHz_Phy_Process>
  while (1)
 8000ba6:	e7fc      	b.n	8000ba2 <main+0xe>

08000ba8 <Error_Handler>:
 8000ba8:	b672      	cpsid	i
  while (1)
 8000baa:	e7fe      	b.n	8000baa <Error_Handler+0x2>

08000bac <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000bac:	b530      	push	{r4, r5, lr}
  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 8000bae:	2500      	movs	r5, #0
{
 8000bb0:	b091      	sub	sp, #68	@ 0x44
  RTC_TimeTypeDef sTime = {0};
 8000bb2:	2214      	movs	r2, #20
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	a801      	add	r0, sp, #4
 8000bb8:	f005 fcc4 	bl	8006544 <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 8000bbc:	2228      	movs	r2, #40	@ 0x28
 8000bbe:	0029      	movs	r1, r5
 8000bc0:	a806      	add	r0, sp, #24
  RTC_DateTypeDef sDate = {0};
 8000bc2:	9500      	str	r5, [sp, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000bc4:	f005 fcbe 	bl	8006544 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000bc8:	4c24      	ldr	r4, [pc, #144]	@ (8000c5c <MX_RTC_Init+0xb0>)
 8000bca:	4b25      	ldr	r3, [pc, #148]	@ (8000c60 <MX_RTC_Init+0xb4>)
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;

  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000bcc:	0020      	movs	r0, r4
  hrtc.Instance = RTC;
 8000bce:	6023      	str	r3, [r4, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000bd0:	231f      	movs	r3, #31
 8000bd2:	60a3      	str	r3, [r4, #8]
  hrtc.Init.SynchPrediv = RTC_PREDIV_S;
 8000bd4:	4b23      	ldr	r3, [pc, #140]	@ (8000c64 <MX_RTC_Init+0xb8>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000bd6:	6065      	str	r5, [r4, #4]
  hrtc.Init.SynchPrediv = RTC_PREDIV_S;
 8000bd8:	60e3      	str	r3, [r4, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000bda:	6125      	str	r5, [r4, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000bdc:	6165      	str	r5, [r4, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000bde:	61a5      	str	r5, [r4, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000be0:	61e5      	str	r5, [r4, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000be2:	f002 f95d 	bl	8002ea0 <HAL_RTC_Init>
 8000be6:	42a8      	cmp	r0, r5
 8000be8:	d001      	beq.n	8000bee <MX_RTC_Init+0x42>
  {
    Error_Handler();
 8000bea:	f7ff ffdd 	bl	8000ba8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000bee:	466b      	mov	r3, sp
  sTime.Minutes = 0;
  sTime.Seconds = 0;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	0020      	movs	r0, r4
 8000bf4:	a901      	add	r1, sp, #4
  sTime.Hours = 0;
 8000bf6:	809d      	strh	r5, [r3, #4]
  sTime.Seconds = 0;
 8000bf8:	719d      	strb	r5, [r3, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000bfa:	9504      	str	r5, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000bfc:	9505      	str	r5, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000bfe:	f002 f9a9 	bl	8002f54 <HAL_RTC_SetTime>
 8000c02:	2800      	cmp	r0, #0
 8000c04:	d001      	beq.n	8000c0a <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8000c06:	f7ff ffcf 	bl	8000ba8 <Error_Handler>
  }

  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c0a:	4b17      	ldr	r3, [pc, #92]	@ (8000c68 <MX_RTC_Init+0xbc>)
  sDate.Month = RTC_MONTH_JANUARY;
  sDate.Date = 1;
  sDate.Year = 0;

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	4669      	mov	r1, sp
 8000c10:	0020      	movs	r0, r4
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000c12:	9300      	str	r3, [sp, #0]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000c14:	f002 fa04 	bl	8003020 <HAL_RTC_SetDate>
 8000c18:	2800      	cmp	r0, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000c1c:	f7ff ffc4 	bl	8000ba8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8000c20:	2200      	movs	r2, #0
 8000c22:	466b      	mov	r3, sp
 8000c24:	831a      	strh	r2, [r3, #24]
  sAlarm.AlarmTime.Minutes = 0;
  sAlarm.AlarmTime.Seconds = 0;
 8000c26:	769a      	strb	r2, [r3, #26]
  sAlarm.AlarmTime.SubSeconds = 0;
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_SS14_10;
 8000c28:	23a0      	movs	r3, #160	@ 0xa0
 8000c2a:	051b      	lsls	r3, r3, #20
 8000c2c:	930c      	str	r3, [sp, #48]	@ 0x30
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
  sAlarm.AlarmDateWeekDay = 30;
 8000c2e:	2319      	movs	r3, #25
 8000c30:	211e      	movs	r1, #30
 8000c32:	446b      	add	r3, sp
 8000c34:	77d9      	strb	r1, [r3, #31]
  sAlarm.Alarm = RTC_ALARM_A;
 8000c36:	2380      	movs	r3, #128	@ 0x80
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000c38:	0020      	movs	r0, r4
  sAlarm.Alarm = RTC_ALARM_A;
 8000c3a:	005b      	lsls	r3, r3, #1
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000c3c:	a906      	add	r1, sp, #24
  sAlarm.AlarmTime.SubSeconds = 0;
 8000c3e:	9207      	str	r2, [sp, #28]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c40:	9209      	str	r2, [sp, #36]	@ 0x24
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c42:	920a      	str	r2, [sp, #40]	@ 0x28
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000c44:	920b      	str	r2, [sp, #44]	@ 0x2c
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000c46:	920d      	str	r2, [sp, #52]	@ 0x34
  sAlarm.Alarm = RTC_ALARM_A;
 8000c48:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000c4a:	f002 fa3b 	bl	80030c4 <HAL_RTC_SetAlarm_IT>
 8000c4e:	2800      	cmp	r0, #0
 8000c50:	d001      	beq.n	8000c56 <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 8000c52:	f7ff ffa9 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000c56:	b011      	add	sp, #68	@ 0x44
 8000c58:	bd30      	pop	{r4, r5, pc}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	200002ec 	.word	0x200002ec
 8000c60:	40002800 	.word	0x40002800
 8000c64:	000003ff 	.word	0x000003ff
 8000c68:	00010101 	.word	0x00010101

08000c6c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef *rtcHandle)
{
 8000c6c:	b510      	push	{r4, lr}
 8000c6e:	0004      	movs	r4, r0
 8000c70:	b08e      	sub	sp, #56	@ 0x38

  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c72:	2238      	movs	r2, #56	@ 0x38
 8000c74:	2100      	movs	r1, #0
 8000c76:	4668      	mov	r0, sp
 8000c78:	f005 fc64 	bl	8006544 <memset>
  if (rtcHandle->Instance == RTC)
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <HAL_RTC_MspInit+0x50>)
 8000c7e:	6822      	ldr	r2, [r4, #0]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d118      	bne.n	8000cb6 <HAL_RTC_MspInit+0x4a>
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /** Initializes the peripherals clocks
      */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8000c84:	2304      	movs	r3, #4
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
    RCC_OscInitStruct.LSIState = RCC_LSI_OFF;
    RCC_OscInitStruct.HSEState = RCC_HSE_OFF;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c86:	4668      	mov	r0, sp
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8000c88:	9300      	str	r3, [sp, #0]
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c8a:	33fc      	adds	r3, #252	@ 0xfc
 8000c8c:	9302      	str	r3, [sp, #8]
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8e:	f001 fbd3 	bl	8002438 <HAL_RCC_OscConfig>
 8000c92:	2800      	cmp	r0, #0
 8000c94:	d001      	beq.n	8000c9a <HAL_RTC_MspInit+0x2e>
    {
      Error_Handler();
 8000c96:	f7ff ff87 	bl	8000ba8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c9a:	2380      	movs	r3, #128	@ 0x80
 8000c9c:	4a08      	ldr	r2, [pc, #32]	@ (8000cc0 <HAL_RTC_MspInit+0x54>)
 8000c9e:	02db      	lsls	r3, r3, #11
 8000ca0:	6d11      	ldr	r1, [r2, #80]	@ 0x50

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000ca2:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 8000ca4:	430b      	orrs	r3, r1
 8000ca6:	6513      	str	r3, [r2, #80]	@ 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	0011      	movs	r1, r2
 8000cac:	f000 fff4 	bl	8001c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000cb0:	2002      	movs	r0, #2
 8000cb2:	f001 f81b 	bl	8001cec <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN RTC_MspInit 1 */

    /* USER CODE END RTC_MspInit 1 */
  }
}
 8000cb6:	b00e      	add	sp, #56	@ 0x38
 8000cb8:	bd10      	pop	{r4, pc}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	40002800 	.word	0x40002800
 8000cc0:	40021000 	.word	0x40021000

08000cc4 <RTC_IF_GetTimerContext>:

uint32_t RTC_IF_GetTimerContext(void)
{
  RTC_IF_DBG_PRINTF("RTC_IF_GetTimerContext=%d\n\r", RtcTimerContext.Rtc_Time);
  /*return time context*/
  return (uint32_t) RtcTimerContext.Rtc_Time;
 8000cc4:	4b01      	ldr	r3, [pc, #4]	@ (8000ccc <RTC_IF_GetTimerContext+0x8>)
 8000cc6:	6818      	ldr	r0, [r3, #0]
}
 8000cc8:	4770      	bx	lr
 8000cca:	46c0      	nop			@ (mov r8, r8)
 8000ccc:	20000310 	.word	0x20000310

08000cd0 <RTC_IF_GetMinimumTimeout>:
}

uint32_t RTC_IF_GetMinimumTimeout(void)
{
  return (MIN_ALARM_DELAY);
}
 8000cd0:	2003      	movs	r0, #3
 8000cd2:	4770      	bx	lr

08000cd4 <RTC_IF_Convert_ms2Tick>:

uint32_t RTC_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000cd4:	b510      	push	{r4, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 8000cd6:	0e41      	lsrs	r1, r0, #25
 8000cd8:	227d      	movs	r2, #125	@ 0x7d
 8000cda:	2300      	movs	r3, #0
 8000cdc:	01c0      	lsls	r0, r0, #7
 8000cde:	f7ff fba5 	bl	800042c <__aeabi_uldivmod>
}
 8000ce2:	bd10      	pop	{r4, pc}

08000ce4 <RTC_IF_Convert_Tick2ms>:

uint32_t RTC_IF_Convert_Tick2ms(uint32_t tick)
{
 8000ce4:	b510      	push	{r4, lr}
  return (((uint64_t)(tick) * CONV_NUMER) / CONV_DENOM);
 8000ce6:	227d      	movs	r2, #125	@ 0x7d
 8000ce8:	2300      	movs	r3, #0
 8000cea:	2100      	movs	r1, #0
 8000cec:	f7ff fbbe 	bl	800046c <__aeabi_lmul>
 8000cf0:	0649      	lsls	r1, r1, #25
 8000cf2:	09c0      	lsrs	r0, r0, #7
 8000cf4:	4308      	orrs	r0, r1
}
 8000cf6:	bd10      	pop	{r4, pc}

08000cf8 <RTC_IF_StopTimer>:
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000cf8:	4806      	ldr	r0, [pc, #24]	@ (8000d14 <RTC_IF_StopTimer+0x1c>)
 8000cfa:	4b07      	ldr	r3, [pc, #28]	@ (8000d18 <RTC_IF_StopTimer+0x20>)
 8000cfc:	6801      	ldr	r1, [r0, #0]
{
 8000cfe:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000d00:	68ca      	ldr	r2, [r1, #12]
 8000d02:	b2d2      	uxtb	r2, r2
 8000d04:	4313      	orrs	r3, r2
 8000d06:	60cb      	str	r3, [r1, #12]
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000d08:	2180      	movs	r1, #128	@ 0x80
 8000d0a:	0049      	lsls	r1, r1, #1
 8000d0c:	f001 ffe8 	bl	8002ce0 <HAL_RTC_DeactivateAlarm>
}
 8000d10:	2000      	movs	r0, #0
 8000d12:	bd10      	pop	{r4, pc}
 8000d14:	200002ec 	.word	0x200002ec
 8000d18:	fffffe7f 	.word	0xfffffe7f

08000d1c <RTC_GetCalendarValue>:
  * @param pointer to RTC_DateStruct
  * @param pointer to RTC_TimeStruct
  * @retval time in ticks
  */
static uint32_t RTC_GetCalendarValue(RTC_DateTypeDef *RTC_DateStruct, RTC_TimeTypeDef *RTC_TimeStruct)
{
 8000d1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t calendarValue = 0;
  uint32_t first_read;
  uint32_t correction;

  /* Get Time and Date*/
  HAL_RTC_GetTime(&hrtc, RTC_TimeStruct, RTC_FORMAT_BIN);
 8000d1e:	4e25      	ldr	r6, [pc, #148]	@ (8000db4 <RTC_GetCalendarValue+0x98>)
{
 8000d20:	0005      	movs	r5, r0
  HAL_RTC_GetTime(&hrtc, RTC_TimeStruct, RTC_FORMAT_BIN);
 8000d22:	2200      	movs	r2, #0
 8000d24:	0030      	movs	r0, r6
{
 8000d26:	000c      	movs	r4, r1
  HAL_RTC_GetTime(&hrtc, RTC_TimeStruct, RTC_FORMAT_BIN);
 8000d28:	f002 faa6 	bl	8003278 <HAL_RTC_GetTime>
  * @param  RTCx RTC Instance
  * @retval Subseconds value (number between 0 and 65535)
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000d2c:	4f22      	ldr	r7, [pc, #136]	@ (8000db8 <RTC_GetCalendarValue+0x9c>)

  /* make sure it is correct due to asynchronus nature of RTC*/
  do
  {
    first_read = LL_RTC_TIME_GetSubSecond(RTC);
    HAL_RTC_GetDate(&hrtc, RTC_DateStruct, RTC_FORMAT_BIN);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d32:	0029      	movs	r1, r5
 8000d34:	0030      	movs	r0, r6
 8000d36:	9301      	str	r3, [sp, #4]
 8000d38:	f002 fac6 	bl	80032c8 <HAL_RTC_GetDate>
    HAL_RTC_GetTime(&hrtc, RTC_TimeStruct, RTC_FORMAT_BIN);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	0021      	movs	r1, r4
 8000d40:	0030      	movs	r0, r6
 8000d42:	f002 fa99 	bl	8003278 <HAL_RTC_GetTime>
 8000d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  } while (first_read != LL_RTC_TIME_GetSubSecond(RTC));
 8000d48:	9a01      	ldr	r2, [sp, #4]
 8000d4a:	4053      	eors	r3, r2
 8000d4c:	b29b      	uxth	r3, r3
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d1ec      	bne.n	8000d2c <RTC_GetCalendarValue+0x10>

  /* calculte amount of elapsed days since 01/01/2000 */
  calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);

  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 8000d52:	2103      	movs	r1, #3
  calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 8000d54:	78ea      	ldrb	r2, [r5, #3]
 8000d56:	4819      	ldr	r0, [pc, #100]	@ (8000dbc <RTC_GetCalendarValue+0xa0>)

  calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 8000d58:	786e      	ldrb	r6, [r5, #1]
  calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 8000d5a:	4350      	muls	r0, r2
  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 8000d5c:	400a      	ands	r2, r1
 8000d5e:	1e53      	subs	r3, r2, #1
 8000d60:	419a      	sbcs	r2, r3
 8000d62:	4253      	negs	r3, r2
 8000d64:	4a16      	ldr	r2, [pc, #88]	@ (8000dc0 <RTC_GetCalendarValue+0xa4>)
  calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 8000d66:	3e01      	subs	r6, #1
  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 8000d68:	4013      	ands	r3, r2
 8000d6a:	4a16      	ldr	r2, [pc, #88]	@ (8000dc4 <RTC_GetCalendarValue+0xa8>)
                         2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));

  calendarValue += (RTC_DateStruct->Date - 1);
 8000d6c:	78ad      	ldrb	r5, [r5, #2]
  correction = ((RTC_DateStruct->Year % 4) == 0) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM ;
 8000d6e:	189b      	adds	r3, r3, r2
  calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 8000d70:	223d      	movs	r2, #61	@ 0x3d
 8000d72:	4372      	muls	r2, r6
                         2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 8000d74:	0076      	lsls	r6, r6, #1
 8000d76:	40f3      	lsrs	r3, r6
  calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 8000d78:	3201      	adds	r2, #1
 8000d7a:	0fd7      	lsrs	r7, r2, #31
  calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 8000d7c:	3003      	adds	r0, #3
  calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 8000d7e:	18ba      	adds	r2, r7, r2
 8000d80:	3d01      	subs	r5, #1
  calendarValue = DIVC((DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR) * RTC_DateStruct->Year, 4);
 8000d82:	0880      	lsrs	r0, r0, #2
  calendarValue += (RTC_DateStruct->Date - 1);
 8000d84:	1828      	adds	r0, r5, r0
  calendarValue += (DIVC((RTC_DateStruct->Month - 1) * (30 + 31),
 8000d86:	1052      	asrs	r2, r2, #1
 8000d88:	1812      	adds	r2, r2, r0
  /* convert from days to seconds */
  calendarValue *= SECONDS_IN_1DAY;

  calendarValue += ((uint32_t)RTC_TimeStruct->Seconds +
                    ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
                    ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 8000d8a:	20e1      	movs	r0, #225	@ 0xe1
                         2) - (((correction >> ((RTC_DateStruct->Month - 1) * 2)) & 0x3)));
 8000d8c:	400b      	ands	r3, r1
  calendarValue += (RTC_DateStruct->Date - 1);
 8000d8e:	1ad3      	subs	r3, r2, r3
  calendarValue *= SECONDS_IN_1DAY;
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <RTC_GetCalendarValue+0xac>)
                    ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 8000d92:	0100      	lsls	r0, r0, #4
  calendarValue *= SECONDS_IN_1DAY;
 8000d94:	4353      	muls	r3, r2
                    ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 8000d96:	7822      	ldrb	r2, [r4, #0]
                    ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 8000d98:	7861      	ldrb	r1, [r4, #1]
                    ((uint32_t)RTC_TimeStruct->Hours * SECONDS_IN_1HOUR)) ;
 8000d9a:	4350      	muls	r0, r2
                    ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 8000d9c:	223c      	movs	r2, #60	@ 0x3c
 8000d9e:	434a      	muls	r2, r1
 8000da0:	1880      	adds	r0, r0, r2
  calendarValue += ((uint32_t)RTC_TimeStruct->Seconds +
 8000da2:	78a2      	ldrb	r2, [r4, #2]
                    ((uint32_t)RTC_TimeStruct->Minutes * SECONDS_IN_1MINUTE) +
 8000da4:	1880      	adds	r0, r0, r2
  calendarValue += ((uint32_t)RTC_TimeStruct->Seconds +
 8000da6:	18c0      	adds	r0, r0, r3

  calendarValue = (calendarValue << RTC_N_PREDIV_S) + (RTC_PREDIV_S - RTC_TimeStruct->SubSeconds);
 8000da8:	6863      	ldr	r3, [r4, #4]
 8000daa:	0280      	lsls	r0, r0, #10
 8000dac:	1ac0      	subs	r0, r0, r3
 8000dae:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <RTC_GetCalendarValue+0xb0>)
 8000db0:	18c0      	adds	r0, r0, r3

  return (calendarValue);
}
 8000db2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000db4:	200002ec 	.word	0x200002ec
 8000db8:	40002800 	.word	0x40002800
 8000dbc:	000005b5 	.word	0x000005b5
 8000dc0:	00555550 	.word	0x00555550
 8000dc4:	00445550 	.word	0x00445550
 8000dc8:	00015180 	.word	0x00015180
 8000dcc:	000003ff 	.word	0x000003ff

08000dd0 <RTC_IF_SetTimerContext>:
{
 8000dd0:	b510      	push	{r4, lr}
  RtcTimerContext.Rtc_Time = RTC_GetCalendarValue(&RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time);
 8000dd2:	4c04      	ldr	r4, [pc, #16]	@ (8000de4 <RTC_IF_SetTimerContext+0x14>)
 8000dd4:	4904      	ldr	r1, [pc, #16]	@ (8000de8 <RTC_IF_SetTimerContext+0x18>)
 8000dd6:	0020      	movs	r0, r4
 8000dd8:	3018      	adds	r0, #24
 8000dda:	f7ff ff9f 	bl	8000d1c <RTC_GetCalendarValue>
 8000dde:	6020      	str	r0, [r4, #0]
}
 8000de0:	bd10      	pop	{r4, pc}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	20000310 	.word	0x20000310
 8000de8:	20000314 	.word	0x20000314

08000dec <RTC_IF_GetTimerElapsedTime>:
{
 8000dec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 8000dee:	4668      	mov	r0, sp
 8000df0:	a901      	add	r1, sp, #4
 8000df2:	f7ff ff93 	bl	8000d1c <RTC_GetCalendarValue>
  return ((uint32_t)(CalendarValue - RtcTimerContext.Rtc_Time));
 8000df6:	4b02      	ldr	r3, [pc, #8]	@ (8000e00 <RTC_IF_GetTimerElapsedTime+0x14>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	1ac0      	subs	r0, r0, r3
}
 8000dfc:	b007      	add	sp, #28
 8000dfe:	bd00      	pop	{pc}
 8000e00:	20000310 	.word	0x20000310

08000e04 <RTC_IF_StartTimer>:
{
 8000e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e06:	b087      	sub	sp, #28
 8000e08:	0006      	movs	r6, r0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - RTC_IF_GetTimerElapsedTime())))
 8000e0a:	f7ff ffef 	bl	8000dec <RTC_IF_GetTimerElapsedTime>
    UTIL_LPM_SetStopMode((1 << CFG_LPM_RTC_Id), UTIL_LPM_ENABLE);
 8000e0e:	2100      	movs	r1, #0
  if ((MIN_ALARM_DELAY + McuWakeUpTimeCal) < ((timeout - RTC_IF_GetTimerElapsedTime())))
 8000e10:	1a30      	subs	r0, r6, r0
 8000e12:	2803      	cmp	r0, #3
 8000e14:	d800      	bhi.n	8000e18 <RTC_IF_StartTimer+0x14>
    UTIL_LPM_SetStopMode((1 << CFG_LPM_RTC_Id), UTIL_LPM_DISABLE);
 8000e16:	2101      	movs	r1, #1
 8000e18:	2002      	movs	r0, #2
 8000e1a:	f004 ff7b 	bl	8005d14 <UTIL_LPM_SetStopMode>
  if (UTIL_LPM_GetMode() == UTIL_LPM_STOPMODE)
 8000e1e:	f004 ffa5 	bl	8005d6c <UTIL_LPM_GetMode>
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 8000e22:	4c3f      	ldr	r4, [pc, #252]	@ (8000f20 <RTC_IF_StartTimer+0x11c>)
 8000e24:	7923      	ldrb	r3, [r4, #4]
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	79a3      	ldrb	r3, [r4, #6]
 8000e2a:	7967      	ldrb	r7, [r4, #5]
 8000e2c:	9301      	str	r3, [sp, #4]
 8000e2e:	79e3      	ldrb	r3, [r4, #7]
 8000e30:	9302      	str	r3, [sp, #8]
 8000e32:	68a3      	ldr	r3, [r4, #8]
 8000e34:	9303      	str	r3, [sp, #12]
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 8000e36:	7e63      	ldrb	r3, [r4, #25]
 8000e38:	9304      	str	r3, [sp, #16]
 8000e3a:	7ea5      	ldrb	r5, [r4, #26]
 8000e3c:	7ee3      	ldrb	r3, [r4, #27]
 8000e3e:	9305      	str	r3, [sp, #20]
  RTC_IF_StopTimer();
 8000e40:	f7ff ff5a 	bl	8000cf8 <RTC_IF_StopTimer>
  rtcAlarmDays =  RTC_DateStruct.Date;
 8000e44:	0028      	movs	r0, r5
  rtcAlarmSubSeconds =  RTC_PREDIV_S - RTC_TimeStruct.SubSeconds;
 8000e46:	4b37      	ldr	r3, [pc, #220]	@ (8000f24 <RTC_IF_StartTimer+0x120>)
 8000e48:	9a03      	ldr	r2, [sp, #12]
  while (timeoutValue >= SECONDS_IN_1DAY)
 8000e4a:	4937      	ldr	r1, [pc, #220]	@ (8000f28 <RTC_IF_StartTimer+0x124>)
  rtcAlarmSubSeconds =  RTC_PREDIV_S - RTC_TimeStruct.SubSeconds;
 8000e4c:	1a9a      	subs	r2, r3, r2
  rtcAlarmSubSeconds += (timeoutValue & RTC_PREDIV_S);
 8000e4e:	05b3      	lsls	r3, r6, #22
 8000e50:	0d9b      	lsrs	r3, r3, #22
 8000e52:	18d2      	adds	r2, r2, r3
 8000e54:	b292      	uxth	r2, r2
  timeoutValue >>= RTC_N_PREDIV_S;  /* convert timeout  in seconds */
 8000e56:	0ab3      	lsrs	r3, r6, #10
  while (timeoutValue >= SECONDS_IN_1DAY)
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	d841      	bhi.n	8000ee0 <RTC_IF_StartTimer+0xdc>
  while (timeoutValue >= SECONDS_IN_1HOUR)
 8000e5c:	21e1      	movs	r1, #225	@ 0xe1
  rtcAlarmHours = RTC_TimeStruct.Hours;
 8000e5e:	9e00      	ldr	r6, [sp, #0]
  while (timeoutValue >= SECONDS_IN_1HOUR)
 8000e60:	0109      	lsls	r1, r1, #4
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d241      	bcs.n	8000eea <RTC_IF_StartTimer+0xe6>
  while (timeoutValue >= SECONDS_IN_1MINUTE)
 8000e66:	2b3b      	cmp	r3, #59	@ 0x3b
 8000e68:	d844      	bhi.n	8000ef4 <RTC_IF_StartTimer+0xf0>
  while (rtcAlarmSubSeconds >= (RTC_PREDIV_S + 1))
 8000e6a:	0a91      	lsrs	r1, r2, #10
 8000e6c:	028d      	lsls	r5, r1, #10
 8000e6e:	1b52      	subs	r2, r2, r5
 8000e70:	b292      	uxth	r2, r2
 8000e72:	9200      	str	r2, [sp, #0]
 8000e74:	9a01      	ldr	r2, [sp, #4]
 8000e76:	1855      	adds	r5, r2, r1
 8000e78:	18ed      	adds	r5, r5, r3
 8000e7a:	b2ad      	uxth	r5, r5
  while (rtcAlarmSeconds >= SECONDS_IN_1MINUTE)
 8000e7c:	2d3b      	cmp	r5, #59	@ 0x3b
 8000e7e:	d83d      	bhi.n	8000efc <RTC_IF_StartTimer+0xf8>
  while (rtcAlarmMinutes >= MINUTES_IN_1HOUR)
 8000e80:	2f3b      	cmp	r7, #59	@ 0x3b
 8000e82:	d840      	bhi.n	8000f06 <RTC_IF_StartTimer+0x102>
  while (rtcAlarmHours >= HOURS_IN_1DAY)
 8000e84:	2e17      	cmp	r6, #23
 8000e86:	d843      	bhi.n	8000f10 <RTC_IF_StartTimer+0x10c>
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 8000e88:	9a04      	ldr	r2, [sp, #16]
  if (RTC_DateStruct.Year % 4 == 0)
 8000e8a:	9905      	ldr	r1, [sp, #20]
 8000e8c:	4b27      	ldr	r3, [pc, #156]	@ (8000f2c <RTC_IF_StartTimer+0x128>)
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 8000e8e:	3a01      	subs	r2, #1
  if (RTC_DateStruct.Year % 4 == 0)
 8000e90:	0789      	lsls	r1, r1, #30
 8000e92:	d142      	bne.n	8000f1a <RTC_IF_StartTimer+0x116>
    if (rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ])
 8000e94:	5c99      	ldrb	r1, [r3, r2]
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 8000e96:	4288      	cmp	r0, r1
 8000e98:	d902      	bls.n	8000ea0 <RTC_IF_StartTimer+0x9c>
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 8000e9a:	f7ff fac1 	bl	8000420 <__aeabi_idivmod>
 8000e9e:	b288      	uxth	r0, r1
  RTC_AlarmStructure.AlarmTime.SubSeconds = RTC_PREDIV_S - rtcAlarmSubSeconds;
 8000ea0:	9a00      	ldr	r2, [sp, #0]
 8000ea2:	4b20      	ldr	r3, [pc, #128]	@ (8000f24 <RTC_IF_StartTimer+0x120>)
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 8000ea4:	77a5      	strb	r5, [r4, #30]
  RTC_AlarmStructure.AlarmTime.SubSeconds = RTC_PREDIV_S - rtcAlarmSubSeconds;
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	6223      	str	r3, [r4, #32]
  RTC_AlarmStructure.AlarmSubSecondMask  = RTC_ALARMSUBSECONDMASK;
 8000eaa:	23a0      	movs	r3, #160	@ 0xa0
 8000eac:	051b      	lsls	r3, r3, #20
 8000eae:	6363      	str	r3, [r4, #52]	@ 0x34
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 8000eb0:	0023      	movs	r3, r4
 8000eb2:	333c      	adds	r3, #60	@ 0x3c
 8000eb4:	7018      	strb	r0, [r3, #0]
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 8000eb6:	9b02      	ldr	r3, [sp, #8]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000eb8:	2500      	movs	r5, #0
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 8000eba:	77e3      	strb	r3, [r4, #31]
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 8000ebc:	0021      	movs	r1, r4
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8000ebe:	2380      	movs	r3, #128	@ 0x80
  HAL_RTC_SetAlarm_IT(&hrtc, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 8000ec0:	002a      	movs	r2, r5
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8000ec2:	005b      	lsls	r3, r3, #1
  RTC_AlarmStructure.AlarmDateWeekDay    = (uint8_t)rtcAlarmDays;
 8000ec4:	311c      	adds	r1, #28
  HAL_RTC_SetAlarm_IT(&hrtc, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 8000ec6:	481a      	ldr	r0, [pc, #104]	@ (8000f30 <RTC_IF_StartTimer+0x12c>)
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 8000ec8:	7767      	strb	r7, [r4, #29]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 8000eca:	7726      	strb	r6, [r4, #28]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000ecc:	63a5      	str	r5, [r4, #56]	@ 0x38
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 8000ece:	6325      	str	r5, [r4, #48]	@ 0x30
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8000ed0:	6423      	str	r3, [r4, #64]	@ 0x40
  RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ed2:	62a5      	str	r5, [r4, #40]	@ 0x28
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ed4:	62e5      	str	r5, [r4, #44]	@ 0x2c
  HAL_RTC_SetAlarm_IT(&hrtc, &RTC_AlarmStructure, RTC_FORMAT_BIN);
 8000ed6:	f002 f8f5 	bl	80030c4 <HAL_RTC_SetAlarm_IT>
}
 8000eda:	0028      	movs	r0, r5
 8000edc:	b007      	add	sp, #28
 8000ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
    timeoutValue -= SECONDS_IN_1DAY;
 8000ee0:	4d14      	ldr	r5, [pc, #80]	@ (8000f34 <RTC_IF_StartTimer+0x130>)
    rtcAlarmDays++;
 8000ee2:	3001      	adds	r0, #1
    timeoutValue -= SECONDS_IN_1DAY;
 8000ee4:	195b      	adds	r3, r3, r5
    rtcAlarmDays++;
 8000ee6:	b280      	uxth	r0, r0
 8000ee8:	e7b6      	b.n	8000e58 <RTC_IF_StartTimer+0x54>
    timeoutValue -= SECONDS_IN_1HOUR;
 8000eea:	4d13      	ldr	r5, [pc, #76]	@ (8000f38 <RTC_IF_StartTimer+0x134>)
    rtcAlarmHours++;
 8000eec:	3601      	adds	r6, #1
    timeoutValue -= SECONDS_IN_1HOUR;
 8000eee:	195b      	adds	r3, r3, r5
    rtcAlarmHours++;
 8000ef0:	b2b6      	uxth	r6, r6
 8000ef2:	e7b6      	b.n	8000e62 <RTC_IF_StartTimer+0x5e>
    rtcAlarmMinutes++;
 8000ef4:	3701      	adds	r7, #1
    timeoutValue -= SECONDS_IN_1MINUTE;
 8000ef6:	3b3c      	subs	r3, #60	@ 0x3c
    rtcAlarmMinutes++;
 8000ef8:	b2bf      	uxth	r7, r7
 8000efa:	e7b4      	b.n	8000e66 <RTC_IF_StartTimer+0x62>
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 8000efc:	3d3c      	subs	r5, #60	@ 0x3c
    rtcAlarmMinutes++;
 8000efe:	3701      	adds	r7, #1
    rtcAlarmSeconds -= SECONDS_IN_1MINUTE;
 8000f00:	b2ad      	uxth	r5, r5
    rtcAlarmMinutes++;
 8000f02:	b2bf      	uxth	r7, r7
 8000f04:	e7ba      	b.n	8000e7c <RTC_IF_StartTimer+0x78>
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 8000f06:	3f3c      	subs	r7, #60	@ 0x3c
    rtcAlarmHours++;
 8000f08:	3601      	adds	r6, #1
    rtcAlarmMinutes -= MINUTES_IN_1HOUR;
 8000f0a:	b2bf      	uxth	r7, r7
    rtcAlarmHours++;
 8000f0c:	b2b6      	uxth	r6, r6
 8000f0e:	e7b7      	b.n	8000e80 <RTC_IF_StartTimer+0x7c>
    rtcAlarmHours -= HOURS_IN_1DAY;
 8000f10:	3e18      	subs	r6, #24
    rtcAlarmDays++;
 8000f12:	3001      	adds	r0, #1
    rtcAlarmHours -= HOURS_IN_1DAY;
 8000f14:	b2b6      	uxth	r6, r6
    rtcAlarmDays++;
 8000f16:	b280      	uxth	r0, r0
 8000f18:	e7b4      	b.n	8000e84 <RTC_IF_StartTimer+0x80>
    if (rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ])
 8000f1a:	189b      	adds	r3, r3, r2
 8000f1c:	7b19      	ldrb	r1, [r3, #12]
 8000f1e:	e7ba      	b.n	8000e96 <RTC_IF_StartTimer+0x92>
 8000f20:	20000310 	.word	0x20000310
 8000f24:	000003ff 	.word	0x000003ff
 8000f28:	0001517f 	.word	0x0001517f
 8000f2c:	08006e54 	.word	0x08006e54
 8000f30:	200002ec 	.word	0x200002ec
 8000f34:	fffeae80 	.word	0xfffeae80
 8000f38:	fffff1f0 	.word	0xfffff1f0

08000f3c <RTC_IF_GetTime>:
{
 8000f3c:	b530      	push	{r4, r5, lr}
 8000f3e:	b087      	sub	sp, #28
 8000f40:	0005      	movs	r5, r0
  uint64_t calendarValue = RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 8000f42:	a901      	add	r1, sp, #4
 8000f44:	4668      	mov	r0, sp
 8000f46:	f7ff fee9 	bl	8000d1c <RTC_GetCalendarValue>
 8000f4a:	0004      	movs	r4, r0
  ticks = (uint32_t) calendarValue & RTC_PREDIV_S;
 8000f4c:	0580      	lsls	r0, r0, #22
  return (((uint64_t)(tick) * CONV_NUMER) / CONV_DENOM);
 8000f4e:	227d      	movs	r2, #125	@ 0x7d
 8000f50:	2300      	movs	r3, #0
 8000f52:	2100      	movs	r1, #0
  ticks = (uint32_t) calendarValue & RTC_PREDIV_S;
 8000f54:	0d80      	lsrs	r0, r0, #22
  return (((uint64_t)(tick) * CONV_NUMER) / CONV_DENOM);
 8000f56:	f7ff fa89 	bl	800046c <__aeabi_lmul>
 8000f5a:	09c0      	lsrs	r0, r0, #7
  *mSeconds = RTC_IF_Convert_Tick2ms(ticks);
 8000f5c:	8028      	strh	r0, [r5, #0]
  uint32_t seconds = (uint32_t)(calendarValue >> RTC_N_PREDIV_S);
 8000f5e:	0aa0      	lsrs	r0, r4, #10
}
 8000f60:	b007      	add	sp, #28
 8000f62:	bd30      	pop	{r4, r5, pc}

08000f64 <RTC_IF_BkUp_Write_Seconds>:
{
 8000f64:	b510      	push	{r4, lr}
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8000f66:	4b03      	ldr	r3, [pc, #12]	@ (8000f74 <RTC_IF_BkUp_Write_Seconds+0x10>)
{
 8000f68:	0002      	movs	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f002 f9cd 	bl	800330c <HAL_RTCEx_BKUPWrite>
}
 8000f72:	bd10      	pop	{r4, pc}
 8000f74:	200002ec 	.word	0x200002ec

08000f78 <RTC_IF_BkUp_Write_SubSeconds>:
{
 8000f78:	b510      	push	{r4, lr}
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8000f7a:	4b03      	ldr	r3, [pc, #12]	@ (8000f88 <RTC_IF_BkUp_Write_SubSeconds+0x10>)
{
 8000f7c:	0002      	movs	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8000f7e:	2101      	movs	r1, #1
 8000f80:	0018      	movs	r0, r3
 8000f82:	f002 f9c3 	bl	800330c <HAL_RTCEx_BKUPWrite>
}
 8000f86:	bd10      	pop	{r4, pc}
 8000f88:	200002ec 	.word	0x200002ec

08000f8c <RTC_IF_BkUp_Read_Seconds>:
{
 8000f8c:	b510      	push	{r4, lr}
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4801      	ldr	r0, [pc, #4]	@ (8000f98 <RTC_IF_BkUp_Read_Seconds+0xc>)
 8000f92:	f002 f9c1 	bl	8003318 <HAL_RTCEx_BKUPRead>
}
 8000f96:	bd10      	pop	{r4, pc}
 8000f98:	200002ec 	.word	0x200002ec

08000f9c <RTC_IF_BkUp_Read_SubSeconds>:
{
 8000f9c:	b510      	push	{r4, lr}
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	4801      	ldr	r0, [pc, #4]	@ (8000fa8 <RTC_IF_BkUp_Read_SubSeconds+0xc>)
 8000fa2:	f002 f9b9 	bl	8003318 <HAL_RTCEx_BKUPRead>
}
 8000fa6:	bd10      	pop	{r4, pc}
 8000fa8:	200002ec 	.word	0x200002ec

08000fac <RTC_IF_Init>:
{
 8000fac:	b530      	push	{r4, r5, lr}
  if (RTC_Initalized == false)
 8000fae:	4d11      	ldr	r5, [pc, #68]	@ (8000ff4 <RTC_IF_Init+0x48>)
{
 8000fb0:	b08b      	sub	sp, #44	@ 0x2c
  if (RTC_Initalized == false)
 8000fb2:	782b      	ldrb	r3, [r5, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d119      	bne.n	8000fec <RTC_IF_Init+0x40>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000fb8:	3320      	adds	r3, #32
 8000fba:	9301      	str	r3, [sp, #4]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000fbc:	2380      	movs	r3, #128	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fbe:	a801      	add	r0, sp, #4
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000fc0:	025b      	lsls	r3, r3, #9
 8000fc2:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fc4:	f001 fdb0 	bl	8002b28 <HAL_RCCEx_PeriphCLKConfig>
 8000fc8:	2800      	cmp	r0, #0
 8000fca:	d000      	beq.n	8000fce <RTC_IF_Init+0x22>
      while (1);
 8000fcc:	e7fe      	b.n	8000fcc <RTC_IF_Init+0x20>
    MX_RTC_Init();
 8000fce:	f7ff fded 	bl	8000bac <MX_RTC_Init>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000fd2:	2180      	movs	r1, #128	@ 0x80
 8000fd4:	4c08      	ldr	r4, [pc, #32]	@ (8000ff8 <RTC_IF_Init+0x4c>)
 8000fd6:	0049      	lsls	r1, r1, #1
 8000fd8:	0020      	movs	r0, r4
 8000fda:	f001 fe81 	bl	8002ce0 <HAL_RTC_DeactivateAlarm>
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000fde:	0020      	movs	r0, r4
 8000fe0:	f002 f9a0 	bl	8003324 <HAL_RTCEx_EnableBypassShadow>
    RTC_IF_SetTimerContext();
 8000fe4:	f7ff fef4 	bl	8000dd0 <RTC_IF_SetTimerContext>
    RTC_Initalized = true;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	702b      	strb	r3, [r5, #0]
}
 8000fec:	2000      	movs	r0, #0
 8000fee:	b00b      	add	sp, #44	@ 0x2c
 8000ff0:	bd30      	pop	{r4, r5, pc}
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	20000354 	.word	0x20000354
 8000ff8:	200002ec 	.word	0x200002ec

08000ffc <RTC_IF_GetTimerValue>:
{
 8000ffc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t CalendarValue = 0;
 8000ffe:	2000      	movs	r0, #0
  if (RTC_Initalized == true)
 8001000:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <RTC_IF_GetTimerValue+0x18>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	4283      	cmp	r3, r0
 8001006:	d003      	beq.n	8001010 <RTC_IF_GetTimerValue+0x14>
    CalendarValue = (uint32_t) RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct);
 8001008:	4668      	mov	r0, sp
 800100a:	a901      	add	r1, sp, #4
 800100c:	f7ff fe86 	bl	8000d1c <RTC_GetCalendarValue>
}
 8001010:	b007      	add	sp, #28
 8001012:	bd00      	pop	{pc}
 8001014:	20000354 	.word	0x20000354

08001018 <RTC_IF_DelayMs>:
{
 8001018:	b570      	push	{r4, r5, r6, lr}
  return (uint32_t)((((uint64_t)timeMilliSec) * CONV_DENOM) / CONV_NUMER);
 800101a:	227d      	movs	r2, #125	@ 0x7d
 800101c:	2300      	movs	r3, #0
 800101e:	0e41      	lsrs	r1, r0, #25
 8001020:	01c0      	lsls	r0, r0, #7
 8001022:	f7ff fa03 	bl	800042c <__aeabi_uldivmod>
 8001026:	0004      	movs	r4, r0
  timeout = RTC_IF_GetTimerValue();
 8001028:	f7ff ffe8 	bl	8000ffc <RTC_IF_GetTimerValue>
 800102c:	0005      	movs	r5, r0
  while (((RTC_IF_GetTimerValue() - timeout)) < delayValue)
 800102e:	f7ff ffe5 	bl	8000ffc <RTC_IF_GetTimerValue>
 8001032:	1b40      	subs	r0, r0, r5
 8001034:	42a0      	cmp	r0, r4
 8001036:	d300      	bcc.n	800103a <RTC_IF_DelayMs+0x22>
}
 8001038:	bd70      	pop	{r4, r5, r6, pc}
    __NOP();
 800103a:	46c0      	nop			@ (mov r8, r8)
 800103c:	e7f7      	b.n	800102e <RTC_IF_DelayMs+0x16>

0800103e <HAL_RTC_AlarmAEventCallback>:
{
 800103e:	b510      	push	{r4, lr}
  UTIL_TIMER_IRQ_Handler();
 8001040:	f005 f8c6 	bl	80061d0 <UTIL_TIMER_IRQ_Handler>
}
 8001044:	bd10      	pop	{r4, pc}

08001046 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001046:	4770      	bx	lr

08001048 <PWR_EnterStopMode>:

  /* USER CODE END ExitOffMode_1 */
}

void PWR_EnterStopMode(void)
{
 8001048:	b510      	push	{r4, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800104a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800104e:	b672      	cpsid	i
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  UTILS_ENTER_CRITICAL_SECTION();

  Sx_Board_IoDeInit();
 8001050:	f000 fcc0 	bl	80019d4 <CMWX1ZZABZ0XX_RADIO_IoDeInit>

  /*clear wake up flag*/
  SET_BIT(PWR->CR, PWR_CR_CWUF);
 8001054:	2304      	movs	r3, #4
 8001056:	4a05      	ldr	r2, [pc, #20]	@ (800106c <PWR_EnterStopMode+0x24>)
 8001058:	6811      	ldr	r1, [r2, #0]
 800105a:	430b      	orrs	r3, r1
 800105c:	6013      	str	r3, [r2, #0]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800105e:	f384 8810 	msr	PRIMASK, r4
  UTILS_EXIT_CRITICAL_SECTION();
  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  /* Enter Stop Mode */
  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8001062:	2101      	movs	r1, #1
 8001064:	0008      	movs	r0, r1
 8001066:	f001 f94d 	bl	8002304 <HAL_PWR_EnterSTOPMode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 800106a:	bd10      	pop	{r4, pc}
 800106c:	40007000 	.word	0x40007000

08001070 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001070:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001072:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001076:	b672      	cpsid	i

  UTILS_ENTER_CRITICAL_SECTION();

  /* After wake-up from STOP reconfigure the system clock */
  /* Enable HSI */
  __HAL_RCC_HSI_ENABLE();
 8001078:	2201      	movs	r2, #1
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <PWR_ExitStopMode+0x4c>)
 800107c:	6819      	ldr	r1, [r3, #0]
 800107e:	430a      	orrs	r2, r1
 8001080:	601a      	str	r2, [r3, #0]

  /* Wait till HSI is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {}
 8001082:	2204      	movs	r2, #4
 8001084:	6819      	ldr	r1, [r3, #0]
 8001086:	4211      	tst	r1, r2
 8001088:	d0fc      	beq.n	8001084 <PWR_ExitStopMode+0x14>

  /* Enable PLL */
  __HAL_RCC_PLL_ENABLE();
 800108a:	2280      	movs	r2, #128	@ 0x80
 800108c:	6819      	ldr	r1, [r3, #0]
 800108e:	0452      	lsls	r2, r2, #17
 8001090:	430a      	orrs	r2, r1
 8001092:	601a      	str	r2, [r3, #0]
  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {}
 8001094:	2280      	movs	r2, #128	@ 0x80
 8001096:	0492      	lsls	r2, r2, #18
 8001098:	6819      	ldr	r1, [r3, #0]
 800109a:	4211      	tst	r1, r2
 800109c:	d0fc      	beq.n	8001098 <PWR_ExitStopMode+0x28>

  /* Select PLL as system clock source */
  __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_PLLCLK);
 800109e:	2203      	movs	r2, #3
 80010a0:	68d9      	ldr	r1, [r3, #12]
 80010a2:	430a      	orrs	r2, r1

  /* Wait till PLL is used as system clock source */
  while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {}
 80010a4:	210c      	movs	r1, #12
  __HAL_RCC_SYSCLK_CONFIG(RCC_SYSCLKSOURCE_PLLCLK);
 80010a6:	60da      	str	r2, [r3, #12]
  while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {}
 80010a8:	68da      	ldr	r2, [r3, #12]
 80010aa:	400a      	ands	r2, r1
 80010ac:	2a0c      	cmp	r2, #12
 80010ae:	d1fb      	bne.n	80010a8 <PWR_ExitStopMode+0x38>

  /* initializes the peripherals */
  Sx_Board_IoInit();
 80010b0:	f000 fbb8 	bl	8001824 <CMWX1ZZABZ0XX_RADIO_IoInit>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80010b4:	f384 8810 	msr	PRIMASK, r4

  UTILS_EXIT_CRITICAL_SECTION();
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 80010b8:	bd10      	pop	{r4, pc}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	40021000 	.word	0x40021000

080010c0 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80010c0:	b510      	push	{r4, lr}

  /* USER CODE END EnterSleepMode_1 */
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80010c2:	2101      	movs	r1, #1
 80010c4:	2000      	movs	r0, #0
 80010c6:	f001 f8e5 	bl	8002294 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80010ca:	bd10      	pop	{r4, pc}

080010cc <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
 80010cc:	4770      	bx	lr

080010ce <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
 80010ce:	4770      	bx	lr

080010d0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010d0:	2380      	movs	r3, #128	@ 0x80
 80010d2:	4a09      	ldr	r2, [pc, #36]	@ (80010f8 <HAL_MspInit+0x28>)
 80010d4:	055b      	lsls	r3, r3, #21
 80010d6:	6b91      	ldr	r1, [r2, #56]	@ 0x38
{
 80010d8:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80010da:	430b      	orrs	r3, r1
 80010dc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Disable the Power Voltage Detector */
  HAL_PWR_DisablePVD();
 80010de:	f001 f8d1 	bl	8002284 <HAL_PWR_DisablePVD>

  /* Enables the Ultra Low Power mode */
  HAL_PWREx_EnableUltraLowPower();
 80010e2:	f001 f955 	bl	8002390 <HAL_PWREx_EnableUltraLowPower>

  __HAL_FLASH_SLEEP_POWERDOWN_ENABLE();
 80010e6:	2308      	movs	r3, #8
 80010e8:	4a04      	ldr	r2, [pc, #16]	@ (80010fc <HAL_MspInit+0x2c>)
 80010ea:	6811      	ldr	r1, [r2, #0]
 80010ec:	430b      	orrs	r3, r1
 80010ee:	6013      	str	r3, [r2, #0]
   */
  DBG(__HAL_FLASH_SLEEP_POWERDOWN_DISABLE(););

#ifdef ENABLE_FAST_WAKEUP
  /*Enable fast wakeUp*/
  HAL_PWREx_EnableFastWakeUp();
 80010f0:	f001 f944 	bl	800237c <HAL_PWREx_EnableFastWakeUp>
#endif

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010f4:	bd10      	pop	{r4, pc}
 80010f6:	46c0      	nop			@ (mov r8, r8)
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40022000 	.word	0x40022000

08001100 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001100:	e7fe      	b.n	8001100 <NMI_Handler>

08001102 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001102:	e7fe      	b.n	8001102 <HardFault_Handler>

08001104 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001104:	4770      	bx	lr

08001106 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001106:	4770      	bx	lr

08001108 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001108:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800110a:	f000 fda1 	bl	8001c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800110e:	bd10      	pop	{r4, pc}

08001110 <EXTI0_1_IRQHandler>:
/*void PPP_IRQHandler(void)
{
}*/

void EXTI0_1_IRQHandler(void)
{
 8001110:	b510      	push	{r4, lr}
#if (defined(CMWX1ZZABZ0XX))
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001112:	4803      	ldr	r0, [pc, #12]	@ (8001120 <EXTI0_1_IRQHandler+0x10>)
 8001114:	f000 ff54 	bl	8001fc0 <HAL_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_1);
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <EXTI0_1_IRQHandler+0x14>)
 800111a:	f000 ff51 	bl	8001fc0 <HAL_EXTI_IRQHandler>
#endif
}
 800111e:	bd10      	pop	{r4, pc}
 8001120:	200004a4 	.word	0x200004a4
 8001124:	2000049c 	.word	0x2000049c

08001128 <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler(void)
 8001128:	4770      	bx	lr
	...

0800112c <EXTI4_15_IRQHandler>:
  HAL_EXTI_IRQHandler(&H_EXTI_3);
#endif
}

void EXTI4_15_IRQHandler(void)
{
 800112c:	b510      	push	{r4, lr}
  HAL_EXTI_IRQHandler(&H_EXTI_4);
 800112e:	4803      	ldr	r0, [pc, #12]	@ (800113c <EXTI4_15_IRQHandler+0x10>)
 8001130:	f000 ff46 	bl	8001fc0 <HAL_EXTI_IRQHandler>
#if (defined(SX1276MB1MAS) | defined(SX1276MB1LAS) | defined(SX1272MB2DAS))
  HAL_EXTI_IRQHandler(&H_EXTI_10);
#endif

#if (defined(CMWX1ZZABZ0XX))
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <EXTI4_15_IRQHandler+0x14>)
 8001136:	f000 ff43 	bl	8001fc0 <HAL_EXTI_IRQHandler>
#endif
}
 800113a:	bd10      	pop	{r4, pc}
 800113c:	20000494 	.word	0x20000494
 8001140:	200004ac 	.word	0x200004ac

08001144 <DMA1_Channel4_5_6_7_IRQHandler>:

void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8001144:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001146:	4802      	ldr	r0, [pc, #8]	@ (8001150 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 8001148:	f000 fee1 	bl	8001f0e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 800114c:	bd10      	pop	{r4, pc}
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	20000358 	.word	0x20000358

08001154 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001154:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001156:	4802      	ldr	r0, [pc, #8]	@ (8001160 <USART2_IRQHandler+0xc>)
 8001158:	f002 fc46 	bl	80039e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800115c:	bd10      	pop	{r4, pc}
 800115e:	46c0      	nop			@ (mov r8, r8)
 8001160:	200003a0 	.word	0x200003a0

08001164 <RTC_IRQHandler>:

void RTC_IRQHandler(void)
{
 8001164:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001166:	4802      	ldr	r0, [pc, #8]	@ (8001170 <RTC_IRQHandler+0xc>)
 8001168:	f001 fe18 	bl	8002d9c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800116c:	bd10      	pop	{r4, pc}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	200002ec 	.word	0x200002ec

08001174 <tiny_snprintf_like.constprop.0>:
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
 8001174:	b40c      	push	{r2, r3}
 8001176:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001178:	2110      	movs	r1, #16
  va_start(vaArgs, strFormat);
 800117a:	ab05      	add	r3, sp, #20
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800117c:	4a03      	ldr	r2, [pc, #12]	@ (800118c <tiny_snprintf_like.constprop.0+0x18>)
  va_start(vaArgs, strFormat);
 800117e:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8001180:	f005 f868 	bl	8006254 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8001184:	b003      	add	sp, #12
 8001186:	bc08      	pop	{r3}
 8001188:	b002      	add	sp, #8
 800118a:	4718      	bx	r3
 800118c:	080072ef 	.word	0x080072ef

08001190 <TimestampNow>:
{
 8001190:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001192:	0004      	movs	r4, r0
  SysTime_t curtime = SysTimeGet();
 8001194:	ae02      	add	r6, sp, #8
 8001196:	0030      	movs	r0, r6
{
 8001198:	000d      	movs	r5, r1
  SysTime_t curtime = SysTimeGet();
 800119a:	f004 fed9 	bl	8005f50 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 800119e:	2104      	movs	r1, #4
 80011a0:	5e73      	ldrsh	r3, [r6, r1]
 80011a2:	0020      	movs	r0, r4
 80011a4:	2110      	movs	r1, #16
 80011a6:	4a05      	ldr	r2, [pc, #20]	@ (80011bc <TimestampNow+0x2c>)
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	9b02      	ldr	r3, [sp, #8]
 80011ac:	f7ff ffe2 	bl	8001174 <tiny_snprintf_like.constprop.0>
  *size = strlen((char *)buff);
 80011b0:	0020      	movs	r0, r4
 80011b2:	f7fe ffa9 	bl	8000108 <strlen>
 80011b6:	8028      	strh	r0, [r5, #0]
}
 80011b8:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	080072ef 	.word	0x080072ef

080011c0 <SystemApp_Init>:
{
 80011c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c4:	2602      	movs	r6, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c6:	2704      	movs	r7, #4
{
 80011c8:	b08b      	sub	sp, #44	@ 0x2c
  UTIL_TIMER_Init();
 80011ca:	f004 fee9 	bl	8005fa0 <UTIL_TIMER_Init>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ce:	220c      	movs	r2, #12
 80011d0:	2100      	movs	r1, #0
 80011d2:	a807      	add	r0, sp, #28
 80011d4:	f005 f9b6 	bl	8006544 <memset>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011d8:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011da:	4c2c      	ldr	r4, [pc, #176]	@ (800128c <SystemApp_Init+0xcc>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011dc:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011de:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e0:	a905      	add	r1, sp, #20
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	432b      	orrs	r3, r5
 80011e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80011e6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ea:	402b      	ands	r3, r5
 80011ec:	9301      	str	r3, [sp, #4]
 80011ee:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80011f2:	4333      	orrs	r3, r6
 80011f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80011f6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80011f8:	4033      	ands	r3, r6
 80011fa:	9302      	str	r3, [sp, #8]
 80011fc:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001200:	433b      	orrs	r3, r7
 8001202:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001204:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001206:	403b      	ands	r3, r7
 8001208:	9303      	str	r3, [sp, #12]
 800120a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800120c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800120e:	4313      	orrs	r3, r2
 8001210:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001212:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001214:	4013      	ands	r3, r2
 8001216:	9304      	str	r3, [sp, #16]
 8001218:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800121a:	2303      	movs	r3, #3
 800121c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 800121e:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <SystemApp_Init+0xd0>)
 8001220:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001222:	f000 fedf 	bl	8001fe4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8001226:	4b1b      	ldr	r3, [pc, #108]	@ (8001294 <SystemApp_Init+0xd4>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001228:	a905      	add	r1, sp, #20
 800122a:	481b      	ldr	r0, [pc, #108]	@ (8001298 <SystemApp_Init+0xd8>)
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 800122c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122e:	f000 fed9 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001232:	a905      	add	r1, sp, #20
 8001234:	4819      	ldr	r0, [pc, #100]	@ (800129c <SystemApp_Init+0xdc>)
 8001236:	f000 fed5 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800123a:	a905      	add	r1, sp, #20
 800123c:	4818      	ldr	r0, [pc, #96]	@ (80012a0 <SystemApp_Init+0xe0>)
 800123e:	f000 fed1 	bl	8001fe4 <HAL_GPIO_Init>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8001242:	2280      	movs	r2, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8001244:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001246:	43ab      	bics	r3, r5
 8001248:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_GPIOB_CLK_DISABLE();
 800124a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800124c:	43b3      	bics	r3, r6
 800124e:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8001250:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001252:	43bb      	bics	r3, r7
 8001254:	62e3      	str	r3, [r4, #44]	@ 0x2c
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8001256:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001258:	4393      	bics	r3, r2
 800125a:	62e3      	str	r3, [r4, #44]	@ 0x2c
  DBG_Disable();
 800125c:	f000 f856 	bl	800130c <DBG_Disable>
  DBG_ProbesInit();
 8001260:	f000 f876 	bl	8001350 <DBG_ProbesInit>
  UTIL_ADV_TRACE_Init();
 8001264:	f004 fc38 	bl	8005ad8 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001268:	480e      	ldr	r0, [pc, #56]	@ (80012a4 <SystemApp_Init+0xe4>)
 800126a:	f004 fc4f 	bl	8005b0c <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 800126e:	0030      	movs	r0, r6
 8001270:	f004 fc52 	bl	8005b18 <UTIL_ADV_TRACE_SetVerboseLevel>
  Sx_Board_Bus_Init();
 8001274:	f000 fc82 	bl	8001b7c <CMWX1ZZABZ0XX_RADIO_Bus_Init>
  Sx_Board_IoInit();
 8001278:	f000 fad4 	bl	8001824 <CMWX1ZZABZ0XX_RADIO_IoInit>
  UTIL_LPM_Init();
 800127c:	f004 fd42 	bl	8005d04 <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001280:	0029      	movs	r1, r5
 8001282:	0028      	movs	r0, r5
 8001284:	f004 fd5c 	bl	8005d40 <UTIL_LPM_SetOffMode>
}
 8001288:	b00b      	add	sp, #44	@ 0x2c
 800128a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800128c:	40021000 	.word	0x40021000
 8001290:	00009fff 	.word	0x00009fff
 8001294:	0000ffff 	.word	0x0000ffff
 8001298:	50000400 	.word	0x50000400
 800129c:	50000800 	.word	0x50000800
 80012a0:	50001c00 	.word	0x50001c00
 80012a4:	08001191 	.word	0x08001191

080012a8 <UTIL_SEQ_Idle>:
{
 80012a8:	b510      	push	{r4, lr}
  UTIL_LPM_EnterLowPower();
 80012aa:	f004 fd71 	bl	8005d90 <UTIL_LPM_EnterLowPower>
}
 80012ae:	bd10      	pop	{r4, pc}

080012b0 <UTIL_ADV_TRACE_PreSendHook>:
{
 80012b0:	b510      	push	{r4, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80012b2:	2101      	movs	r1, #1
 80012b4:	2004      	movs	r0, #4
 80012b6:	f004 fd2d 	bl	8005d14 <UTIL_LPM_SetStopMode>
}
 80012ba:	bd10      	pop	{r4, pc}

080012bc <UTIL_ADV_TRACE_PostSendHook>:
{
 80012bc:	b510      	push	{r4, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80012be:	2100      	movs	r1, #0
 80012c0:	2004      	movs	r0, #4
 80012c2:	f004 fd27 	bl	8005d14 <UTIL_LPM_SetStopMode>
}
 80012c6:	bd10      	pop	{r4, pc}

080012c8 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80012c8:	2000      	movs	r0, #0
 80012ca:	4770      	bx	lr

080012cc <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80012cc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return RTC_IF_GetTimerValue();
 80012ce:	f7ff fe95 	bl	8000ffc <RTC_IF_GetTimerValue>
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 80012d2:	bd10      	pop	{r4, pc}

080012d4 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80012d4:	b507      	push	{r0, r1, r2, lr}
 80012d6:	9001      	str	r0, [sp, #4]
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  RTC_IF_DelayMs(Delay);   /* based on RTC */
 80012d8:	9801      	ldr	r0, [sp, #4]
 80012da:	f7ff fe9d 	bl	8001018 <RTC_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80012de:	bd07      	pop	{r0, r1, r2, pc}

080012e0 <DBG_ConfigForLpm>:
    HAL_DBGMCU_EnableDBGStopMode();
    HAL_DBGMCU_EnableDBGStandbyMode();
  }
  else
  {
    __HAL_RCC_DBGMCU_CLK_ENABLE();
 80012e0:	2380      	movs	r3, #128	@ 0x80
{
 80012e2:	b510      	push	{r4, lr}
    __HAL_RCC_DBGMCU_CLK_ENABLE();
 80012e4:	4c07      	ldr	r4, [pc, #28]	@ (8001304 <DBG_ConfigForLpm+0x24>)
 80012e6:	03db      	lsls	r3, r3, #15
 80012e8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80012ea:	4313      	orrs	r3, r2
 80012ec:	6363      	str	r3, [r4, #52]	@ 0x34
    HAL_DBGMCU_DisableDBGSleepMode();
 80012ee:	f000 fcbb 	bl	8001c68 <HAL_DBGMCU_DisableDBGSleepMode>
    HAL_DBGMCU_DisableDBGStopMode();
 80012f2:	f000 fcc1 	bl	8001c78 <HAL_DBGMCU_DisableDBGStopMode>
    HAL_DBGMCU_DisableDBGStandbyMode();
 80012f6:	f000 fcc7 	bl	8001c88 <HAL_DBGMCU_DisableDBGStandbyMode>
    __HAL_RCC_DBGMCU_CLK_DISABLE();
 80012fa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80012fc:	4a02      	ldr	r2, [pc, #8]	@ (8001308 <DBG_ConfigForLpm+0x28>)
 80012fe:	4013      	ands	r3, r2
 8001300:	6363      	str	r3, [r4, #52]	@ 0x34
  }

  /* USER CODE BEGIN DBG_ConfigForLpm_Last */

  /* USER CODE END DBG_ConfigForLpm_Last */
}
 8001302:	bd10      	pop	{r4, pc}
 8001304:	40021000 	.word	0x40021000
 8001308:	ffbfffff 	.word	0xffbfffff

0800130c <DBG_Disable>:
{
 800130c:	b510      	push	{r4, lr}
 800130e:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	220c      	movs	r2, #12
 8001312:	2100      	movs	r1, #0
 8001314:	a803      	add	r0, sp, #12
 8001316:	f005 f915 	bl	8006544 <memset>
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 800131a:	2303      	movs	r3, #3
 800131c:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 800131e:	23c0      	movs	r3, #192	@ 0xc0
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8001320:	2401      	movs	r4, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001322:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8001324:	01db      	lsls	r3, r3, #7
 8001326:	9301      	str	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8001328:	4b08      	ldr	r3, [pc, #32]	@ (800134c <DBG_Disable+0x40>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132a:	a901      	add	r1, sp, #4
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 800132c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132e:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8001330:	4322      	orrs	r2, r4
 8001332:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001336:	4023      	ands	r3, r4
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	9b00      	ldr	r3, [sp, #0]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133c:	f000 fe52 	bl	8001fe4 <HAL_GPIO_Init>
  DBG_ConfigForLpm(1);
 8001340:	0020      	movs	r0, r4
 8001342:	f7ff ffcd 	bl	80012e0 <DBG_ConfigForLpm>
}
 8001346:	b006      	add	sp, #24
 8001348:	bd10      	pop	{r4, pc}
 800134a:	46c0      	nop			@ (mov r8, r8)
 800134c:	40021000 	.word	0x40021000

08001350 <DBG_ProbesInit>:
#endif /* PROBE_PINS_ENABLED */

  /* USER CODE BEGIN DBG_ProbesInit_Last */

  /* USER CODE END DBG_ProbesInit_Last */
}
 8001350:	4770      	bx	lr
	...

08001354 <MX_USART2_UART_Init>:
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance        = USART2;
 8001354:	480a      	ldr	r0, [pc, #40]	@ (8001380 <MX_USART2_UART_Init+0x2c>)
 8001356:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <MX_USART2_UART_Init+0x30>)
{
 8001358:	b510      	push	{r4, lr}
  huart2.Instance        = USART2;
 800135a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate   = USART_BAUDRATE;
 800135c:	23e1      	movs	r3, #225	@ 0xe1
 800135e:	025b      	lsls	r3, r3, #9
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits   = UART_STOPBITS_1;
  huart2.Init.Parity     = UART_PARITY_NONE;
  huart2.Init.Mode       = UART_MODE_TX;
 8001360:	2208      	movs	r2, #8
  huart2.Init.BaudRate   = USART_BAUDRATE;
 8001362:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001364:	2300      	movs	r3, #0
  huart2.Init.Mode       = UART_MODE_TX;
 8001366:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001368:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits   = UART_STOPBITS_1;
 800136a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity     = UART_PARITY_NONE;
 800136c:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800136e:	6183      	str	r3, [r0, #24]

  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001370:	f002 ff8c 	bl	800428c <HAL_UART_Init>
 8001374:	2800      	cmp	r0, #0
 8001376:	d001      	beq.n	800137c <MX_USART2_UART_Init+0x28>
  {
    Error_Handler();
 8001378:	f7ff fc16 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800137c:	bd10      	pop	{r4, pc}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	200003a0 	.word	0x200003a0
 8001384:	40004400 	.word	0x40004400

08001388 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle)
{
 8001388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800138a:	0005      	movs	r5, r0
 800138c:	b093      	sub	sp, #76	@ 0x4c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138e:	2214      	movs	r2, #20
 8001390:	2100      	movs	r1, #0
 8001392:	a804      	add	r0, sp, #16
 8001394:	f005 f8d6 	bl	8006544 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001398:	2224      	movs	r2, #36	@ 0x24
 800139a:	2100      	movs	r1, #0
 800139c:	a809      	add	r0, sp, #36	@ 0x24
 800139e:	f005 f8d1 	bl	8006544 <memset>

  if (uartHandle->Instance == USART2)
 80013a2:	4b37      	ldr	r3, [pc, #220]	@ (8001480 <HAL_UART_MspInit+0xf8>)
 80013a4:	682a      	ldr	r2, [r5, #0]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d168      	bne.n	800147c <HAL_UART_MspInit+0xf4>

    /* USER CODE END USART2_MspInit 0 */

    /* Enable peripherals and GPIO Clocks */
    /* Enable GPIO TX/RX clock */
    USARTx_TX_GPIO_CLK_ENABLE();
 80013aa:	2201      	movs	r2, #1
 80013ac:	4b35      	ldr	r3, [pc, #212]	@ (8001484 <HAL_UART_MspInit+0xfc>)
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();

    /* Select SYSTEM clock for USART2 commuincation TX/RX */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80013ae:	2604      	movs	r6, #4
    USARTx_TX_GPIO_CLK_ENABLE();
 80013b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80013b2:	4311      	orrs	r1, r2
 80013b4:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80013b6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80013b8:	4011      	ands	r1, r2
 80013ba:	9101      	str	r1, [sp, #4]
 80013bc:	9901      	ldr	r1, [sp, #4]
    USARTx_RX_GPIO_CLK_ENABLE();
 80013be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80013c0:	4311      	orrs	r1, r2
 80013c2:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80013c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80013c6:	4011      	ands	r1, r2
 80013c8:	9102      	str	r1, [sp, #8]
 80013ca:	9902      	ldr	r1, [sp, #8]
    __USART2_CLK_ENABLE();
 80013cc:	2180      	movs	r1, #128	@ 0x80
 80013ce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80013d0:	0289      	lsls	r1, r1, #10
 80013d2:	4308      	orrs	r0, r1
 80013d4:	6398      	str	r0, [r3, #56]	@ 0x38
    DMAx_CLK_ENABLE();
 80013d6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80013d8:	4310      	orrs	r0, r2
 80013da:	6318      	str	r0, [r3, #48]	@ 0x30
 80013dc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80013de:	4002      	ands	r2, r0
 80013e0:	9203      	str	r2, [sp, #12]
 80013e2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 80013e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013e6:	a809      	add	r0, sp, #36	@ 0x24
    __HAL_RCC_USART2_CLK_ENABLE();
 80013e8:	4311      	orrs	r1, r2
 80013ea:	6399      	str	r1, [r3, #56]	@ 0x38
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013ec:	2302      	movs	r3, #2
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80013ee:	960c      	str	r6, [sp, #48]	@ 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013f0:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013f2:	f001 fb99 	bl	8002b28 <HAL_RCCEx_PeriphCLKConfig>
 80013f6:	2800      	cmp	r0, #0
 80013f8:	d001      	beq.n	80013fe <HAL_UART_MspInit+0x76>
    {
      Error_Handler();
 80013fa:	f7ff fbd5 	bl	8000ba8 <Error_Handler>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Alternate = USARTx_TX_AF;
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 80013fe:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001402:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001404:	2303      	movs	r3, #3
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 8001406:	a904      	add	r1, sp, #16
 8001408:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800140c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 800140e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001412:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 8001414:	f000 fde6 	bl	8001fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 8001418:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Alternate = USARTx_RX_AF;
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 800141a:	20a0      	movs	r0, #160	@ 0xa0
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 800141c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 800141e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001420:	3b05      	subs	r3, #5
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 8001422:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001424:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001426:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = USARTx_RX_AF;
 800142a:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 800142c:	f000 fdda 	bl	8001fe4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    /* Configure the DMA handler for Transmission process */
    hdma_usart2_tx.Instance                 = USARTx_TX_DMA_CHANNEL;
 8001430:	4f15      	ldr	r7, [pc, #84]	@ (8001488 <HAL_UART_MspInit+0x100>)
 8001432:	4b16      	ldr	r3, [pc, #88]	@ (800148c <HAL_UART_MspInit+0x104>)
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode                = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority            = DMA_PRIORITY_LOW;

    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001434:	0038      	movs	r0, r7
    hdma_usart2_tx.Instance                 = USARTx_TX_DMA_CHANNEL;
 8001436:	603b      	str	r3, [r7, #0]
    hdma_usart2_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001438:	2310      	movs	r3, #16
 800143a:	60bb      	str	r3, [r7, #8]
    hdma_usart2_tx.Init.MemInc              = DMA_MINC_ENABLE;
 800143c:	3370      	adds	r3, #112	@ 0x70
    hdma_usart2_tx.Init.Request             = USARTx_TX_DMA_REQUEST;
 800143e:	607e      	str	r6, [r7, #4]
    hdma_usart2_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001440:	60fc      	str	r4, [r7, #12]
    hdma_usart2_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8001442:	613b      	str	r3, [r7, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001444:	617c      	str	r4, [r7, #20]
    hdma_usart2_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_BYTE;
 8001446:	61bc      	str	r4, [r7, #24]
    hdma_usart2_tx.Init.Mode                = DMA_NORMAL;
 8001448:	61fc      	str	r4, [r7, #28]
    hdma_usart2_tx.Init.Priority            = DMA_PRIORITY_LOW;
 800144a:	623c      	str	r4, [r7, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800144c:	f000 fc6a 	bl	8001d24 <HAL_DMA_Init>
 8001450:	42a0      	cmp	r0, r4
 8001452:	d001      	beq.n	8001458 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001454:	f7ff fba8 	bl	8000ba8 <Error_Handler>
    /* Associate the initialized DMA handle to the UART handle */
    __HAL_LINKDMA(uartHandle, hdmatx, hdma_usart2_tx);

    /* Configure the NVIC for DMA */
    /* NVIC configuration for DMA transfer complete interrupt (USART1_TX) */
    HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8001458:	2201      	movs	r2, #1
 800145a:	2100      	movs	r1, #0
 800145c:	200b      	movs	r0, #11
    __HAL_LINKDMA(uartHandle, hdmatx, hdma_usart2_tx);
 800145e:	672f      	str	r7, [r5, #112]	@ 0x70
 8001460:	62bd      	str	r5, [r7, #40]	@ 0x28
    HAL_NVIC_SetPriority(USARTx_DMA_TX_IRQn, USARTx_Priority, 1);
 8001462:	f000 fc19 	bl	8001c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USARTx_DMA_TX_IRQn);
 8001466:	200b      	movs	r0, #11
 8001468:	f000 fc40 	bl	8001cec <HAL_NVIC_EnableIRQ>

    /* NVIC for USART, to catch the TX complete */
    HAL_NVIC_SetPriority(USARTx_IRQn, USARTx_DMA_Priority, 1);
 800146c:	201c      	movs	r0, #28
 800146e:	2201      	movs	r2, #1
 8001470:	2100      	movs	r1, #0
 8001472:	f000 fc11 	bl	8001c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USARTx_IRQn);
 8001476:	201c      	movs	r0, #28
 8001478:	f000 fc38 	bl	8001cec <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }
}
 800147c:	b013      	add	sp, #76	@ 0x4c
 800147e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001480:	40004400 	.word	0x40004400
 8001484:	40021000 	.word	0x40021000
 8001488:	20000358 	.word	0x20000358
 800148c:	40020080 	.word	0x40020080

08001490 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef *uartHandle)
{

  if (uartHandle->Instance == USART2)
 8001490:	4b0b      	ldr	r3, [pc, #44]	@ (80014c0 <HAL_UART_MspDeInit+0x30>)
 8001492:	6802      	ldr	r2, [r0, #0]
{
 8001494:	b510      	push	{r4, lr}
 8001496:	0004      	movs	r4, r0
  if (uartHandle->Instance == USART2)
 8001498:	429a      	cmp	r2, r3
 800149a:	d10f      	bne.n	80014bc <HAL_UART_MspDeInit+0x2c>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
      */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin | USARTx_TX_Pin);
 800149c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_DISABLE();
 800149e:	4a09      	ldr	r2, [pc, #36]	@ (80014c4 <HAL_UART_MspDeInit+0x34>)
 80014a0:	4909      	ldr	r1, [pc, #36]	@ (80014c8 <HAL_UART_MspDeInit+0x38>)
 80014a2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin | USARTx_TX_Pin);
 80014a4:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_DISABLE();
 80014a6:	400b      	ands	r3, r1
 80014a8:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin | USARTx_TX_Pin);
 80014aa:	210c      	movs	r1, #12
 80014ac:	f000 fe5a 	bl	8002164 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80014b0:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80014b2:	f000 fc7b 	bl	8001dac <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80014b6:	201c      	movs	r0, #28
 80014b8:	f000 fc24 	bl	8001d04 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80014bc:	bd10      	pop	{r4, pc}
 80014be:	46c0      	nop			@ (mov r8, r8)
 80014c0:	40004400 	.word	0x40004400
 80014c4:	40021000 	.word	0x40021000
 80014c8:	fffdffff 	.word	0xfffdffff

080014cc <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80014cc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80014ce:	4b04      	ldr	r3, [pc, #16]	@ (80014e0 <vcom_Init+0x14>)
 80014d0:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 80014d2:	f7ff faff 	bl	8000ad4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80014d6:	f7ff ff3d 	bl	8001354 <MX_USART2_UART_Init>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80014da:	2000      	movs	r0, #0
 80014dc:	bd10      	pop	{r4, pc}
 80014de:	46c0      	nop			@ (mov r8, r8)
 80014e0:	20000428 	.word	0x20000428

080014e4 <vcom_DeInit>:
{
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 80014e4:	2280      	movs	r2, #128	@ 0x80
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <vcom_DeInit+0x28>)
 80014e8:	0292      	lsls	r2, r2, #10
 80014ea:	6a99      	ldr	r1, [r3, #40]	@ 0x28
{
 80014ec:	b510      	push	{r4, lr}
  __HAL_RCC_USART2_FORCE_RESET();
 80014ee:	430a      	orrs	r2, r1
 80014f0:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_USART2_RELEASE_RESET();
 80014f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014f4:	4906      	ldr	r1, [pc, #24]	@ (8001510 <vcom_DeInit+0x2c>)

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 80014f6:	4807      	ldr	r0, [pc, #28]	@ (8001514 <vcom_DeInit+0x30>)
  __HAL_RCC_USART2_RELEASE_RESET();
 80014f8:	400a      	ands	r2, r1
 80014fa:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_UART_MspDeInit(&huart2);
 80014fc:	f7ff ffc8 	bl	8001490 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8001500:	200b      	movs	r0, #11
 8001502:	f000 fbff 	bl	8001d04 <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8001506:	2000      	movs	r0, #0
 8001508:	bd10      	pop	{r4, pc}
 800150a:	46c0      	nop			@ (mov r8, r8)
 800150c:	40021000 	.word	0x40021000
 8001510:	fffdffff 	.word	0xfffdffff
 8001514:	200003a0 	.word	0x200003a0

08001518 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8001518:	b510      	push	{r4, lr}
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 800151a:	4b04      	ldr	r3, [pc, #16]	@ (800152c <vcom_Trace_DMA+0x14>)
{
 800151c:	000a      	movs	r2, r1
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 800151e:	0001      	movs	r1, r0
 8001520:	0018      	movs	r0, r3
 8001522:	f002 f9a3 	bl	800386c <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8001526:	2000      	movs	r0, #0
 8001528:	bd10      	pop	{r4, pc}
 800152a:	46c0      	nop			@ (mov r8, r8)
 800152c:	200003a0 	.word	0x200003a0

08001530 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8001530:	b537      	push	{r0, r1, r2, r4, r5, lr}

  /*record call back*/
  RxCpltCallback = RxCb;

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001532:	2180      	movs	r1, #128	@ 0x80

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8001534:	4c10      	ldr	r4, [pc, #64]	@ (8001578 <vcom_ReceiveInit+0x48>)
  RxCpltCallback = RxCb;
 8001536:	4d11      	ldr	r5, [pc, #68]	@ (800157c <vcom_ReceiveInit+0x4c>)
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8001538:	9a01      	ldr	r2, [sp, #4]
  RxCpltCallback = RxCb;
 800153a:	6068      	str	r0, [r5, #4]
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800153c:	0389      	lsls	r1, r1, #14
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 800153e:	0020      	movs	r0, r4
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001540:	9100      	str	r1, [sp, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8001542:	f002 ff6d 	bl	8004420 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8001546:	2280      	movs	r2, #128	@ 0x80
 8001548:	6823      	ldr	r3, [r4, #0]
 800154a:	0252      	lsls	r2, r2, #9
 800154c:	69d9      	ldr	r1, [r3, #28]
 800154e:	4211      	tst	r1, r2
 8001550:	d1fc      	bne.n	800154c <vcom_ReceiveInit+0x1c>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8001552:	2280      	movs	r2, #128	@ 0x80
 8001554:	03d2      	lsls	r2, r2, #15
 8001556:	69d9      	ldr	r1, [r3, #28]
 8001558:	4211      	tst	r1, r2
 800155a:	d0fc      	beq.n	8001556 <vcom_ReceiveInit+0x26>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 800155c:	6899      	ldr	r1, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 800155e:	0020      	movs	r0, r4
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8001560:	430a      	orrs	r2, r1
 8001562:	609a      	str	r2, [r3, #8]
  HAL_UARTEx_EnableStopMode(&huart2);
 8001564:	f002 ffa2 	bl	80044ac <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8001568:	0029      	movs	r1, r5
 800156a:	2201      	movs	r2, #1
 800156c:	0020      	movs	r0, r4
 800156e:	3108      	adds	r1, #8
 8001570:	f002 ff20 	bl	80043b4 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001574:	2000      	movs	r0, #0
 8001576:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8001578:	200003a0 	.word	0x200003a0
 800157c:	20000428 	.word	0x20000428

08001580 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8001580:	b510      	push	{r4, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8001582:	4b02      	ldr	r3, [pc, #8]	@ (800158c <HAL_UART_TxCpltCallback+0xc>)
 8001584:	2000      	movs	r0, #0
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800158a:	bd10      	pop	{r4, pc}
 800158c:	20000428 	.word	0x20000428

08001590 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8001590:	b570      	push	{r4, r5, r6, lr}
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8001592:	4c0a      	ldr	r4, [pc, #40]	@ (80015bc <HAL_UART_RxCpltCallback+0x2c>)
{
 8001594:	0005      	movs	r5, r0
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8001596:	6863      	ldr	r3, [r4, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d008      	beq.n	80015ae <HAL_UART_RxCpltCallback+0x1e>
 800159c:	0002      	movs	r2, r0
 800159e:	3208      	adds	r2, #8
 80015a0:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 80015a2:	2a00      	cmp	r2, #0
 80015a4:	d103      	bne.n	80015ae <HAL_UART_RxCpltCallback+0x1e>
  {
    RxCpltCallback(&charRx, 1, 0);
 80015a6:	0020      	movs	r0, r4
 80015a8:	2101      	movs	r1, #1
 80015aa:	3008      	adds	r0, #8
 80015ac:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 80015ae:	0021      	movs	r1, r4
 80015b0:	0028      	movs	r0, r5
 80015b2:	2201      	movs	r2, #1
 80015b4:	3108      	adds	r1, #8
 80015b6:	f002 fefd 	bl	80043b4 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80015ba:	bd70      	pop	{r4, r5, r6, pc}
 80015bc:	20000428 	.word	0x20000428

080015c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80015c0:	480d      	ldr	r0, [pc, #52]	@ (80015f8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80015c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c4:	480d      	ldr	r0, [pc, #52]	@ (80015fc <LoopForever+0x6>)
  ldr r1, =_edata
 80015c6:	490e      	ldr	r1, [pc, #56]	@ (8001600 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001604 <LoopForever+0xe>)
  movs r3, #0
 80015ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015cc:	e002      	b.n	80015d4 <LoopCopyDataInit>

080015ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d2:	3304      	adds	r3, #4

080015d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d8:	d3f9      	bcc.n	80015ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015da:	4a0b      	ldr	r2, [pc, #44]	@ (8001608 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015dc:	4c0b      	ldr	r4, [pc, #44]	@ (800160c <LoopForever+0x16>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e0:	e001      	b.n	80015e6 <LoopFillZerobss>

080015e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e4:	3204      	adds	r2, #4

080015e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e8:	d3fb      	bcc.n	80015e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80015ea:	f000 faef 	bl	8001bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015ee:	f004 ffb7 	bl	8006560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015f2:	f7ff facf 	bl	8000b94 <main>

080015f6 <LoopForever>:

LoopForever:
    b LoopForever
 80015f6:	e7fe      	b.n	80015f6 <LoopForever>
   ldr   r0, =_estack
 80015f8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80015fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001600:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001604:	08007390 	.word	0x08007390
  ldr r2, =_sbss
 8001608:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800160c:	20000b78 	.word	0x20000b78

08001610 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001610:	e7fe      	b.n	8001610 <ADC1_COMP_IRQHandler>
	...

08001614 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001614:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <_sbrk+0x2c>)
{
 8001616:	0003      	movs	r3, r0
	if (heap_end == 0)
 8001618:	6811      	ldr	r1, [r2, #0]
{
 800161a:	b510      	push	{r4, lr}
	if (heap_end == 0)
 800161c:	2900      	cmp	r1, #0
 800161e:	d101      	bne.n	8001624 <_sbrk+0x10>
		heap_end = &end;
 8001620:	4908      	ldr	r1, [pc, #32]	@ (8001644 <_sbrk+0x30>)
 8001622:	6011      	str	r1, [r2, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001624:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001626:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8001628:	18c3      	adds	r3, r0, r3
 800162a:	428b      	cmp	r3, r1
 800162c:	d906      	bls.n	800163c <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800162e:	f004 ff91 	bl	8006554 <__errno>
 8001632:	230c      	movs	r3, #12
 8001634:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001636:	2001      	movs	r0, #1
 8001638:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 800163a:	bd10      	pop	{r4, pc}
	heap_end += incr;
 800163c:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 800163e:	e7fc      	b.n	800163a <_sbrk+0x26>
 8001640:	20000434 	.word	0x20000434
 8001644:	20000b78 	.word	0x20000b78

08001648 <BSP_SPI1_SendRecv>:
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t len)
{
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;

  if (HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, len, TIMEOUT_DURATION) == HAL_OK)
 8001648:	23fa      	movs	r3, #250	@ 0xfa
{
 800164a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800164c:	0005      	movs	r5, r0
  if (HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, len, TIMEOUT_DURATION) == HAL_OK)
 800164e:	009b      	lsls	r3, r3, #2
{
 8001650:	0014      	movs	r4, r2
  if (HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, len, TIMEOUT_DURATION) == HAL_OK)
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	4806      	ldr	r0, [pc, #24]	@ (8001670 <BSP_SPI1_SendRecv+0x28>)
 8001656:	0013      	movs	r3, r2
 8001658:	000a      	movs	r2, r1
 800165a:	0029      	movs	r1, r5
 800165c:	f001 ff7e 	bl	800355c <HAL_SPI_TransmitReceive>
 8001660:	2800      	cmp	r0, #0
 8001662:	d101      	bne.n	8001668 <BSP_SPI1_SendRecv+0x20>
  {
    ret = len;
 8001664:	0020      	movs	r0, r4
  }
  return ret;
}
 8001666:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001668:	2006      	movs	r0, #6
 800166a:	4240      	negs	r0, r0
  return ret;
 800166c:	e7fb      	b.n	8001666 <BSP_SPI1_SendRecv+0x1e>
 800166e:	46c0      	nop			@ (mov r8, r8)
 8001670:	2000043c 	.word	0x2000043c

08001674 <MX_SPI1_Init>:
/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef *hspi)
{
  HAL_StatusTypeDef ret = HAL_OK;
  hspi->Instance = SPI1;
 8001674:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <MX_SPI1_Init+0x54>)
{
 8001676:	b570      	push	{r4, r5, r6, lr}
  hspi->Instance = SPI1;
 8001678:	6003      	str	r3, [r0, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800167a:	2382      	movs	r3, #130	@ 0x82
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800167c:	2500      	movs	r5, #0
  hspi->Init.Mode = SPI_MODE_MASTER;
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	6043      	str	r3, [r0, #4]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001682:	33fc      	adds	r3, #252	@ 0xfc
 8001684:	6183      	str	r3, [r0, #24]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001686:	6085      	str	r5, [r0, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001688:	60c5      	str	r5, [r0, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800168a:	6105      	str	r5, [r0, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 800168c:	6145      	str	r5, [r0, #20]
{
 800168e:	0004      	movs	r4, r0
  /* SPI1 is on APB2 for L0x3 -> HAL_RCC_GetPCLK2Freq */
  hspi->Init.BaudRatePrescaler = SPI_GetPrescaler(HAL_RCC_GetPCLK2Freq(), RADIO_SPI_BAUDRATE);
 8001690:	f001 fa3a 	bl	8002b08 <HAL_RCC_GetPCLK2Freq>
  /* USER CODE END SPI1_MspDeInit 1 */
}

static uint32_t SPI_GetPrescaler(uint32_t clock_src_hz, uint32_t baudrate_mbps)
{
  uint32_t divisor = 0;
 8001694:	002b      	movs	r3, r5
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while (spi_clk > baudrate_mbps)
 8001696:	4a0d      	ldr	r2, [pc, #52]	@ (80016cc <MX_SPI1_Init+0x58>)
  {
    presc = baudrate[divisor];
 8001698:	490d      	ldr	r1, [pc, #52]	@ (80016d0 <MX_SPI1_Init+0x5c>)
  while (spi_clk > baudrate_mbps)
 800169a:	4290      	cmp	r0, r2
 800169c:	d80d      	bhi.n	80016ba <MX_SPI1_Init+0x46>
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800169e:	2300      	movs	r3, #0
 80016a0:	6223      	str	r3, [r4, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 80016a2:	6263      	str	r3, [r4, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a4:	62a3      	str	r3, [r4, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 80016a6:	3307      	adds	r3, #7
  hspi->Init.BaudRatePrescaler = SPI_GetPrescaler(HAL_RCC_GetPCLK2Freq(), RADIO_SPI_BAUDRATE);
 80016a8:	61e5      	str	r5, [r4, #28]
  hspi->Init.CRCPolynomial = 7;
 80016aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80016ac:	0020      	movs	r0, r4
 80016ae:	f001 feed 	bl	800348c <HAL_SPI_Init>
 80016b2:	1e43      	subs	r3, r0, #1
 80016b4:	4198      	sbcs	r0, r3
  return ret;
 80016b6:	b2c0      	uxtb	r0, r0
}
 80016b8:	bd70      	pop	{r4, r5, r6, pc}
    presc = baudrate[divisor];
 80016ba:	009d      	lsls	r5, r3, #2
    if (++divisor > 7)
 80016bc:	3301      	adds	r3, #1
    presc = baudrate[divisor];
 80016be:	586d      	ldr	r5, [r5, r1]
    if (++divisor > 7)
 80016c0:	2b08      	cmp	r3, #8
 80016c2:	d0ec      	beq.n	800169e <MX_SPI1_Init+0x2a>
    {
      break;
    }

    spi_clk = (spi_clk >> 1);
 80016c4:	0840      	lsrs	r0, r0, #1
 80016c6:	e7e8      	b.n	800169a <MX_SPI1_Init+0x26>
 80016c8:	40013000 	.word	0x40013000
 80016cc:	00989680 	.word	0x00989680
 80016d0:	08006ed4 	.word	0x08006ed4

080016d4 <BSP_SPI1_Init>:
{
 80016d4:	b530      	push	{r4, r5, lr}
  hspi1.Instance  = SPI1;
 80016d6:	4d1b      	ldr	r5, [pc, #108]	@ (8001744 <BSP_SPI1_Init+0x70>)
 80016d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001748 <BSP_SPI1_Init+0x74>)
{
 80016da:	b087      	sub	sp, #28
  if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80016dc:	0028      	movs	r0, r5
  hspi1.Instance  = SPI1;
 80016de:	602b      	str	r3, [r5, #0]
  if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80016e0:	f002 f892 	bl	8003808 <HAL_SPI_GetState>
 80016e4:	1e04      	subs	r4, r0, #0
 80016e6:	d002      	beq.n	80016ee <BSP_SPI1_Init+0x1a>
  int32_t ret = BSP_ERROR_NONE;
 80016e8:	2000      	movs	r0, #0
}
 80016ea:	b007      	add	sp, #28
 80016ec:	bd30      	pop	{r4, r5, pc}
  __HAL_RCC_SPI1_CLK_ENABLE();
 80016ee:	2380      	movs	r3, #128	@ 0x80
 80016f0:	4a16      	ldr	r2, [pc, #88]	@ (800174c <BSP_SPI1_Init+0x78>)
 80016f2:	015b      	lsls	r3, r3, #5
 80016f4:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 80016f6:	430b      	orrs	r3, r1
 80016f8:	6353      	str	r3, [r2, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	9003      	str	r0, [sp, #12]
  GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 80016fe:	9005      	str	r0, [sp, #20]
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001700:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001702:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001704:	3301      	adds	r3, #1
 8001706:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001708:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800170a:	337d      	adds	r3, #125	@ 0x7d
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800170c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 800170e:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001710:	f000 fc68 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001714:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001716:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001718:	a901      	add	r1, sp, #4
 800171a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 800171c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 800171e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001720:	f000 fc60 	bl	8001fe4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001724:	2308      	movs	r3, #8
  HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001726:	480a      	ldr	r0, [pc, #40]	@ (8001750 <BSP_SPI1_Init+0x7c>)
 8001728:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 800172a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 800172c:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 800172e:	f000 fc59 	bl	8001fe4 <HAL_GPIO_Init>
    if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8001732:	0028      	movs	r0, r5
 8001734:	f7ff ff9e 	bl	8001674 <MX_SPI1_Init>
 8001738:	2800      	cmp	r0, #0
 800173a:	d0d5      	beq.n	80016e8 <BSP_SPI1_Init+0x14>
      ret = BSP_ERROR_BUS_FAILURE;
 800173c:	2008      	movs	r0, #8
 800173e:	4240      	negs	r0, r0
  return ret;
 8001740:	e7d3      	b.n	80016ea <BSP_SPI1_Init+0x16>
 8001742:	46c0      	nop			@ (mov r8, r8)
 8001744:	2000043c 	.word	0x2000043c
 8001748:	40013000 	.word	0x40013000
 800174c:	40021000 	.word	0x40021000
 8001750:	50000400 	.word	0x50000400

08001754 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8001754:	b500      	push	{lr}
 8001756:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8001758:	2803      	cmp	r0, #3
 800175a:	d80c      	bhi.n	8001776 <BSP_LED_Init+0x22>
 800175c:	4b1b      	ldr	r3, [pc, #108]	@ (80017cc <BSP_LED_Init+0x78>)
 800175e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001760:	f7fe fcda 	bl	8000118 <__gnu_thumb1_case_uqi>
 8001764:	2b231b02 	.word	0x2b231b02
 8001768:	2102      	movs	r1, #2
 800176a:	430a      	orrs	r2, r1
 800176c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800176e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001770:	400b      	ands	r3, r1
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	9b01      	ldr	r3, [sp, #4]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 8001776:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <BSP_LED_Init+0x7c>)
 8001778:	0042      	lsls	r2, r0, #1
 800177a:	5ad3      	ldrh	r3, [r2, r3]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 800177c:	0080      	lsls	r0, r0, #2
  GPIO_InitStruct.Pin = LED_PIN[Led];
 800177e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001780:	2301      	movs	r3, #1
 8001782:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001788:	3303      	adds	r3, #3
 800178a:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 800178c:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <BSP_LED_Init+0x80>)
 800178e:	a905      	add	r1, sp, #20
 8001790:	58c0      	ldr	r0, [r0, r3]
 8001792:	f000 fc27 	bl	8001fe4 <HAL_GPIO_Init>
}
 8001796:	b00b      	add	sp, #44	@ 0x2c
 8001798:	bd00      	pop	{pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 800179a:	2101      	movs	r1, #1
 800179c:	430a      	orrs	r2, r1
 800179e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a2:	400b      	ands	r3, r1
 80017a4:	9302      	str	r3, [sp, #8]
 80017a6:	9b02      	ldr	r3, [sp, #8]
 80017a8:	e7e5      	b.n	8001776 <BSP_LED_Init+0x22>
 80017aa:	2102      	movs	r1, #2
 80017ac:	430a      	orrs	r2, r1
 80017ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b2:	400b      	ands	r3, r1
 80017b4:	9303      	str	r3, [sp, #12]
 80017b6:	9b03      	ldr	r3, [sp, #12]
 80017b8:	e7dd      	b.n	8001776 <BSP_LED_Init+0x22>
 80017ba:	2102      	movs	r1, #2
 80017bc:	430a      	orrs	r2, r1
 80017be:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c2:	400b      	ands	r3, r1
 80017c4:	9304      	str	r3, [sp, #16]
 80017c6:	9b04      	ldr	r3, [sp, #16]
 80017c8:	e7d5      	b.n	8001776 <BSP_LED_Init+0x22>
 80017ca:	46c0      	nop			@ (mov r8, r8)
 80017cc:	40021000 	.word	0x40021000
 80017d0:	08006ef4 	.word	0x08006ef4
 80017d4:	20000000 	.word	0x20000000

080017d8 <BSP_LED_Toggle>:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80017d8:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <BSP_LED_Toggle+0x14>)
{
 80017da:	b510      	push	{r4, lr}
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80017dc:	0042      	lsls	r2, r0, #1
 80017de:	5ad1      	ldrh	r1, [r2, r3]
 80017e0:	4b03      	ldr	r3, [pc, #12]	@ (80017f0 <BSP_LED_Toggle+0x18>)
 80017e2:	0080      	lsls	r0, r0, #2
 80017e4:	58c0      	ldr	r0, [r0, r3]
 80017e6:	f000 fd45 	bl	8002274 <HAL_GPIO_TogglePin>
}
 80017ea:	bd10      	pop	{r4, pc}
 80017ec:	08006ef4 	.word	0x08006ef4
 80017f0:	20000000 	.word	0x20000000

080017f4 <CMWX1ZZABZ0XX_RADIO_GetWakeUpTime>:

/* Exported functions ---------------------------------------------------------*/
uint32_t CMWX1ZZABZ0XX_RADIO_GetWakeUpTime(void)
{
  return  BOARD_WAKEUP_TIME;
}
 80017f4:	2005      	movs	r0, #5
 80017f6:	4770      	bx	lr

080017f8 <CMWX1ZZABZ0XX_RADIO_SetXO>:

void CMWX1ZZABZ0XX_RADIO_SetXO(uint8_t state)
{
 80017f8:	0002      	movs	r2, r0
 80017fa:	b510      	push	{r4, lr}

  if (state == SET)
 80017fc:	2801      	cmp	r0, #1
 80017fe:	d109      	bne.n	8001814 <CMWX1ZZABZ0XX_RADIO_SetXO+0x1c>
  {
    HAL_GPIO_WritePin(RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, GPIO_PIN_SET);
 8001800:	2180      	movs	r1, #128	@ 0x80
 8001802:	20a0      	movs	r0, #160	@ 0xa0
 8001804:	0149      	lsls	r1, r1, #5
 8001806:	05c0      	lsls	r0, r0, #23
 8001808:	f000 fd2e 	bl	8002268 <HAL_GPIO_WritePin>

    HAL_Delay(BOARD_WAKEUP_TIME);   //start up time of TCXO
 800180c:	2005      	movs	r0, #5
 800180e:	f7ff fd61 	bl	80012d4 <HAL_Delay>
  }
  else
  {
    HAL_GPIO_WritePin(RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, GPIO_PIN_RESET);
  }
}
 8001812:	bd10      	pop	{r4, pc}
    HAL_GPIO_WritePin(RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, GPIO_PIN_RESET);
 8001814:	2180      	movs	r1, #128	@ 0x80
 8001816:	20a0      	movs	r0, #160	@ 0xa0
 8001818:	2200      	movs	r2, #0
 800181a:	0149      	lsls	r1, r1, #5
 800181c:	05c0      	lsls	r0, r0, #23
 800181e:	f000 fd23 	bl	8002268 <HAL_GPIO_WritePin>
}
 8001822:	e7f6      	b.n	8001812 <CMWX1ZZABZ0XX_RADIO_SetXO+0x1a>

08001824 <CMWX1ZZABZ0XX_RADIO_IoInit>:
void CMWX1ZZABZ0XX_RADIO_IoInit(void)
{
  GPIO_InitTypeDef initStruct = {0};
 8001824:	2300      	movs	r3, #0
{
 8001826:	b5f0      	push	{r4, r5, r6, r7, lr}
  SPI_HandleTypeDef dummy_hspi;

  /* Enable DIO GPIO clock */
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 8001828:	2602      	movs	r6, #2
  RADIO_DIO_1_GPIO_CLK_ENABLE();
  RADIO_DIO_2_GPIO_CLK_ENABLE();
  RADIO_DIO_3_GPIO_CLK_ENABLE();
 800182a:	2204      	movs	r2, #4
{
 800182c:	b097      	sub	sp, #92	@ 0x5c
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 800182e:	4c66      	ldr	r4, [pc, #408]	@ (80019c8 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a4>)
  GPIO_InitTypeDef initStruct = {0};
 8001830:	9310      	str	r3, [sp, #64]	@ 0x40
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 8001832:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  RADIO_DIO_5_GPIO_CLK_ENABLE();
#endif

  /* DIO IO Init */
  initStruct.Pull = GPIO_PULLDOWN;
  initStruct.Speed = GPIO_SPEED_HIGH;
 8001834:	2103      	movs	r1, #3
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 8001836:	4333      	orrs	r3, r6
 8001838:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800183a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c

  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
  {
    initStruct.Mode = RADIO_DIO_MODE[i];
 800183c:	2788      	movs	r7, #136	@ 0x88
  RADIO_DIO_0_GPIO_CLK_ENABLE();
 800183e:	4033      	ands	r3, r6
 8001840:	9301      	str	r3, [sp, #4]
 8001842:	9b01      	ldr	r3, [sp, #4]
  RADIO_DIO_1_GPIO_CLK_ENABLE();
 8001844:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    initStruct.Pin = RADIO_DIO_PIN[i];
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001846:	a80c      	add	r0, sp, #48	@ 0x30
  RADIO_DIO_1_GPIO_CLK_ENABLE();
 8001848:	4333      	orrs	r3, r6
 800184a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800184c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    initStruct.Mode = RADIO_DIO_MODE[i];
 800184e:	037f      	lsls	r7, r7, #13
  RADIO_DIO_1_GPIO_CLK_ENABLE();
 8001850:	4033      	ands	r3, r6
 8001852:	9302      	str	r3, [sp, #8]
 8001854:	9b02      	ldr	r3, [sp, #8]
  RADIO_DIO_2_GPIO_CLK_ENABLE();
 8001856:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001858:	2501      	movs	r5, #1
  RADIO_DIO_2_GPIO_CLK_ENABLE();
 800185a:	4333      	orrs	r3, r6
 800185c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800185e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001860:	4033      	ands	r3, r6
 8001862:	9303      	str	r3, [sp, #12]
 8001864:	9b03      	ldr	r3, [sp, #12]
  RADIO_DIO_3_GPIO_CLK_ENABLE();
 8001866:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001868:	4313      	orrs	r3, r2
 800186a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800186c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  initStruct.Speed = GPIO_SPEED_HIGH;
 800186e:	910f      	str	r1, [sp, #60]	@ 0x3c
  RADIO_DIO_3_GPIO_CLK_ENABLE();
 8001870:	4013      	ands	r3, r2
 8001872:	9304      	str	r3, [sp, #16]
 8001874:	9b04      	ldr	r3, [sp, #16]
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001876:	2310      	movs	r3, #16
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001878:	0001      	movs	r1, r0
 800187a:	4854      	ldr	r0, [pc, #336]	@ (80019cc <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 800187c:	970d      	str	r7, [sp, #52]	@ 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 800187e:	930c      	str	r3, [sp, #48]	@ 0x30
  initStruct.Pull = GPIO_PULLDOWN;
 8001880:	960e      	str	r6, [sp, #56]	@ 0x38
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001882:	f000 fbaf 	bl	8001fe4 <HAL_GPIO_Init>
    initStruct.Mode = RADIO_DIO_MODE[i];
 8001886:	23c4      	movs	r3, #196	@ 0xc4
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001888:	a80c      	add	r0, sp, #48	@ 0x30
    initStruct.Mode = RADIO_DIO_MODE[i];
 800188a:	039b      	lsls	r3, r3, #14
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 800188c:	0001      	movs	r1, r0
 800188e:	484f      	ldr	r0, [pc, #316]	@ (80019cc <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 8001890:	930d      	str	r3, [sp, #52]	@ 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001892:	960c      	str	r6, [sp, #48]	@ 0x30
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001894:	f000 fba6 	bl	8001fe4 <HAL_GPIO_Init>
 8001898:	a80c      	add	r0, sp, #48	@ 0x30
 800189a:	0001      	movs	r1, r0
 800189c:	484b      	ldr	r0, [pc, #300]	@ (80019cc <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 800189e:	970d      	str	r7, [sp, #52]	@ 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 80018a0:	950c      	str	r5, [sp, #48]	@ 0x30
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80018a2:	f000 fb9f 	bl	8001fe4 <HAL_GPIO_Init>
    initStruct.Pin = RADIO_DIO_PIN[i];
 80018a6:	2380      	movs	r3, #128	@ 0x80
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80018a8:	a80c      	add	r0, sp, #48	@ 0x30
 80018aa:	0001      	movs	r1, r0
    initStruct.Pin = RADIO_DIO_PIN[i];
 80018ac:	019b      	lsls	r3, r3, #6
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80018ae:	4848      	ldr	r0, [pc, #288]	@ (80019d0 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1ac>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 80018b0:	970d      	str	r7, [sp, #52]	@ 0x34
    initStruct.Pin = RADIO_DIO_PIN[i];
 80018b2:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80018b4:	f000 fb96 	bl	8001fe4 <HAL_GPIO_Init>
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /* Enable Peripheral clock */
  RADIO_SPI_SCK_GPIO_CLK_ENABLE();
 80018b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

  GPIO_InitStruct.Alternate = RADIO_SPI_MOSI_GPIO_AF;
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80018ba:	27a0      	movs	r7, #160	@ 0xa0
  RADIO_SPI_SCK_GPIO_CLK_ENABLE();
 80018bc:	4333      	orrs	r3, r6
 80018be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018c0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c2:	2103      	movs	r1, #3
  RADIO_SPI_SCK_GPIO_CLK_ENABLE();
 80018c4:	4033      	ands	r3, r6
 80018c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80018c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  RADIO_SPI_MOSI_GPIO_CLK_ENABLE();
 80018ca:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80018cc:	05ff      	lsls	r7, r7, #23
  RADIO_SPI_MOSI_GPIO_CLK_ENABLE();
 80018ce:	432b      	orrs	r3, r5
 80018d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80018d4:	a811      	add	r0, sp, #68	@ 0x44
  RADIO_SPI_MOSI_GPIO_CLK_ENABLE();
 80018d6:	402b      	ands	r3, r5
 80018d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80018da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  RADIO_SPI_MISO_GPIO_CLK_ENABLE();
 80018dc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80018de:	432b      	orrs	r3, r5
 80018e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018e2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e4:	9114      	str	r1, [sp, #80]	@ 0x50
  RADIO_SPI_MISO_GPIO_CLK_ENABLE();
 80018e6:	402b      	ands	r3, r5
 80018e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80018ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Alternate = RADIO_SPI_MOSI_GPIO_AF;
 80018ec:	2300      	movs	r3, #0
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80018ee:	0001      	movs	r1, r0
  GPIO_InitStruct.Alternate = RADIO_SPI_MOSI_GPIO_AF;
 80018f0:	9315      	str	r3, [sp, #84]	@ 0x54
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80018f2:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
 80018f4:	3380      	adds	r3, #128	@ 0x80
 80018f6:	9311      	str	r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	9612      	str	r6, [sp, #72]	@ 0x48
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018fa:	9613      	str	r6, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80018fc:	f000 fb72 	bl	8001fe4 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = RADIO_SPI_MISO_GPIO_AF;
 8001900:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001902:	a811      	add	r0, sp, #68	@ 0x44
 8001904:	0001      	movs	r1, r0
  GPIO_InitStruct.Alternate = RADIO_SPI_MISO_GPIO_AF;
 8001906:	9315      	str	r3, [sp, #84]	@ 0x54
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001908:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
 800190a:	3340      	adds	r3, #64	@ 0x40
 800190c:	9311      	str	r3, [sp, #68]	@ 0x44
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 800190e:	f000 fb69 	bl	8001fe4 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = RADIO_SPI_SCK_GPIO_AF;
 8001912:	2300      	movs	r3, #0
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001914:	a811      	add	r0, sp, #68	@ 0x44
 8001916:	0001      	movs	r1, r0
  GPIO_InitStruct.Alternate = RADIO_SPI_SCK_GPIO_AF;
 8001918:	9315      	str	r3, [sp, #84]	@ 0x54
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 800191a:	482c      	ldr	r0, [pc, #176]	@ (80019cc <CMWX1ZZABZ0XX_RADIO_IoInit+0x1a8>)
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
 800191c:	3308      	adds	r3, #8
 800191e:	9311      	str	r3, [sp, #68]	@ 0x44
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001920:	f000 fb60 	bl	8001fe4 <HAL_GPIO_Init>
  initStruct.Pin = RADIO_NSS_PIN;
 8001924:	2080      	movs	r0, #128	@ 0x80
 8001926:	0200      	lsls	r0, r0, #8
 8001928:	900c      	str	r0, [sp, #48]	@ 0x30
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192a:	950d      	str	r5, [sp, #52]	@ 0x34
  initStruct.Pull = GPIO_PULLUP;
 800192c:	950e      	str	r5, [sp, #56]	@ 0x38
  RADIO_NSS_CLK_ENABLE();
 800192e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 8001930:	a80c      	add	r0, sp, #48	@ 0x30
  RADIO_NSS_CLK_ENABLE();
 8001932:	432b      	orrs	r3, r5
 8001934:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001936:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 8001938:	0001      	movs	r1, r0
  RADIO_NSS_CLK_ENABLE();
 800193a:	402b      	ands	r3, r5
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 800193c:	0038      	movs	r0, r7
  RADIO_NSS_CLK_ENABLE();
 800193e:	9305      	str	r3, [sp, #20]
 8001940:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_Init(RADIO_NSS_PORT, &initStruct);
 8001942:	f000 fb4f 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RADIO_NSS_PORT, RADIO_NSS_PIN, GPIO_PIN_SET);
 8001946:	2180      	movs	r1, #128	@ 0x80
 8001948:	002a      	movs	r2, r5
 800194a:	0038      	movs	r0, r7
 800194c:	0209      	lsls	r1, r1, #8
 800194e:	f000 fc8b 	bl	8002268 <HAL_GPIO_WritePin>
  RADIO_ANT_SWITCH_CLK_ENABLE_TX_BOOST();
 8001952:	2204      	movs	r2, #4
  RADIO_TCXO_VCC_CLK_ENABLE();
 8001954:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  initStruct.Speed = GPIO_SPEED_HIGH;
 8001956:	2103      	movs	r1, #3
  RADIO_TCXO_VCC_CLK_ENABLE();
 8001958:	432b      	orrs	r3, r5
 800195a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800195c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_TCXO_VCC_PORT, &initStruct);
 800195e:	0038      	movs	r0, r7
  RADIO_TCXO_VCC_CLK_ENABLE();
 8001960:	402b      	ands	r3, r5
 8001962:	9306      	str	r3, [sp, #24]
 8001964:	9b06      	ldr	r3, [sp, #24]
  RADIO_ANT_SWITCH_CLK_ENABLE_RX();
 8001966:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001968:	432b      	orrs	r3, r5
 800196a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800196c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800196e:	402b      	ands	r3, r5
 8001970:	9307      	str	r3, [sp, #28]
 8001972:	9b07      	ldr	r3, [sp, #28]
  RADIO_ANT_SWITCH_CLK_ENABLE_TX_BOOST();
 8001974:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001976:	4313      	orrs	r3, r2
 8001978:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800197a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800197c:	4013      	ands	r3, r2
 800197e:	9308      	str	r3, [sp, #32]
 8001980:	9b08      	ldr	r3, [sp, #32]
  RADIO_ANT_SWITCH_CLK_ENABLE_TX_RFO();
 8001982:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001984:	4313      	orrs	r3, r2
 8001986:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001988:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800198a:	0014      	movs	r4, r2
 800198c:	4013      	ands	r3, r2
 800198e:	9311      	str	r3, [sp, #68]	@ 0x44
 8001990:	9b11      	ldr	r3, [sp, #68]	@ 0x44
  initStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	930e      	str	r3, [sp, #56]	@ 0x38
  initStruct.Pin = RADIO_TCXO_VCC_PIN;
 8001996:	2380      	movs	r3, #128	@ 0x80
  initStruct.Speed = GPIO_SPEED_HIGH;
 8001998:	910f      	str	r1, [sp, #60]	@ 0x3c
  initStruct.Pin = RADIO_TCXO_VCC_PIN;
 800199a:	015b      	lsls	r3, r3, #5
  HAL_GPIO_Init(RADIO_TCXO_VCC_PORT, &initStruct);
 800199c:	a90c      	add	r1, sp, #48	@ 0x30
  initStruct.Pin = RADIO_TCXO_VCC_PIN;
 800199e:	930c      	str	r3, [sp, #48]	@ 0x30
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a0:	950d      	str	r5, [sp, #52]	@ 0x34
  HAL_GPIO_Init(RADIO_TCXO_VCC_PORT, &initStruct);
 80019a2:	f000 fb1f 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_RX, &initStruct);
 80019a6:	0038      	movs	r0, r7
 80019a8:	a90c      	add	r1, sp, #48	@ 0x30
  initStruct.Pin = RADIO_ANT_SWITCH_PIN_RX;
 80019aa:	960c      	str	r6, [sp, #48]	@ 0x30
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_RX, &initStruct);
 80019ac:	f000 fb1a 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_BOOST, &initStruct);
 80019b0:	a90c      	add	r1, sp, #48	@ 0x30
 80019b2:	4807      	ldr	r0, [pc, #28]	@ (80019d0 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1ac>)
  initStruct.Pin = RADIO_ANT_SWITCH_PIN_TX_BOOST;
 80019b4:	960c      	str	r6, [sp, #48]	@ 0x30
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_BOOST, &initStruct);
 80019b6:	f000 fb15 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_RFO, &initStruct);
 80019ba:	4805      	ldr	r0, [pc, #20]	@ (80019d0 <CMWX1ZZABZ0XX_RADIO_IoInit+0x1ac>)
 80019bc:	a90c      	add	r1, sp, #48	@ 0x30
  initStruct.Pin = RADIO_ANT_SWITCH_PIN_TX_RFO;
 80019be:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(RADIO_ANT_SWITCH_PORT_TX_RFO, &initStruct);
 80019c0:	f000 fb10 	bl	8001fe4 <HAL_GPIO_Init>
}
 80019c4:	b017      	add	sp, #92	@ 0x5c
 80019c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019c8:	40021000 	.word	0x40021000
 80019cc:	50000400 	.word	0x50000400
 80019d0:	50000800 	.word	0x50000800

080019d4 <CMWX1ZZABZ0XX_RADIO_IoDeInit>:
{
 80019d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef initStruct = {0};
 80019d6:	2608      	movs	r6, #8
{
 80019d8:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef initStruct = {0};
 80019da:	0032      	movs	r2, r6
 80019dc:	2100      	movs	r1, #0
 80019de:	a803      	add	r0, sp, #12
    initStruct.Mode = RADIO_DIO_MODE[i];
 80019e0:	2788      	movs	r7, #136	@ 0x88
  GPIO_InitTypeDef initStruct = {0};
 80019e2:	f004 fdaf 	bl	8006544 <memset>
  initStruct.Pull = GPIO_PULLDOWN;
 80019e6:	2502      	movs	r5, #2
    initStruct.Pin = RADIO_DIO_PIN[i];
 80019e8:	2310      	movs	r3, #16
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80019ea:	4c23      	ldr	r4, [pc, #140]	@ (8001a78 <CMWX1ZZABZ0XX_RADIO_IoDeInit+0xa4>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 80019ec:	037f      	lsls	r7, r7, #13
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80019ee:	4669      	mov	r1, sp
 80019f0:	0020      	movs	r0, r4
  initStruct.Pull = GPIO_PULLDOWN;
 80019f2:	9502      	str	r5, [sp, #8]
    initStruct.Mode = RADIO_DIO_MODE[i];
 80019f4:	9701      	str	r7, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 80019f6:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80019f8:	f000 faf4 	bl	8001fe4 <HAL_GPIO_Init>
    initStruct.Mode = RADIO_DIO_MODE[i];
 80019fc:	23c4      	movs	r3, #196	@ 0xc4
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 80019fe:	4669      	mov	r1, sp
 8001a00:	0020      	movs	r0, r4
    initStruct.Mode = RADIO_DIO_MODE[i];
 8001a02:	039b      	lsls	r3, r3, #14
 8001a04:	9301      	str	r3, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001a06:	9500      	str	r5, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001a08:	f000 faec 	bl	8001fe4 <HAL_GPIO_Init>
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001a0c:	2301      	movs	r3, #1
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001a0e:	4669      	mov	r1, sp
 8001a10:	0020      	movs	r0, r4
    initStruct.Mode = RADIO_DIO_MODE[i];
 8001a12:	9701      	str	r7, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001a14:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001a16:	f000 fae5 	bl	8001fe4 <HAL_GPIO_Init>
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001a1a:	2380      	movs	r3, #128	@ 0x80
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001a1c:	4669      	mov	r1, sp
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001a1e:	019b      	lsls	r3, r3, #6
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001a20:	4816      	ldr	r0, [pc, #88]	@ (8001a7c <CMWX1ZZABZ0XX_RADIO_IoDeInit+0xa8>)
    initStruct.Mode = RADIO_DIO_MODE[i];
 8001a22:	9701      	str	r7, [sp, #4]
    initStruct.Pin = RADIO_DIO_PIN[i];
 8001a24:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(RADIO_DIO_PORT[i], &initStruct);
 8001a26:	f000 fadd 	bl	8001fe4 <HAL_GPIO_Init>
  /* DeInitialize Peripheral GPIOs */
  /* Instead of using HAL_GPIO_DeInit() which set ANALOG mode
     it's preferred to set in OUTPUT_PP mode, with the pins set to 0 */

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a2a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a2c:	25a0      	movs	r5, #160	@ 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2e:	2301      	movs	r3, #1
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
 8001a30:	2780      	movs	r7, #128	@ 0x80
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a32:	05ed      	lsls	r5, r5, #23
 8001a34:	0028      	movs	r0, r5
 8001a36:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a38:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pin = RADIO_SPI_MOSI_GPIO_PIN;
 8001a3a:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(RADIO_SPI_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001a3c:	f000 fad2 	bl	8001fe4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
 8001a40:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001a42:	0028      	movs	r0, r5
 8001a44:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = RADIO_SPI_MISO_GPIO_PIN;
 8001a46:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(RADIO_SPI_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001a48:	f000 facc 	bl	8001fe4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001a4c:	0020      	movs	r0, r4
 8001a4e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = RADIO_SPI_SCK_GPIO_PIN;
 8001a50:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(RADIO_SPI_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001a52:	f000 fac7 	bl	8001fe4 <HAL_GPIO_Init>


  HAL_GPIO_WritePin(RADIO_SPI_MOSI_GPIO_PORT, RADIO_SPI_MOSI_GPIO_PIN, GPIO_PIN_RESET);
 8001a56:	0039      	movs	r1, r7
 8001a58:	0028      	movs	r0, r5
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f000 fc04 	bl	8002268 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SPI_MISO_GPIO_PORT, RADIO_SPI_MISO_GPIO_PIN, GPIO_PIN_RESET);
 8001a60:	0028      	movs	r0, r5
 8001a62:	2200      	movs	r2, #0
 8001a64:	2140      	movs	r1, #64	@ 0x40
 8001a66:	f000 fbff 	bl	8002268 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SPI_SCK_GPIO_PORT, RADIO_SPI_SCK_GPIO_PIN, GPIO_PIN_RESET);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	0031      	movs	r1, r6
 8001a6e:	0020      	movs	r0, r4
 8001a70:	f000 fbfa 	bl	8002268 <HAL_GPIO_WritePin>
}
 8001a74:	b00b      	add	sp, #44	@ 0x2c
 8001a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a78:	50000400 	.word	0x50000400
 8001a7c:	50000800 	.word	0x50000800

08001a80 <CMWX1ZZABZ0XX_RADIO_IoIrqInit>:
{
 8001a80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001a82:	9000      	str	r0, [sp, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001a84:	f3ef 8310 	mrs	r3, PRIMASK
 8001a88:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8a:	b672      	cpsid	i
  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
 8001a8c:	2400      	movs	r4, #0
    HAL_EXTI_GetHandle(&hRADIO_DIO_exti[i], RADIO_DIO_EXTI_LINE[i]);
 8001a8e:	4e11      	ldr	r6, [pc, #68]	@ (8001ad4 <CMWX1ZZABZ0XX_RADIO_IoIrqInit+0x54>)
 8001a90:	4d11      	ldr	r5, [pc, #68]	@ (8001ad8 <CMWX1ZZABZ0XX_RADIO_IoIrqInit+0x58>)
 8001a92:	00e3      	lsls	r3, r4, #3
 8001a94:	18f6      	adds	r6, r6, r3
 8001a96:	00a7      	lsls	r7, r4, #2
 8001a98:	5979      	ldr	r1, [r7, r5]
 8001a9a:	0030      	movs	r0, r6
 8001a9c:	f000 fa89 	bl	8001fb2 <HAL_EXTI_GetHandle>
    HAL_EXTI_RegisterCallback(&hRADIO_DIO_exti[i], HAL_EXTI_COMMON_CB_ID, irqHandlers[i]);
 8001aa0:	9b00      	ldr	r3, [sp, #0]
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	59da      	ldr	r2, [r3, r7]
 8001aa6:	0030      	movs	r0, r6
 8001aa8:	f000 fa7c 	bl	8001fa4 <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority(RADIO_DIO_IRQn[i], RADIO_DIO_IT_PRIO[i], 0x00);
 8001aac:	002b      	movs	r3, r5
 8001aae:	3310      	adds	r3, #16
 8001ab0:	56e6      	ldrsb	r6, [r4, r3]
 8001ab2:	3514      	adds	r5, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	0030      	movs	r0, r6
 8001ab8:	5979      	ldr	r1, [r7, r5]
 8001aba:	f000 f8ed 	bl	8001c98 <HAL_NVIC_SetPriority>
  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
 8001abe:	3401      	adds	r4, #1
    HAL_NVIC_EnableIRQ(RADIO_DIO_IRQn[i]);
 8001ac0:	0030      	movs	r0, r6
 8001ac2:	f000 f913 	bl	8001cec <HAL_NVIC_EnableIRQ>
  for (uint32_t i = 0; i < RADIO_DIOn ; i++)
 8001ac6:	2c04      	cmp	r4, #4
 8001ac8:	d1e1      	bne.n	8001a8e <CMWX1ZZABZ0XX_RADIO_IoIrqInit+0xe>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001aca:	9b01      	ldr	r3, [sp, #4]
 8001acc:	f383 8810 	msr	PRIMASK, r3
}
 8001ad0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001ad2:	46c0      	nop			@ (mov r8, r8)
 8001ad4:	20000494 	.word	0x20000494
 8001ad8:	08006f00 	.word	0x08006f00

08001adc <CMWX1ZZABZ0XX_RADIO_GetPaSelect>:
}
 8001adc:	2000      	movs	r0, #0
 8001ade:	4770      	bx	lr

08001ae0 <CMWX1ZZABZ0XX_RADIO_SetAntSw>:
  switch (state)
 8001ae0:	3801      	subs	r0, #1
{
 8001ae2:	b510      	push	{r4, lr}
  switch (state)
 8001ae4:	2803      	cmp	r0, #3
 8001ae6:	d811      	bhi.n	8001b0c <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x2c>
 8001ae8:	f7fe fb16 	bl	8000118 <__gnu_thumb1_case_uqi>
 8001aec:	080d0902 	.word	0x080d0902
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, GPIO_PIN_SET);
 8001af0:	20a0      	movs	r0, #160	@ 0xa0
 8001af2:	2201      	movs	r2, #1
 8001af4:	2102      	movs	r1, #2
 8001af6:	05c0      	lsls	r0, r0, #23
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 8001af8:	f000 fbb6 	bl	8002268 <HAL_GPIO_WritePin>
}
 8001afc:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, GPIO_PIN_SET);
 8001afe:	2201      	movs	r2, #1
 8001b00:	2104      	movs	r1, #4
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 8001b02:	4809      	ldr	r0, [pc, #36]	@ (8001b28 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x48>)
 8001b04:	e7f8      	b.n	8001af8 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x18>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_SET);
 8001b06:	2201      	movs	r2, #1
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 8001b08:	2102      	movs	r1, #2
 8001b0a:	e7fa      	b.n	8001b02 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x22>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, GPIO_PIN_RESET);
 8001b0c:	20a0      	movs	r0, #160	@ 0xa0
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2102      	movs	r1, #2
 8001b12:	05c0      	lsls	r0, r0, #23
 8001b14:	f000 fba8 	bl	8002268 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2104      	movs	r1, #4
 8001b1c:	4802      	ldr	r0, [pc, #8]	@ (8001b28 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x48>)
 8001b1e:	f000 fba3 	bl	8002268 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	e7f0      	b.n	8001b08 <CMWX1ZZABZ0XX_RADIO_SetAntSw+0x28>
 8001b26:	46c0      	nop			@ (mov r8, r8)
 8001b28:	50000800 	.word	0x50000800

08001b2c <CMWX1ZZABZ0XX_RADIO_CheckRfFrequency>:
}
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	4770      	bx	lr

08001b30 <CMWX1ZZABZ0XX_RADIO_Reset>:
{
 8001b30:	b530      	push	{r4, r5, lr}
 8001b32:	b087      	sub	sp, #28
  GPIO_InitTypeDef initStruct = { 0 };
 8001b34:	220c      	movs	r2, #12
 8001b36:	2100      	movs	r1, #0
 8001b38:	a803      	add	r0, sp, #12
 8001b3a:	f004 fd03 	bl	8006544 <memset>
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3e:	2401      	movs	r4, #1
  initStruct.Speed = GPIO_SPEED_HIGH;
 8001b40:	2303      	movs	r3, #3
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 8001b42:	4d0d      	ldr	r5, [pc, #52]	@ (8001b78 <CMWX1ZZABZ0XX_RADIO_Reset+0x48>)
 8001b44:	a901      	add	r1, sp, #4
 8001b46:	0028      	movs	r0, r5
  initStruct.Speed = GPIO_SPEED_HIGH;
 8001b48:	9304      	str	r3, [sp, #16]
  initStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4a:	9402      	str	r4, [sp, #8]
  initStruct.Pin = RADIO_RESET_PIN;
 8001b4c:	9401      	str	r4, [sp, #4]
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 8001b4e:	f000 fa49 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(RADIO_RESET_PORT, RADIO_RESET_PIN, GPIO_PIN_RESET);
 8001b52:	2200      	movs	r2, #0
 8001b54:	0021      	movs	r1, r4
 8001b56:	0028      	movs	r0, r5
 8001b58:	f000 fb86 	bl	8002268 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001b5c:	0020      	movs	r0, r4
 8001b5e:	f7ff fbb9 	bl	80012d4 <HAL_Delay>
  initStruct.Mode = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 8001b64:	0028      	movs	r0, r5
 8001b66:	a901      	add	r1, sp, #4
  initStruct.Mode = GPIO_NOPULL;
 8001b68:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(RADIO_RESET_PORT, &initStruct);
 8001b6a:	f000 fa3b 	bl	8001fe4 <HAL_GPIO_Init>
  HAL_Delay(6);
 8001b6e:	2006      	movs	r0, #6
 8001b70:	f7ff fbb0 	bl	80012d4 <HAL_Delay>
}
 8001b74:	b007      	add	sp, #28
 8001b76:	bd30      	pop	{r4, r5, pc}
 8001b78:	50000800 	.word	0x50000800

08001b7c <CMWX1ZZABZ0XX_RADIO_Bus_Init>:
{
 8001b7c:	b510      	push	{r4, lr}
  RADIO_SPI_Init();
 8001b7e:	f7ff fda9 	bl	80016d4 <BSP_SPI1_Init>
}
 8001b82:	bd10      	pop	{r4, pc}

08001b84 <CMWX1ZZABZ0XX_RADIO_SendRecv>:
{
 8001b84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  RADIO_SPI_SendRecv((uint8_t *) &txData, (uint8_t *) &rxData, 1);
 8001b86:	240e      	movs	r4, #14
{
 8001b88:	466b      	mov	r3, sp
  RADIO_SPI_SendRecv((uint8_t *) &txData, (uint8_t *) &rxData, 1);
 8001b8a:	446c      	add	r4, sp
{
 8001b8c:	80d8      	strh	r0, [r3, #6]
 8001b8e:	3306      	adds	r3, #6
  RADIO_SPI_SendRecv((uint8_t *) &txData, (uint8_t *) &rxData, 1);
 8001b90:	2201      	movs	r2, #1
 8001b92:	0021      	movs	r1, r4
 8001b94:	0018      	movs	r0, r3
 8001b96:	f7ff fd57 	bl	8001648 <BSP_SPI1_SendRecv>
  return rxData;
 8001b9a:	8820      	ldrh	r0, [r4, #0]
}
 8001b9c:	b004      	add	sp, #16
 8001b9e:	bd10      	pop	{r4, pc}

08001ba0 <CMWX1ZZABZ0XX_RADIO_ChipSelect>:
{
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	b510      	push	{r4, lr}
  if (state == 0)
 8001ba4:	2800      	cmp	r0, #0
 8001ba6:	d106      	bne.n	8001bb6 <CMWX1ZZABZ0XX_RADIO_ChipSelect+0x16>
    HAL_GPIO_WritePin(RADIO_NSS_PORT, RADIO_NSS_PIN, GPIO_PIN_SET);
 8001ba8:	2180      	movs	r1, #128	@ 0x80
 8001baa:	20a0      	movs	r0, #160	@ 0xa0
 8001bac:	0209      	lsls	r1, r1, #8
 8001bae:	05c0      	lsls	r0, r0, #23
 8001bb0:	f000 fb5a 	bl	8002268 <HAL_GPIO_WritePin>
}
 8001bb4:	bd10      	pop	{r4, pc}
    HAL_GPIO_WritePin(RADIO_NSS_PORT, RADIO_NSS_PIN, GPIO_PIN_SET);
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	e7f6      	b.n	8001ba8 <CMWX1ZZABZ0XX_RADIO_ChipSelect+0x8>
	...

08001bbc <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>:
{
 8001bbc:	b510      	push	{r4, lr}
  return HAL_GPIO_ReadPin(RADIO_DIO_1_PORT, RADIO_DIO_1_PIN);
 8001bbe:	2102      	movs	r1, #2
 8001bc0:	4801      	ldr	r0, [pc, #4]	@ (8001bc8 <CMWX1ZZABZ0XX_RADIO_GetDio1PinState+0xc>)
 8001bc2:	f000 fb4b 	bl	800225c <HAL_GPIO_ReadPin>
}
 8001bc6:	bd10      	pop	{r4, pc}
 8001bc8:	50000400 	.word	0x50000400

08001bcc <SystemInit>:
  * @retval None
  */
void SystemInit(void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8001bcc:	2280      	movs	r2, #128	@ 0x80
 8001bce:	4b10      	ldr	r3, [pc, #64]	@ (8001c10 <SystemInit+0x44>)
 8001bd0:	0052      	lsls	r2, r2, #1
 8001bd2:	6819      	ldr	r1, [r3, #0]
 8001bd4:	430a      	orrs	r2, r1
 8001bd6:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8001bd8:	68da      	ldr	r2, [r3, #12]
 8001bda:	490e      	ldr	r1, [pc, #56]	@ (8001c14 <SystemInit+0x48>)
 8001bdc:	400a      	ands	r2, r1
 8001bde:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	490d      	ldr	r1, [pc, #52]	@ (8001c18 <SystemInit+0x4c>)
 8001be4:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001be6:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001be8:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	438a      	bics	r2, r1
 8001bee:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	490a      	ldr	r1, [pc, #40]	@ (8001c1c <SystemInit+0x50>)
 8001bf4:	400a      	ands	r2, r1
 8001bf6:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	4909      	ldr	r1, [pc, #36]	@ (8001c20 <SystemInit+0x54>)
 8001bfc:	400a      	ands	r2, r1
 8001bfe:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001c00:	2200      	movs	r2, #0
 8001c02:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c04:	2280      	movs	r2, #128	@ 0x80
 8001c06:	4b07      	ldr	r3, [pc, #28]	@ (8001c24 <SystemInit+0x58>)
 8001c08:	0512      	lsls	r2, r2, #20
 8001c0a:	609a      	str	r2, [r3, #8]
#endif
}
 8001c0c:	4770      	bx	lr
 8001c0e:	46c0      	nop			@ (mov r8, r8)
 8001c10:	40021000 	.word	0x40021000
 8001c14:	88ff400c 	.word	0x88ff400c
 8001c18:	fef6fff6 	.word	0xfef6fff6
 8001c1c:	fffbffff 	.word	0xfffbffff
 8001c20:	ff02ffff 	.word	0xff02ffff
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <HAL_Init>:
#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
#endif /* PREREAD_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c28:	2302      	movs	r3, #2
 8001c2a:	4a08      	ldr	r2, [pc, #32]	@ (8001c4c <HAL_Init+0x24>)
{
 8001c2c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c2e:	6811      	ldr	r1, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c30:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c32:	430b      	orrs	r3, r1
 8001c34:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c36:	f7ff fb47 	bl	80012c8 <HAL_InitTick>
 8001c3a:	1e04      	subs	r4, r0, #0
 8001c3c:	d103      	bne.n	8001c46 <HAL_Init+0x1e>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c3e:	f7ff fa47 	bl	80010d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 8001c42:	0020      	movs	r0, r4
 8001c44:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001c46:	2401      	movs	r4, #1
 8001c48:	e7fb      	b.n	8001c42 <HAL_Init+0x1a>
 8001c4a:	46c0      	nop			@ (mov r8, r8)
 8001c4c:	40022000 	.word	0x40022000

08001c50 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001c50:	4a03      	ldr	r2, [pc, #12]	@ (8001c60 <HAL_IncTick+0x10>)
 8001c52:	4b04      	ldr	r3, [pc, #16]	@ (8001c64 <HAL_IncTick+0x14>)
 8001c54:	6811      	ldr	r1, [r2, #0]
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	185b      	adds	r3, r3, r1
 8001c5a:	6013      	str	r3, [r2, #0]
}
 8001c5c:	4770      	bx	lr
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	200004b4 	.word	0x200004b4
 8001c64:	20000018 	.word	0x20000018

08001c68 <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disables the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8001c68:	2101      	movs	r1, #1
 8001c6a:	4a02      	ldr	r2, [pc, #8]	@ (8001c74 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 8001c6c:	6853      	ldr	r3, [r2, #4]
 8001c6e:	438b      	bics	r3, r1
 8001c70:	6053      	str	r3, [r2, #4]
}
 8001c72:	4770      	bx	lr
 8001c74:	40015800 	.word	0x40015800

08001c78 <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001c78:	2102      	movs	r1, #2
 8001c7a:	4a02      	ldr	r2, [pc, #8]	@ (8001c84 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 8001c7c:	6853      	ldr	r3, [r2, #4]
 8001c7e:	438b      	bics	r3, r1
 8001c80:	6053      	str	r3, [r2, #4]
}
 8001c82:	4770      	bx	lr
 8001c84:	40015800 	.word	0x40015800

08001c88 <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disables the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001c88:	2104      	movs	r1, #4
 8001c8a:	4a02      	ldr	r2, [pc, #8]	@ (8001c94 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 8001c8c:	6853      	ldr	r3, [r2, #4]
 8001c8e:	438b      	bics	r3, r1
 8001c90:	6053      	str	r3, [r2, #4]
}
 8001c92:	4770      	bx	lr
 8001c94:	40015800 	.word	0x40015800

08001c98 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c98:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c9a:	24ff      	movs	r4, #255	@ 0xff
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	000b      	movs	r3, r1
 8001ca0:	0021      	movs	r1, r4
 8001ca2:	4002      	ands	r2, r0
 8001ca4:	00d2      	lsls	r2, r2, #3
 8001ca6:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ca8:	019b      	lsls	r3, r3, #6
 8001caa:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cac:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cae:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8001cb0:	2800      	cmp	r0, #0
 8001cb2:	db0a      	blt.n	8001cca <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cb4:	24c0      	movs	r4, #192	@ 0xc0
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	@ (8001ce4 <HAL_NVIC_SetPriority+0x4c>)
 8001cb8:	0880      	lsrs	r0, r0, #2
 8001cba:	0080      	lsls	r0, r0, #2
 8001cbc:	1880      	adds	r0, r0, r2
 8001cbe:	00a4      	lsls	r4, r4, #2
 8001cc0:	5902      	ldr	r2, [r0, r4]
 8001cc2:	400a      	ands	r2, r1
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	5103      	str	r3, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8001cc8:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cca:	220f      	movs	r2, #15
 8001ccc:	4010      	ands	r0, r2
 8001cce:	3808      	subs	r0, #8
 8001cd0:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <HAL_NVIC_SetPriority+0x50>)
 8001cd2:	0880      	lsrs	r0, r0, #2
 8001cd4:	0080      	lsls	r0, r0, #2
 8001cd6:	1880      	adds	r0, r0, r2
 8001cd8:	69c2      	ldr	r2, [r0, #28]
 8001cda:	4011      	ands	r1, r2
 8001cdc:	4319      	orrs	r1, r3
 8001cde:	61c1      	str	r1, [r0, #28]
 8001ce0:	e7f2      	b.n	8001cc8 <HAL_NVIC_SetPriority+0x30>
 8001ce2:	46c0      	nop			@ (mov r8, r8)
 8001ce4:	e000e100 	.word	0xe000e100
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001cec:	2800      	cmp	r0, #0
 8001cee:	db05      	blt.n	8001cfc <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cf0:	231f      	movs	r3, #31
 8001cf2:	4018      	ands	r0, r3
 8001cf4:	3b1e      	subs	r3, #30
 8001cf6:	4083      	lsls	r3, r0
 8001cf8:	4a01      	ldr	r2, [pc, #4]	@ (8001d00 <HAL_NVIC_EnableIRQ+0x14>)
 8001cfa:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001cfc:	4770      	bx	lr
 8001cfe:	46c0      	nop			@ (mov r8, r8)
 8001d00:	e000e100 	.word	0xe000e100

08001d04 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001d04:	2800      	cmp	r0, #0
 8001d06:	db09      	blt.n	8001d1c <HAL_NVIC_DisableIRQ+0x18>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d08:	231f      	movs	r3, #31
 8001d0a:	4018      	ands	r0, r3
 8001d0c:	3b1e      	subs	r3, #30
 8001d0e:	4083      	lsls	r3, r0
 8001d10:	4a03      	ldr	r2, [pc, #12]	@ (8001d20 <HAL_NVIC_DisableIRQ+0x1c>)
 8001d12:	67d3      	str	r3, [r2, #124]	@ 0x7c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001d14:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001d18:	f3bf 8f6f 	isb	sy
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8001d1c:	4770      	bx	lr
 8001d1e:	46c0      	nop			@ (mov r8, r8)
 8001d20:	e000e104 	.word	0xe000e104

08001d24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d26:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8001d28:	2001      	movs	r0, #1
  if(hdma == NULL)
 8001d2a:	2c00      	cmp	r4, #0
 8001d2c:	d035      	beq.n	8001d9a <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d2e:	6825      	ldr	r5, [r4, #0]
 8001d30:	4b1a      	ldr	r3, [pc, #104]	@ (8001d9c <HAL_DMA_Init+0x78>)
 8001d32:	2114      	movs	r1, #20
 8001d34:	18e8      	adds	r0, r5, r3
 8001d36:	f7fe fa03 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d3c:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8001d3e:	6423      	str	r3, [r4, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d40:	2302      	movs	r3, #2
 8001d42:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d44:	6460      	str	r0, [r4, #68]	@ 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d46:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d48:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d4a:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d4c:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d4e:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8001d50:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d52:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8001d54:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d56:	433b      	orrs	r3, r7
 8001d58:	6967      	ldr	r7, [r4, #20]
 8001d5a:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d5c:	69a7      	ldr	r7, [r4, #24]
 8001d5e:	433b      	orrs	r3, r7
 8001d60:	69e7      	ldr	r7, [r4, #28]
 8001d62:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d64:	6a27      	ldr	r7, [r4, #32]
 8001d66:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8001d68:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d6a:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001d6c:	2380      	movs	r3, #128	@ 0x80
 8001d6e:	01db      	lsls	r3, r3, #7
 8001d70:	4299      	cmp	r1, r3
 8001d72:	d00c      	beq.n	8001d8e <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001d74:	251c      	movs	r5, #28
 8001d76:	4028      	ands	r0, r5
 8001d78:	3d0d      	subs	r5, #13
 8001d7a:	4085      	lsls	r5, r0
 8001d7c:	490a      	ldr	r1, [pc, #40]	@ (8001da8 <HAL_DMA_Init+0x84>)
 8001d7e:	680b      	ldr	r3, [r1, #0]
 8001d80:	43ab      	bics	r3, r5
 8001d82:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001d84:	6863      	ldr	r3, [r4, #4]
 8001d86:	680d      	ldr	r5, [r1, #0]
 8001d88:	4083      	lsls	r3, r0
 8001d8a:	432b      	orrs	r3, r5
 8001d8c:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d8e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001d90:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d92:	63e0      	str	r0, [r4, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d94:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8001d96:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8001d98:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8001d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d9c:	bffdfff8 	.word	0xbffdfff8
 8001da0:	40020000 	.word	0x40020000
 8001da4:	ffff800f 	.word	0xffff800f
 8001da8:	400200a8 	.word	0x400200a8

08001dac <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001dac:	b570      	push	{r4, r5, r6, lr}
 8001dae:	2501      	movs	r5, #1
 8001db0:	0004      	movs	r4, r0

  /* Check the DMA handle allocation */
  if (NULL == hdma )
  {
    return HAL_ERROR;
 8001db2:	0028      	movs	r0, r5
  if (NULL == hdma )
 8001db4:	2c00      	cmp	r4, #0
 8001db6:	d021      	beq.n	8001dfc <HAL_DMA_DeInit+0x50>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001db8:	6826      	ldr	r6, [r4, #0]

  /* Compute the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001dba:	2114      	movs	r1, #20
  __HAL_DMA_DISABLE(hdma);
 8001dbc:	6833      	ldr	r3, [r6, #0]
 8001dbe:	43ab      	bics	r3, r5
 8001dc0:	6033      	str	r3, [r6, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <HAL_DMA_DeInit+0x54>)
 8001dc4:	18f0      	adds	r0, r6, r3
 8001dc6:	f7fe f9bb 	bl	8000140 <__udivsi3>

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001dca:	211c      	movs	r1, #28
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001dcc:	0083      	lsls	r3, r0, #2
 8001dce:	6463      	str	r3, [r4, #68]	@ 0x44
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001dd0:	400b      	ands	r3, r1
  hdma->Instance->CCR  = 0U;
 8001dd2:	2000      	movs	r0, #0
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001dd4:	409d      	lsls	r5, r3

  /* Reset DMA channel selection register */
  /* DMA1 */
  DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001dd6:	390d      	subs	r1, #13
 8001dd8:	4099      	lsls	r1, r3
  hdma->DmaBaseAddress = DMA1;
 8001dda:	4a0a      	ldr	r2, [pc, #40]	@ (8001e04 <HAL_DMA_DeInit+0x58>)

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001ddc:	1da3      	adds	r3, r4, #6
  hdma->DmaBaseAddress = DMA1;
 8001dde:	6422      	str	r2, [r4, #64]	@ 0x40
  hdma->Instance->CCR  = 0U;
 8001de0:	6030      	str	r0, [r6, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001de2:	6055      	str	r5, [r2, #4]
  DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001de4:	4d08      	ldr	r5, [pc, #32]	@ (8001e08 <HAL_DMA_DeInit+0x5c>)
 8001de6:	682a      	ldr	r2, [r5, #0]
 8001de8:	438a      	bics	r2, r1
 8001dea:	602a      	str	r2, [r5, #0]
  hdma->XferCpltCallback = NULL;
 8001dec:	62e0      	str	r0, [r4, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001dee:	6320      	str	r0, [r4, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8001df0:	6360      	str	r0, [r4, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001df2:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001df4:	63e0      	str	r0, [r4, #60]	@ 0x3c

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001df6:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_RESET;
 8001df8:	77d8      	strb	r0, [r3, #31]
  __HAL_UNLOCK(hdma);
 8001dfa:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8001dfc:	bd70      	pop	{r4, r5, r6, pc}
 8001dfe:	46c0      	nop			@ (mov r8, r8)
 8001e00:	bffdfff8 	.word	0xbffdfff8
 8001e04:	40020000 	.word	0x40020000
 8001e08:	400200a8 	.word	0x400200a8

08001e0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e0e:	1d44      	adds	r4, r0, #5
{
 8001e10:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8001e12:	7fe5      	ldrb	r5, [r4, #31]
 8001e14:	2d01      	cmp	r5, #1
 8001e16:	d035      	beq.n	8001e84 <HAL_DMA_Start_IT+0x78>
 8001e18:	2501      	movs	r5, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8001e1a:	1d87      	adds	r7, r0, #6
  __HAL_LOCK(hdma);
 8001e1c:	77e5      	strb	r5, [r4, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e1e:	7ffd      	ldrb	r5, [r7, #31]
 8001e20:	2600      	movs	r6, #0
 8001e22:	46ac      	mov	ip, r5
 8001e24:	4663      	mov	r3, ip
 8001e26:	b2ed      	uxtb	r5, r5
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d12a      	bne.n	8001e82 <HAL_DMA_Start_IT+0x76>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e2c:	2402      	movs	r4, #2
 8001e2e:	77fc      	strb	r4, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e30:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e32:	63c6      	str	r6, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001e34:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e36:	331b      	adds	r3, #27
    __HAL_DMA_DISABLE(hdma);
 8001e38:	43ae      	bics	r6, r5
 8001e3a:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e3c:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8001e3e:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8001e40:	401e      	ands	r6, r3
 8001e42:	40b5      	lsls	r5, r6

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e44:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e46:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8001e48:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e4a:	6883      	ldr	r3, [r0, #8]
 8001e4c:	2b10      	cmp	r3, #16
 8001e4e:	d10e      	bne.n	8001e6e <HAL_DMA_Start_IT+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e50:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e52:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8001e54:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00c      	beq.n	8001e74 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e5a:	230e      	movs	r3, #14
 8001e5c:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001e62:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001e64:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001e66:	6822      	ldr	r2, [r4, #0]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	6023      	str	r3, [r4, #0]
}
 8001e6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001e6e:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001e70:	60e2      	str	r2, [r4, #12]
 8001e72:	e7ef      	b.n	8001e54 <HAL_DMA_Start_IT+0x48>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e74:	2204      	movs	r2, #4
 8001e76:	6823      	ldr	r3, [r4, #0]
 8001e78:	4393      	bics	r3, r2
 8001e7a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e7c:	6822      	ldr	r2, [r4, #0]
 8001e7e:	230a      	movs	r3, #10
 8001e80:	e7ed      	b.n	8001e5e <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma);
 8001e82:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8001e84:	2002      	movs	r0, #2
 8001e86:	e7f1      	b.n	8001e6c <HAL_DMA_Start_IT+0x60>

08001e88 <HAL_DMA_Abort>:
{
 8001e88:	b530      	push	{r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e8a:	1d84      	adds	r4, r0, #6
 8001e8c:	7fe2      	ldrb	r2, [r4, #31]
{
 8001e8e:	0003      	movs	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e90:	2a02      	cmp	r2, #2
 8001e92:	d006      	beq.n	8001ea2 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e94:	2204      	movs	r2, #4
 8001e96:	63c2      	str	r2, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 8001e98:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	3305      	adds	r3, #5
 8001e9e:	77da      	strb	r2, [r3, #31]
}
 8001ea0:	bd30      	pop	{r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ea2:	6802      	ldr	r2, [r0, #0]
 8001ea4:	200e      	movs	r0, #14
 8001ea6:	6811      	ldr	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ea8:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eaa:	4381      	bics	r1, r0
 8001eac:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001eae:	2101      	movs	r1, #1
 8001eb0:	6810      	ldr	r0, [r2, #0]
 8001eb2:	4388      	bics	r0, r1
 8001eb4:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001eb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001eb8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8001eba:	402a      	ands	r2, r5
 8001ebc:	000d      	movs	r5, r1
 8001ebe:	4095      	lsls	r5, r2
 8001ec0:	6045      	str	r5, [r0, #4]
    return status;
 8001ec2:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001ec4:	77e1      	strb	r1, [r4, #31]
    return status;
 8001ec6:	e7e8      	b.n	8001e9a <HAL_DMA_Abort+0x12>

08001ec8 <HAL_DMA_Abort_IT>:
{
 8001ec8:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001eca:	1d84      	adds	r4, r0, #6
 8001ecc:	7fe3      	ldrb	r3, [r4, #31]
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d003      	beq.n	8001eda <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8001ed6:	2001      	movs	r0, #1
}
 8001ed8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eda:	210e      	movs	r1, #14
 8001edc:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001ede:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	438a      	bics	r2, r1
 8001ee4:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	6819      	ldr	r1, [r3, #0]
 8001eea:	4391      	bics	r1, r2
 8001eec:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001eee:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001ef0:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8001ef2:	402b      	ands	r3, r5
 8001ef4:	0015      	movs	r5, r2
 8001ef6:	409d      	lsls	r5, r3
 8001ef8:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001efa:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8001efc:	2200      	movs	r2, #0
 8001efe:	1d43      	adds	r3, r0, #5
 8001f00:	77da      	strb	r2, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8001f02:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d000      	beq.n	8001f0a <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8001f08:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	e7e4      	b.n	8001ed8 <HAL_DMA_Abort_IT+0x10>

08001f0e <HAL_DMA_IRQHandler>:
{
 8001f0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001f10:	261c      	movs	r6, #28
 8001f12:	2704      	movs	r7, #4
 8001f14:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f16:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001f18:	4032      	ands	r2, r6
 8001f1a:	003e      	movs	r6, r7
 8001f1c:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f1e:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001f20:	6803      	ldr	r3, [r0, #0]
 8001f22:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001f24:	4235      	tst	r5, r6
 8001f26:	d00d      	beq.n	8001f44 <HAL_DMA_IRQHandler+0x36>
 8001f28:	423c      	tst	r4, r7
 8001f2a:	d00b      	beq.n	8001f44 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	0692      	lsls	r2, r2, #26
 8001f30:	d402      	bmi.n	8001f38 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	43ba      	bics	r2, r7
 8001f36:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8001f38:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001f3a:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d019      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8001f40:	4798      	blx	r3
  return;
 8001f42:	e017      	b.n	8001f74 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001f44:	2702      	movs	r7, #2
 8001f46:	003e      	movs	r6, r7
 8001f48:	4096      	lsls	r6, r2
 8001f4a:	4235      	tst	r5, r6
 8001f4c:	d013      	beq.n	8001f76 <HAL_DMA_IRQHandler+0x68>
 8001f4e:	423c      	tst	r4, r7
 8001f50:	d011      	beq.n	8001f76 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	0692      	lsls	r2, r2, #26
 8001f56:	d406      	bmi.n	8001f66 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f58:	240a      	movs	r4, #10
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	43a2      	bics	r2, r4
 8001f5e:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001f60:	2201      	movs	r2, #1
 8001f62:	1d83      	adds	r3, r0, #6
 8001f64:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8001f66:	2200      	movs	r2, #0
 8001f68:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001f6a:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001f6c:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8001f6e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d1e5      	bne.n	8001f40 <HAL_DMA_IRQHandler+0x32>
}
 8001f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001f76:	2608      	movs	r6, #8
 8001f78:	0037      	movs	r7, r6
 8001f7a:	4097      	lsls	r7, r2
 8001f7c:	423d      	tst	r5, r7
 8001f7e:	d0f9      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x66>
 8001f80:	4234      	tst	r4, r6
 8001f82:	d0f7      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f84:	250e      	movs	r5, #14
 8001f86:	681c      	ldr	r4, [r3, #0]
 8001f88:	43ac      	bics	r4, r5
 8001f8a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	001c      	movs	r4, r3
 8001f90:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8001f92:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001f94:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f96:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001f98:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	1d43      	adds	r3, r0, #5
 8001f9e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001fa0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001fa2:	e7e5      	b.n	8001f70 <HAL_DMA_IRQHandler+0x62>

08001fa4 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001fa4:	0003      	movs	r3, r0
 8001fa6:	1e08      	subs	r0, r1, #0
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8001fa8:	d101      	bne.n	8001fae <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001faa:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
      break;
  }

  return status;
}
 8001fac:	4770      	bx	lr
      status = HAL_ERROR;
 8001fae:	2001      	movs	r0, #1
 8001fb0:	e7fc      	b.n	8001fac <HAL_EXTI_RegisterCallback+0x8>

08001fb2 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001fb2:	0003      	movs	r3, r0
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
  {
    return HAL_ERROR;
 8001fb4:	2001      	movs	r0, #1
  if (hexti == NULL)
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_EXTI_GetHandle+0xc>
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;

    return HAL_OK;
 8001fba:	2000      	movs	r0, #0
    hexti->Line = ExtiLine;
 8001fbc:	6019      	str	r1, [r3, #0]
  }
}
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_EXTI_IRQHandler>:
{
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001fc0:	231f      	movs	r3, #31
 8001fc2:	6802      	ldr	r2, [r0, #0]
{
 8001fc4:	b510      	push	{r4, lr}
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001fc6:	401a      	ands	r2, r3
 8001fc8:	3b1e      	subs	r3, #30
 8001fca:	4093      	lsls	r3, r2

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8001fcc:	4a04      	ldr	r2, [pc, #16]	@ (8001fe0 <HAL_EXTI_IRQHandler+0x20>)
 8001fce:	6951      	ldr	r1, [r2, #20]
  if (regval != 0x00u)
 8001fd0:	420b      	tst	r3, r1
 8001fd2:	d004      	beq.n	8001fde <HAL_EXTI_IRQHandler+0x1e>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8001fd4:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001fd6:	6843      	ldr	r3, [r0, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d000      	beq.n	8001fde <HAL_EXTI_IRQHandler+0x1e>
    {
      hexti->PendingCallback();
 8001fdc:	4798      	blx	r3
    }
  }
}
 8001fde:	bd10      	pop	{r4, pc}
 8001fe0:	40010400 	.word	0x40010400

08001fe4 <HAL_GPIO_Init>:
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 8001fe4:	2300      	movs	r3, #0
{
 8001fe6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fe8:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001fea:	680a      	ldr	r2, [r1, #0]
 8001fec:	0014      	movs	r4, r2
 8001fee:	40dc      	lsrs	r4, r3
 8001ff0:	d101      	bne.n	8001ff6 <HAL_GPIO_Init+0x12>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 8001ff2:	b005      	add	sp, #20
 8001ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001ff6:	2501      	movs	r5, #1
 8001ff8:	0014      	movs	r4, r2
 8001ffa:	409d      	lsls	r5, r3
 8001ffc:	402c      	ands	r4, r5
 8001ffe:	9400      	str	r4, [sp, #0]
    if (iocurrent)
 8002000:	422a      	tst	r2, r5
 8002002:	d100      	bne.n	8002006 <HAL_GPIO_Init+0x22>
 8002004:	e09c      	b.n	8002140 <HAL_GPIO_Init+0x15c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002006:	684a      	ldr	r2, [r1, #4]
 8002008:	005f      	lsls	r7, r3, #1
 800200a:	4694      	mov	ip, r2
 800200c:	2203      	movs	r2, #3
 800200e:	4664      	mov	r4, ip
 8002010:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002012:	2403      	movs	r4, #3
 8002014:	40bc      	lsls	r4, r7
 8002016:	43e4      	mvns	r4, r4
 8002018:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800201a:	1e54      	subs	r4, r2, #1
 800201c:	2c01      	cmp	r4, #1
 800201e:	d82e      	bhi.n	800207e <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8002020:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002022:	9c01      	ldr	r4, [sp, #4]
 8002024:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002026:	68cc      	ldr	r4, [r1, #12]
 8002028:	40bc      	lsls	r4, r7
 800202a:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 800202c:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 800202e:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002030:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002032:	43ac      	bics	r4, r5
 8002034:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002036:	4664      	mov	r4, ip
 8002038:	0924      	lsrs	r4, r4, #4
 800203a:	4034      	ands	r4, r6
 800203c:	409c      	lsls	r4, r3
 800203e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8002040:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8002042:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002044:	9c01      	ldr	r4, [sp, #4]
 8002046:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002048:	688c      	ldr	r4, [r1, #8]
 800204a:	40bc      	lsls	r4, r7
 800204c:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 800204e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002050:	2a02      	cmp	r2, #2
 8002052:	d116      	bne.n	8002082 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002054:	2507      	movs	r5, #7
 8002056:	260f      	movs	r6, #15
 8002058:	401d      	ands	r5, r3
 800205a:	00ad      	lsls	r5, r5, #2
 800205c:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3U];
 800205e:	08dc      	lsrs	r4, r3, #3
 8002060:	00a4      	lsls	r4, r4, #2
 8002062:	1904      	adds	r4, r0, r4
 8002064:	9402      	str	r4, [sp, #8]
 8002066:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002068:	9603      	str	r6, [sp, #12]
 800206a:	0026      	movs	r6, r4
 800206c:	9c03      	ldr	r4, [sp, #12]
 800206e:	43a6      	bics	r6, r4
 8002070:	0034      	movs	r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002072:	690e      	ldr	r6, [r1, #16]
 8002074:	40ae      	lsls	r6, r5
 8002076:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 8002078:	9c02      	ldr	r4, [sp, #8]
 800207a:	6226      	str	r6, [r4, #32]
 800207c:	e001      	b.n	8002082 <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800207e:	2a03      	cmp	r2, #3
 8002080:	d1df      	bne.n	8002042 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002082:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8002084:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002086:	9d01      	ldr	r5, [sp, #4]
 8002088:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800208a:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800208c:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 800208e:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002090:	4662      	mov	r2, ip
 8002092:	02a4      	lsls	r4, r4, #10
 8002094:	4222      	tst	r2, r4
 8002096:	d053      	beq.n	8002140 <HAL_GPIO_Init+0x15c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002098:	2501      	movs	r5, #1
 800209a:	4c2a      	ldr	r4, [pc, #168]	@ (8002144 <HAL_GPIO_Init+0x160>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800209c:	27a0      	movs	r7, #160	@ 0xa0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800209e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80020a0:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020a2:	432a      	orrs	r2, r5
 80020a4:	6362      	str	r2, [r4, #52]	@ 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 80020a6:	4a28      	ldr	r2, [pc, #160]	@ (8002148 <HAL_GPIO_Init+0x164>)
 80020a8:	089c      	lsrs	r4, r3, #2
 80020aa:	00a4      	lsls	r4, r4, #2
 80020ac:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80020ae:	220f      	movs	r2, #15
 80020b0:	3502      	adds	r5, #2
 80020b2:	401d      	ands	r5, r3
 80020b4:	00ad      	lsls	r5, r5, #2
 80020b6:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2U];
 80020b8:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80020ba:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80020bc:	2200      	movs	r2, #0
 80020be:	42b8      	cmp	r0, r7
 80020c0:	d014      	beq.n	80020ec <HAL_GPIO_Init+0x108>
 80020c2:	4f22      	ldr	r7, [pc, #136]	@ (800214c <HAL_GPIO_Init+0x168>)
 80020c4:	3201      	adds	r2, #1
 80020c6:	42b8      	cmp	r0, r7
 80020c8:	d010      	beq.n	80020ec <HAL_GPIO_Init+0x108>
 80020ca:	4f21      	ldr	r7, [pc, #132]	@ (8002150 <HAL_GPIO_Init+0x16c>)
 80020cc:	3201      	adds	r2, #1
 80020ce:	42b8      	cmp	r0, r7
 80020d0:	d00c      	beq.n	80020ec <HAL_GPIO_Init+0x108>
 80020d2:	4f20      	ldr	r7, [pc, #128]	@ (8002154 <HAL_GPIO_Init+0x170>)
 80020d4:	3201      	adds	r2, #1
 80020d6:	42b8      	cmp	r0, r7
 80020d8:	d008      	beq.n	80020ec <HAL_GPIO_Init+0x108>
 80020da:	4f1f      	ldr	r7, [pc, #124]	@ (8002158 <HAL_GPIO_Init+0x174>)
 80020dc:	3201      	adds	r2, #1
 80020de:	42b8      	cmp	r0, r7
 80020e0:	d004      	beq.n	80020ec <HAL_GPIO_Init+0x108>
 80020e2:	4a1e      	ldr	r2, [pc, #120]	@ (800215c <HAL_GPIO_Init+0x178>)
 80020e4:	1882      	adds	r2, r0, r2
 80020e6:	1e57      	subs	r7, r2, #1
 80020e8:	41ba      	sbcs	r2, r7
 80020ea:	3205      	adds	r2, #5
 80020ec:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020ee:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80020f0:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020f2:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 80020f4:	4a1a      	ldr	r2, [pc, #104]	@ (8002160 <HAL_GPIO_Init+0x17c>)
        temp &= ~((uint32_t)iocurrent);
 80020f6:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 80020f8:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80020fa:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 80020fc:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80020fe:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002100:	02ff      	lsls	r7, r7, #11
 8002102:	d401      	bmi.n	8002108 <HAL_GPIO_Init+0x124>
        temp &= ~((uint32_t)iocurrent);
 8002104:	0035      	movs	r5, r6
 8002106:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002108:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 800210a:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800210c:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 800210e:	9d00      	ldr	r5, [sp, #0]
 8002110:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002112:	02bf      	lsls	r7, r7, #10
 8002114:	d401      	bmi.n	800211a <HAL_GPIO_Init+0x136>
        temp &= ~((uint32_t)iocurrent);
 8002116:	0035      	movs	r5, r6
 8002118:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800211a:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 800211c:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 800211e:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8002120:	9d00      	ldr	r5, [sp, #0]
 8002122:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002124:	03bf      	lsls	r7, r7, #14
 8002126:	d401      	bmi.n	800212c <HAL_GPIO_Init+0x148>
        temp &= ~((uint32_t)iocurrent);
 8002128:	0035      	movs	r5, r6
 800212a:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800212c:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 800212e:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8002130:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8002132:	9e00      	ldr	r6, [sp, #0]
 8002134:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002136:	03ff      	lsls	r7, r7, #15
 8002138:	d401      	bmi.n	800213e <HAL_GPIO_Init+0x15a>
        temp &= ~((uint32_t)iocurrent);
 800213a:	4025      	ands	r5, r4
 800213c:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 800213e:	6016      	str	r6, [r2, #0]
    position++;
 8002140:	3301      	adds	r3, #1
 8002142:	e752      	b.n	8001fea <HAL_GPIO_Init+0x6>
 8002144:	40021000 	.word	0x40021000
 8002148:	40010000 	.word	0x40010000
 800214c:	50000400 	.word	0x50000400
 8002150:	50000800 	.word	0x50000800
 8002154:	50000c00 	.word	0x50000c00
 8002158:	50001000 	.word	0x50001000
 800215c:	afffe400 	.word	0xafffe400
 8002160:	40010400 	.word	0x40010400

08002164 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002164:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 8002166:	2200      	movs	r2, #0
{
 8002168:	000f      	movs	r7, r1
 800216a:	b085      	sub	sp, #20

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 800216c:	003b      	movs	r3, r7
 800216e:	40d3      	lsrs	r3, r2
 8002170:	d101      	bne.n	8002176 <HAL_GPIO_DeInit+0x12>
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
    }
    position++;
  }
}
 8002172:	b005      	add	sp, #20
 8002174:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 8002176:	2301      	movs	r3, #1
 8002178:	4093      	lsls	r3, r2
 800217a:	001c      	movs	r4, r3
 800217c:	9301      	str	r3, [sp, #4]
 800217e:	403c      	ands	r4, r7
    if (iocurrent)
 8002180:	421f      	tst	r7, r3
 8002182:	d05a      	beq.n	800223a <HAL_GPIO_DeInit+0xd6>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002184:	4b2e      	ldr	r3, [pc, #184]	@ (8002240 <HAL_GPIO_DeInit+0xdc>)
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8002186:	2503      	movs	r5, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002188:	0891      	lsrs	r1, r2, #2
 800218a:	0089      	lsls	r1, r1, #2
 800218c:	18c9      	adds	r1, r1, r3
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 800218e:	230f      	movs	r3, #15
 8002190:	4015      	ands	r5, r2
 8002192:	00ad      	lsls	r5, r5, #2
 8002194:	40ab      	lsls	r3, r5
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002196:	688e      	ldr	r6, [r1, #8]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8002198:	9302      	str	r3, [sp, #8]
 800219a:	401e      	ands	r6, r3
 800219c:	9603      	str	r6, [sp, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800219e:	26a0      	movs	r6, #160	@ 0xa0
 80021a0:	2300      	movs	r3, #0
 80021a2:	05f6      	lsls	r6, r6, #23
 80021a4:	42b0      	cmp	r0, r6
 80021a6:	d018      	beq.n	80021da <HAL_GPIO_DeInit+0x76>
 80021a8:	4b26      	ldr	r3, [pc, #152]	@ (8002244 <HAL_GPIO_DeInit+0xe0>)
 80021aa:	469c      	mov	ip, r3
 80021ac:	2301      	movs	r3, #1
 80021ae:	4560      	cmp	r0, ip
 80021b0:	d013      	beq.n	80021da <HAL_GPIO_DeInit+0x76>
 80021b2:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <HAL_GPIO_DeInit+0xe4>)
 80021b4:	469c      	mov	ip, r3
 80021b6:	2302      	movs	r3, #2
 80021b8:	4560      	cmp	r0, ip
 80021ba:	d00e      	beq.n	80021da <HAL_GPIO_DeInit+0x76>
 80021bc:	4b23      	ldr	r3, [pc, #140]	@ (800224c <HAL_GPIO_DeInit+0xe8>)
 80021be:	469c      	mov	ip, r3
 80021c0:	2303      	movs	r3, #3
 80021c2:	4560      	cmp	r0, ip
 80021c4:	d009      	beq.n	80021da <HAL_GPIO_DeInit+0x76>
 80021c6:	4b22      	ldr	r3, [pc, #136]	@ (8002250 <HAL_GPIO_DeInit+0xec>)
 80021c8:	469c      	mov	ip, r3
 80021ca:	2304      	movs	r3, #4
 80021cc:	4560      	cmp	r0, ip
 80021ce:	d004      	beq.n	80021da <HAL_GPIO_DeInit+0x76>
 80021d0:	4b20      	ldr	r3, [pc, #128]	@ (8002254 <HAL_GPIO_DeInit+0xf0>)
 80021d2:	18c3      	adds	r3, r0, r3
 80021d4:	1e5e      	subs	r6, r3, #1
 80021d6:	41b3      	sbcs	r3, r6
 80021d8:	3305      	adds	r3, #5
 80021da:	40ab      	lsls	r3, r5
 80021dc:	9d03      	ldr	r5, [sp, #12]
 80021de:	42ab      	cmp	r3, r5
 80021e0:	d110      	bne.n	8002204 <HAL_GPIO_DeInit+0xa0>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80021e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <HAL_GPIO_DeInit+0xf4>)
 80021e4:	681d      	ldr	r5, [r3, #0]
 80021e6:	43a5      	bics	r5, r4
 80021e8:	601d      	str	r5, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80021ea:	685d      	ldr	r5, [r3, #4]
 80021ec:	43a5      	bics	r5, r4
 80021ee:	605d      	str	r5, [r3, #4]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80021f0:	68dd      	ldr	r5, [r3, #12]
 80021f2:	43a5      	bics	r5, r4
 80021f4:	60dd      	str	r5, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80021f6:	689d      	ldr	r5, [r3, #8]
 80021f8:	43a5      	bics	r5, r4
 80021fa:	609d      	str	r5, [r3, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80021fc:	688b      	ldr	r3, [r1, #8]
 80021fe:	9c02      	ldr	r4, [sp, #8]
 8002200:	43a3      	bics	r3, r4
 8002202:	608b      	str	r3, [r1, #8]
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8002204:	2403      	movs	r4, #3
 8002206:	0051      	lsls	r1, r2, #1
 8002208:	408c      	lsls	r4, r1
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800220a:	2107      	movs	r1, #7
 800220c:	260f      	movs	r6, #15
 800220e:	4011      	ands	r1, r2
 8002210:	0089      	lsls	r1, r1, #2
 8002212:	408e      	lsls	r6, r1
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8002214:	6803      	ldr	r3, [r0, #0]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8002216:	9901      	ldr	r1, [sp, #4]
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8002218:	4323      	orrs	r3, r4
 800221a:	6003      	str	r3, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800221c:	08d3      	lsrs	r3, r2, #3
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	18c3      	adds	r3, r0, r3
 8002222:	6a1d      	ldr	r5, [r3, #32]
 8002224:	43b5      	bics	r5, r6
 8002226:	621d      	str	r5, [r3, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002228:	68c3      	ldr	r3, [r0, #12]
 800222a:	43a3      	bics	r3, r4
 800222c:	60c3      	str	r3, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 800222e:	6843      	ldr	r3, [r0, #4]
 8002230:	438b      	bics	r3, r1
 8002232:	6043      	str	r3, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002234:	6883      	ldr	r3, [r0, #8]
 8002236:	43a3      	bics	r3, r4
 8002238:	6083      	str	r3, [r0, #8]
    position++;
 800223a:	3201      	adds	r2, #1
 800223c:	e796      	b.n	800216c <HAL_GPIO_DeInit+0x8>
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	40010000 	.word	0x40010000
 8002244:	50000400 	.word	0x50000400
 8002248:	50000800 	.word	0x50000800
 800224c:	50000c00 	.word	0x50000c00
 8002250:	50001000 	.word	0x50001000
 8002254:	afffe400 	.word	0xafffe400
 8002258:	40010400 	.word	0x40010400

0800225c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800225c:	6900      	ldr	r0, [r0, #16]
 800225e:	4008      	ands	r0, r1
 8002260:	1e43      	subs	r3, r0, #1
 8002262:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002264:	b2c0      	uxtb	r0, r0
}
 8002266:	4770      	bx	lr

08002268 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002268:	2a00      	cmp	r2, #0
 800226a:	d001      	beq.n	8002270 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 800226c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800226e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8002270:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8002272:	e7fc      	b.n	800226e <HAL_GPIO_WritePin+0x6>

08002274 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002274:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002276:	0013      	movs	r3, r2
 8002278:	400b      	ands	r3, r1
 800227a:	041b      	lsls	r3, r3, #16
 800227c:	4391      	bics	r1, r2
 800227e:	430b      	orrs	r3, r1
 8002280:	6183      	str	r3, [r0, #24]
}
 8002282:	4770      	bx	lr

08002284 <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 8002284:	2110      	movs	r1, #16
 8002286:	4a02      	ldr	r2, [pc, #8]	@ (8002290 <HAL_PWR_DisablePVD+0xc>)
 8002288:	6813      	ldr	r3, [r2, #0]
 800228a:	438b      	bics	r3, r1
 800228c:	6013      	str	r3, [r2, #0]
}
 800228e:	4770      	bx	lr
 8002290:	40007000 	.word	0x40007000

08002294 <HAL_PWR_EnterSLEEPMode>:
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8002294:	4b17      	ldr	r3, [pc, #92]	@ (80022f4 <HAL_PWR_EnterSLEEPMode+0x60>)
{
 8002296:	b5f0      	push	{r4, r5, r6, r7, lr}
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8002298:	681e      	ldr	r6, [r3, #0]
{
 800229a:	0005      	movs	r5, r0
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800229c:	2080      	movs	r0, #128	@ 0x80
 800229e:	0034      	movs	r4, r6
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 80022a0:	2701      	movs	r7, #1
 80022a2:	4a15      	ldr	r2, [pc, #84]	@ (80022f8 <HAL_PWR_EnterSLEEPMode+0x64>)
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80022a4:	0080      	lsls	r0, r0, #2
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 80022a6:	6a12      	ldr	r2, [r2, #32]
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80022a8:	4004      	ands	r4, r0
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 80022aa:	403a      	ands	r2, r7
  if((ulpbit != 0) && (vrefinbit != 0))
 80022ac:	4206      	tst	r6, r0
 80022ae:	d005      	beq.n	80022bc <HAL_PWR_EnterSLEEPMode+0x28>
 80022b0:	2a00      	cmp	r2, #0
 80022b2:	d003      	beq.n	80022bc <HAL_PWR_EnterSLEEPMode+0x28>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 80022b4:	6818      	ldr	r0, [r3, #0]
 80022b6:	4e11      	ldr	r6, [pc, #68]	@ (80022fc <HAL_PWR_EnterSLEEPMode+0x68>)
 80022b8:	4030      	ands	r0, r6
 80022ba:	6018      	str	r0, [r3, #0]

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 80022bc:	2603      	movs	r6, #3
  tmpreg = PWR->CR;
 80022be:	6818      	ldr	r0, [r3, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 80022c0:	43b0      	bics	r0, r6

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 80022c2:	4328      	orrs	r0, r5

  /* Store the new value */
  PWR->CR = tmpreg;
  
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80022c4:	4d0e      	ldr	r5, [pc, #56]	@ (8002300 <HAL_PWR_EnterSLEEPMode+0x6c>)
  PWR->CR = tmpreg;
 80022c6:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80022c8:	6928      	ldr	r0, [r5, #16]
 80022ca:	3601      	adds	r6, #1
 80022cc:	43b0      	bics	r0, r6
 80022ce:	6128      	str	r0, [r5, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80022d0:	2901      	cmp	r1, #1
 80022d2:	d10b      	bne.n	80022ec <HAL_PWR_EnterSLEEPMode+0x58>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80022d4:	bf30      	wfi
    __SEV();
    __WFE();
    __WFE();
  }

  if((ulpbit != 0) && (vrefinbit != 0))
 80022d6:	2c00      	cmp	r4, #0
 80022d8:	d006      	beq.n	80022e8 <HAL_PWR_EnterSLEEPMode+0x54>
 80022da:	2a00      	cmp	r2, #0
 80022dc:	d004      	beq.n	80022e8 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 80022de:	2280      	movs	r2, #128	@ 0x80
 80022e0:	6819      	ldr	r1, [r3, #0]
 80022e2:	0092      	lsls	r2, r2, #2
 80022e4:	430a      	orrs	r2, r1
 80022e6:	601a      	str	r2, [r3, #0]
  }

  /* Additional NOP to ensure all pending instructions are flushed before entering low power mode */
  __NOP();
 80022e8:	46c0      	nop			@ (mov r8, r8)

}
 80022ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __SEV();
 80022ec:	bf40      	sev
    __WFE();
 80022ee:	bf20      	wfe
    __WFE();
 80022f0:	bf20      	wfe
 80022f2:	e7f0      	b.n	80022d6 <HAL_PWR_EnterSLEEPMode+0x42>
 80022f4:	40007000 	.word	0x40007000
 80022f8:	40010000 	.word	0x40010000
 80022fc:	fffffdff 	.word	0xfffffdff
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <HAL_PWR_EnterSTOPMode>:
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8002304:	4b19      	ldr	r3, [pc, #100]	@ (800236c <HAL_PWR_EnterSTOPMode+0x68>)
{
 8002306:	b5f0      	push	{r4, r5, r6, r7, lr}
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8002308:	681e      	ldr	r6, [r3, #0]
{
 800230a:	0005      	movs	r5, r0
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800230c:	2080      	movs	r0, #128	@ 0x80
 800230e:	0034      	movs	r4, r6
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8002310:	2701      	movs	r7, #1
 8002312:	4a17      	ldr	r2, [pc, #92]	@ (8002370 <HAL_PWR_EnterSTOPMode+0x6c>)
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8002314:	0080      	lsls	r0, r0, #2
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8002316:	6a12      	ldr	r2, [r2, #32]
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8002318:	4004      	ands	r4, r0
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 800231a:	403a      	ands	r2, r7
  if((ulpbit != 0) && (vrefinbit != 0))
 800231c:	4206      	tst	r6, r0
 800231e:	d005      	beq.n	800232c <HAL_PWR_EnterSTOPMode+0x28>
 8002320:	2a00      	cmp	r2, #0
 8002322:	d003      	beq.n	800232c <HAL_PWR_EnterSTOPMode+0x28>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8002324:	6818      	ldr	r0, [r3, #0]
 8002326:	4e13      	ldr	r6, [pc, #76]	@ (8002374 <HAL_PWR_EnterSTOPMode+0x70>)
 8002328:	4030      	ands	r0, r6
 800232a:	6018      	str	r0, [r3, #0]

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 800232c:	2603      	movs	r6, #3
  tmpreg = PWR->CR;
 800232e:	6818      	ldr	r0, [r3, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8002330:	43b0      	bics	r0, r6

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8002332:	4328      	orrs	r0, r5

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8002334:	2504      	movs	r5, #4
  PWR->CR = tmpreg;
 8002336:	6018      	str	r0, [r3, #0]
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8002338:	480f      	ldr	r0, [pc, #60]	@ (8002378 <HAL_PWR_EnterSTOPMode+0x74>)
 800233a:	6906      	ldr	r6, [r0, #16]
 800233c:	4335      	orrs	r5, r6
 800233e:	6105      	str	r5, [r0, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8002340:	2901      	cmp	r1, #1
 8002342:	d10e      	bne.n	8002362 <HAL_PWR_EnterSTOPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8002344:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8002346:	2504      	movs	r5, #4
 8002348:	6901      	ldr	r1, [r0, #16]
 800234a:	43a9      	bics	r1, r5
 800234c:	6101      	str	r1, [r0, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 800234e:	2c00      	cmp	r4, #0
 8002350:	d006      	beq.n	8002360 <HAL_PWR_EnterSTOPMode+0x5c>
 8002352:	2a00      	cmp	r2, #0
 8002354:	d004      	beq.n	8002360 <HAL_PWR_EnterSTOPMode+0x5c>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8002356:	2280      	movs	r2, #128	@ 0x80
 8002358:	6819      	ldr	r1, [r3, #0]
 800235a:	0092      	lsls	r2, r2, #2
 800235c:	430a      	orrs	r2, r1
 800235e:	601a      	str	r2, [r3, #0]
  }
}
 8002360:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __SEV();
 8002362:	bf40      	sev
    __WFE();
 8002364:	bf20      	wfe
    __WFE();
 8002366:	bf20      	wfe
 8002368:	e7ed      	b.n	8002346 <HAL_PWR_EnterSTOPMode+0x42>
 800236a:	46c0      	nop			@ (mov r8, r8)
 800236c:	40007000 	.word	0x40007000
 8002370:	40010000 	.word	0x40010000
 8002374:	fffffdff 	.word	0xfffffdff
 8002378:	e000ed00 	.word	0xe000ed00

0800237c <HAL_PWREx_EnableFastWakeUp>:
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 800237c:	2380      	movs	r3, #128	@ 0x80
 800237e:	4a03      	ldr	r2, [pc, #12]	@ (800238c <HAL_PWREx_EnableFastWakeUp+0x10>)
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	6811      	ldr	r1, [r2, #0]
 8002384:	430b      	orrs	r3, r1
 8002386:	6013      	str	r3, [r2, #0]
}
 8002388:	4770      	bx	lr
 800238a:	46c0      	nop			@ (mov r8, r8)
 800238c:	40007000 	.word	0x40007000

08002390 <HAL_PWREx_EnableUltraLowPower>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8002390:	2380      	movs	r3, #128	@ 0x80
 8002392:	4a03      	ldr	r2, [pc, #12]	@ (80023a0 <HAL_PWREx_EnableUltraLowPower+0x10>)
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	6811      	ldr	r1, [r2, #0]
 8002398:	430b      	orrs	r3, r1
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	4770      	bx	lr
 800239e:	46c0      	nop			@ (mov r8, r8)
 80023a0:	40007000 	.word	0x40007000

080023a4 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023a4:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80023a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 80023a8:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 80023aa:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80023ac:	4022      	ands	r2, r4
 80023ae:	2a08      	cmp	r2, #8
 80023b0:	d034      	beq.n	800241c <HAL_RCC_GetSysClockFreq+0x78>
 80023b2:	2a0c      	cmp	r2, #12
 80023b4:	d00c      	beq.n	80023d0 <HAL_RCC_GetSysClockFreq+0x2c>
 80023b6:	2a04      	cmp	r2, #4
 80023b8:	d128      	bne.n	800240c <HAL_RCC_GetSysClockFreq+0x68>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	2310      	movs	r3, #16
 80023be:	4018      	ands	r0, r3
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80023c0:	4243      	negs	r3, r0
 80023c2:	4158      	adcs	r0, r3
 80023c4:	4b17      	ldr	r3, [pc, #92]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x80>)
 80023c6:	4240      	negs	r0, r0
 80023c8:	4018      	ands	r0, r3
 80023ca:	4b17      	ldr	r3, [pc, #92]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x84>)
 80023cc:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80023ce:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80023d0:	02a2      	lsls	r2, r4, #10
 80023d2:	4816      	ldr	r0, [pc, #88]	@ (800242c <HAL_RCC_GetSysClockFreq+0x88>)
 80023d4:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80023d6:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023d8:	2280      	movs	r2, #128	@ 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80023da:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023dc:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80023de:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023e0:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80023e2:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023e4:	4211      	tst	r1, r2
 80023e6:	d009      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0x58>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80023e8:	4a11      	ldr	r2, [pc, #68]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x8c>)
 80023ea:	2300      	movs	r3, #0
 80023ec:	2100      	movs	r1, #0
 80023ee:	f7fe f83d 	bl	800046c <__aeabi_lmul>
 80023f2:	0022      	movs	r2, r4
 80023f4:	2300      	movs	r3, #0
 80023f6:	f7fe f819 	bl	800042c <__aeabi_uldivmod>
 80023fa:	e7e8      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x2a>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	2310      	movs	r3, #16
 8002400:	421a      	tst	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_GetSysClockFreq+0x64>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002404:	4a08      	ldr	r2, [pc, #32]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x84>)
 8002406:	e7f0      	b.n	80023ea <HAL_RCC_GetSysClockFreq+0x46>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002408:	4a0a      	ldr	r2, [pc, #40]	@ (8002434 <HAL_RCC_GetSysClockFreq+0x90>)
 800240a:	e7ee      	b.n	80023ea <HAL_RCC_GetSysClockFreq+0x46>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800240c:	2080      	movs	r0, #128	@ 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800240e:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002410:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002412:	041b      	lsls	r3, r3, #16
 8002414:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002416:	3301      	adds	r3, #1
 8002418:	4098      	lsls	r0, r3
      break;
 800241a:	e7d8      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x2a>
  switch (tmpreg & RCC_CFGR_SWS)
 800241c:	4804      	ldr	r0, [pc, #16]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x8c>)
 800241e:	e7d6      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x2a>
 8002420:	40021000 	.word	0x40021000
 8002424:	00b71b00 	.word	0x00b71b00
 8002428:	003d0900 	.word	0x003d0900
 800242c:	08006f24 	.word	0x08006f24
 8002430:	007a1200 	.word	0x007a1200
 8002434:	00f42400 	.word	0x00f42400

08002438 <HAL_RCC_OscConfig>:
{
 8002438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800243a:	0005      	movs	r5, r0
 800243c:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 800243e:	2800      	cmp	r0, #0
 8002440:	d059      	beq.n	80024f6 <HAL_RCC_OscConfig+0xbe>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002442:	230c      	movs	r3, #12
 8002444:	4cb8      	ldr	r4, [pc, #736]	@ (8002728 <HAL_RCC_OscConfig+0x2f0>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002446:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002448:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800244a:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800244c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	025b      	lsls	r3, r3, #9
 8002452:	0019      	movs	r1, r3
 8002454:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002456:	07d2      	lsls	r2, r2, #31
 8002458:	d441      	bmi.n	80024de <HAL_RCC_OscConfig+0xa6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800245a:	682b      	ldr	r3, [r5, #0]
 800245c:	079b      	lsls	r3, r3, #30
 800245e:	d500      	bpl.n	8002462 <HAL_RCC_OscConfig+0x2a>
 8002460:	e08a      	b.n	8002578 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002462:	682b      	ldr	r3, [r5, #0]
 8002464:	06db      	lsls	r3, r3, #27
 8002466:	d528      	bpl.n	80024ba <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002468:	2e00      	cmp	r6, #0
 800246a:	d000      	beq.n	800246e <HAL_RCC_OscConfig+0x36>
 800246c:	e0e3      	b.n	8002636 <HAL_RCC_OscConfig+0x1fe>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800246e:	6823      	ldr	r3, [r4, #0]
 8002470:	059b      	lsls	r3, r3, #22
 8002472:	d502      	bpl.n	800247a <HAL_RCC_OscConfig+0x42>
 8002474:	69eb      	ldr	r3, [r5, #28]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d03d      	beq.n	80024f6 <HAL_RCC_OscConfig+0xbe>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800247a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800247c:	6862      	ldr	r2, [r4, #4]
 800247e:	49ab      	ldr	r1, [pc, #684]	@ (800272c <HAL_RCC_OscConfig+0x2f4>)
 8002480:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8002482:	400a      	ands	r2, r1
 8002484:	431a      	orrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002486:	0b5b      	lsrs	r3, r3, #13
 8002488:	3301      	adds	r3, #1
 800248a:	023f      	lsls	r7, r7, #8
 800248c:	409f      	lsls	r7, r3
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800248e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002490:	6861      	ldr	r1, [r4, #4]
 8002492:	6a2a      	ldr	r2, [r5, #32]
 8002494:	0209      	lsls	r1, r1, #8
 8002496:	0a09      	lsrs	r1, r1, #8
 8002498:	0612      	lsls	r2, r2, #24
 800249a:	430a      	orrs	r2, r1
 800249c:	6062      	str	r2, [r4, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800249e:	68e1      	ldr	r1, [r4, #12]
 80024a0:	48a3      	ldr	r0, [pc, #652]	@ (8002730 <HAL_RCC_OscConfig+0x2f8>)
 80024a2:	060b      	lsls	r3, r1, #24
 80024a4:	0f1b      	lsrs	r3, r3, #28
 80024a6:	5cc3      	ldrb	r3, [r0, r3]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80024a8:	4aa2      	ldr	r2, [pc, #648]	@ (8002734 <HAL_RCC_OscConfig+0x2fc>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80024aa:	40df      	lsrs	r7, r3
        status = HAL_InitTick (uwTickPrio);
 80024ac:	4ba2      	ldr	r3, [pc, #648]	@ (8002738 <HAL_RCC_OscConfig+0x300>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80024ae:	6017      	str	r7, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	f7fe ff09 	bl	80012c8 <HAL_InitTick>
        if(status != HAL_OK)
 80024b6:	2800      	cmp	r0, #0
 80024b8:	d134      	bne.n	8002524 <HAL_RCC_OscConfig+0xec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ba:	682b      	ldr	r3, [r5, #0]
 80024bc:	071b      	lsls	r3, r3, #28
 80024be:	d500      	bpl.n	80024c2 <HAL_RCC_OscConfig+0x8a>
 80024c0:	e0f0      	b.n	80026a4 <HAL_RCC_OscConfig+0x26c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024c2:	682b      	ldr	r3, [r5, #0]
 80024c4:	075b      	lsls	r3, r3, #29
 80024c6:	d500      	bpl.n	80024ca <HAL_RCC_OscConfig+0x92>
 80024c8:	e112      	b.n	80026f0 <HAL_RCC_OscConfig+0x2b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024ca:	682b      	ldr	r3, [r5, #0]
 80024cc:	069b      	lsls	r3, r3, #26
 80024ce:	d500      	bpl.n	80024d2 <HAL_RCC_OscConfig+0x9a>
 80024d0:	e197      	b.n	8002802 <HAL_RCC_OscConfig+0x3ca>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024d2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d000      	beq.n	80024da <HAL_RCC_OscConfig+0xa2>
 80024d8:	e1c6      	b.n	8002868 <HAL_RCC_OscConfig+0x430>
  return HAL_OK;
 80024da:	2000      	movs	r0, #0
 80024dc:	e022      	b.n	8002524 <HAL_RCC_OscConfig+0xec>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024de:	2e08      	cmp	r6, #8
 80024e0:	d003      	beq.n	80024ea <HAL_RCC_OscConfig+0xb2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024e2:	2e0c      	cmp	r6, #12
 80024e4:	d109      	bne.n	80024fa <HAL_RCC_OscConfig+0xc2>
 80024e6:	2f00      	cmp	r7, #0
 80024e8:	d007      	beq.n	80024fa <HAL_RCC_OscConfig+0xc2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024ea:	6823      	ldr	r3, [r4, #0]
 80024ec:	039b      	lsls	r3, r3, #14
 80024ee:	d5b4      	bpl.n	800245a <HAL_RCC_OscConfig+0x22>
 80024f0:	686b      	ldr	r3, [r5, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1b1      	bne.n	800245a <HAL_RCC_OscConfig+0x22>
    return HAL_ERROR;
 80024f6:	2001      	movs	r0, #1
 80024f8:	e014      	b.n	8002524 <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024fa:	686a      	ldr	r2, [r5, #4]
 80024fc:	428a      	cmp	r2, r1
 80024fe:	d113      	bne.n	8002528 <HAL_RCC_OscConfig+0xf0>
 8002500:	6822      	ldr	r2, [r4, #0]
 8002502:	4313      	orrs	r3, r2
 8002504:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002506:	f7fe fee1 	bl	80012cc <HAL_GetTick>
 800250a:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800250c:	2280      	movs	r2, #128	@ 0x80
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	0292      	lsls	r2, r2, #10
 8002512:	4213      	tst	r3, r2
 8002514:	d1a1      	bne.n	800245a <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002516:	f7fe fed9 	bl	80012cc <HAL_GetTick>
 800251a:	9b00      	ldr	r3, [sp, #0]
 800251c:	1ac0      	subs	r0, r0, r3
 800251e:	2864      	cmp	r0, #100	@ 0x64
 8002520:	d9f4      	bls.n	800250c <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
 8002522:	2003      	movs	r0, #3
}
 8002524:	b005      	add	sp, #20
 8002526:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002528:	21a0      	movs	r1, #160	@ 0xa0
 800252a:	02c9      	lsls	r1, r1, #11
 800252c:	428a      	cmp	r2, r1
 800252e:	d105      	bne.n	800253c <HAL_RCC_OscConfig+0x104>
 8002530:	2280      	movs	r2, #128	@ 0x80
 8002532:	6821      	ldr	r1, [r4, #0]
 8002534:	02d2      	lsls	r2, r2, #11
 8002536:	430a      	orrs	r2, r1
 8002538:	6022      	str	r2, [r4, #0]
 800253a:	e7e1      	b.n	8002500 <HAL_RCC_OscConfig+0xc8>
 800253c:	6821      	ldr	r1, [r4, #0]
 800253e:	487f      	ldr	r0, [pc, #508]	@ (800273c <HAL_RCC_OscConfig+0x304>)
 8002540:	4001      	ands	r1, r0
 8002542:	6021      	str	r1, [r4, #0]
 8002544:	6821      	ldr	r1, [r4, #0]
 8002546:	400b      	ands	r3, r1
 8002548:	9303      	str	r3, [sp, #12]
 800254a:	9b03      	ldr	r3, [sp, #12]
 800254c:	497c      	ldr	r1, [pc, #496]	@ (8002740 <HAL_RCC_OscConfig+0x308>)
 800254e:	6823      	ldr	r3, [r4, #0]
 8002550:	400b      	ands	r3, r1
 8002552:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002554:	2a00      	cmp	r2, #0
 8002556:	d1d6      	bne.n	8002506 <HAL_RCC_OscConfig+0xce>
        tickstart = HAL_GetTick();
 8002558:	f7fe feb8 	bl	80012cc <HAL_GetTick>
 800255c:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800255e:	2280      	movs	r2, #128	@ 0x80
 8002560:	6823      	ldr	r3, [r4, #0]
 8002562:	0292      	lsls	r2, r2, #10
 8002564:	4213      	tst	r3, r2
 8002566:	d100      	bne.n	800256a <HAL_RCC_OscConfig+0x132>
 8002568:	e777      	b.n	800245a <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800256a:	f7fe feaf 	bl	80012cc <HAL_GetTick>
 800256e:	9b00      	ldr	r3, [sp, #0]
 8002570:	1ac0      	subs	r0, r0, r3
 8002572:	2864      	cmp	r0, #100	@ 0x64
 8002574:	d9f3      	bls.n	800255e <HAL_RCC_OscConfig+0x126>
 8002576:	e7d4      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002578:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 800257a:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800257c:	4213      	tst	r3, r2
 800257e:	d003      	beq.n	8002588 <HAL_RCC_OscConfig+0x150>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002580:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002582:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002584:	4311      	orrs	r1, r2
 8002586:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002588:	2e04      	cmp	r6, #4
 800258a:	d003      	beq.n	8002594 <HAL_RCC_OscConfig+0x15c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800258c:	2e0c      	cmp	r6, #12
 800258e:	d124      	bne.n	80025da <HAL_RCC_OscConfig+0x1a2>
 8002590:	2f00      	cmp	r7, #0
 8002592:	d122      	bne.n	80025da <HAL_RCC_OscConfig+0x1a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002594:	6822      	ldr	r2, [r4, #0]
 8002596:	0752      	lsls	r2, r2, #29
 8002598:	d501      	bpl.n	800259e <HAL_RCC_OscConfig+0x166>
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0ab      	beq.n	80024f6 <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259e:	6861      	ldr	r1, [r4, #4]
 80025a0:	692a      	ldr	r2, [r5, #16]
 80025a2:	4868      	ldr	r0, [pc, #416]	@ (8002744 <HAL_RCC_OscConfig+0x30c>)
 80025a4:	0212      	lsls	r2, r2, #8
 80025a6:	4001      	ands	r1, r0
 80025a8:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80025aa:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ac:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80025ae:	6822      	ldr	r2, [r4, #0]
 80025b0:	438a      	bics	r2, r1
 80025b2:	4313      	orrs	r3, r2
 80025b4:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025b6:	f7ff fef5 	bl	80023a4 <HAL_RCC_GetSysClockFreq>
 80025ba:	68e3      	ldr	r3, [r4, #12]
 80025bc:	4a5c      	ldr	r2, [pc, #368]	@ (8002730 <HAL_RCC_OscConfig+0x2f8>)
 80025be:	061b      	lsls	r3, r3, #24
 80025c0:	0f1b      	lsrs	r3, r3, #28
 80025c2:	5cd3      	ldrb	r3, [r2, r3]
 80025c4:	495b      	ldr	r1, [pc, #364]	@ (8002734 <HAL_RCC_OscConfig+0x2fc>)
 80025c6:	40d8      	lsrs	r0, r3
      status = HAL_InitTick (uwTickPrio);
 80025c8:	4b5b      	ldr	r3, [pc, #364]	@ (8002738 <HAL_RCC_OscConfig+0x300>)
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025ca:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 80025cc:	6818      	ldr	r0, [r3, #0]
 80025ce:	f7fe fe7b 	bl	80012c8 <HAL_InitTick>
      if(status != HAL_OK)
 80025d2:	2800      	cmp	r0, #0
 80025d4:	d100      	bne.n	80025d8 <HAL_RCC_OscConfig+0x1a0>
 80025d6:	e744      	b.n	8002462 <HAL_RCC_OscConfig+0x2a>
 80025d8:	e7a4      	b.n	8002524 <HAL_RCC_OscConfig+0xec>
      if(hsi_state != RCC_HSI_OFF)
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d019      	beq.n	8002612 <HAL_RCC_OscConfig+0x1da>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80025de:	2109      	movs	r1, #9
 80025e0:	6822      	ldr	r2, [r4, #0]
 80025e2:	438a      	bics	r2, r1
 80025e4:	4313      	orrs	r3, r2
 80025e6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80025e8:	f7fe fe70 	bl	80012cc <HAL_GetTick>
 80025ec:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025ee:	2204      	movs	r2, #4
 80025f0:	6823      	ldr	r3, [r4, #0]
 80025f2:	4213      	tst	r3, r2
 80025f4:	d007      	beq.n	8002606 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f6:	6862      	ldr	r2, [r4, #4]
 80025f8:	692b      	ldr	r3, [r5, #16]
 80025fa:	4952      	ldr	r1, [pc, #328]	@ (8002744 <HAL_RCC_OscConfig+0x30c>)
 80025fc:	021b      	lsls	r3, r3, #8
 80025fe:	400a      	ands	r2, r1
 8002600:	4313      	orrs	r3, r2
 8002602:	6063      	str	r3, [r4, #4]
 8002604:	e72d      	b.n	8002462 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002606:	f7fe fe61 	bl	80012cc <HAL_GetTick>
 800260a:	1bc0      	subs	r0, r0, r7
 800260c:	2802      	cmp	r0, #2
 800260e:	d9ee      	bls.n	80025ee <HAL_RCC_OscConfig+0x1b6>
 8002610:	e787      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI_DISABLE();
 8002612:	2201      	movs	r2, #1
 8002614:	6823      	ldr	r3, [r4, #0]
 8002616:	4393      	bics	r3, r2
 8002618:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800261a:	f7fe fe57 	bl	80012cc <HAL_GetTick>
 800261e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002620:	2204      	movs	r2, #4
 8002622:	6823      	ldr	r3, [r4, #0]
 8002624:	4213      	tst	r3, r2
 8002626:	d100      	bne.n	800262a <HAL_RCC_OscConfig+0x1f2>
 8002628:	e71b      	b.n	8002462 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800262a:	f7fe fe4f 	bl	80012cc <HAL_GetTick>
 800262e:	1bc0      	subs	r0, r0, r7
 8002630:	2802      	cmp	r0, #2
 8002632:	d9f5      	bls.n	8002620 <HAL_RCC_OscConfig+0x1e8>
 8002634:	e775      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002636:	69eb      	ldr	r3, [r5, #28]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d020      	beq.n	800267e <HAL_RCC_OscConfig+0x246>
        __HAL_RCC_MSI_ENABLE();
 800263c:	2380      	movs	r3, #128	@ 0x80
 800263e:	6822      	ldr	r2, [r4, #0]
 8002640:	005b      	lsls	r3, r3, #1
 8002642:	4313      	orrs	r3, r2
 8002644:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002646:	f7fe fe41 	bl	80012cc <HAL_GetTick>
 800264a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800264c:	2280      	movs	r2, #128	@ 0x80
 800264e:	6823      	ldr	r3, [r4, #0]
 8002650:	0092      	lsls	r2, r2, #2
 8002652:	4213      	tst	r3, r2
 8002654:	d00d      	beq.n	8002672 <HAL_RCC_OscConfig+0x23a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002656:	6863      	ldr	r3, [r4, #4]
 8002658:	4a34      	ldr	r2, [pc, #208]	@ (800272c <HAL_RCC_OscConfig+0x2f4>)
 800265a:	4013      	ands	r3, r2
 800265c:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 800265e:	4313      	orrs	r3, r2
 8002660:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002662:	6862      	ldr	r2, [r4, #4]
 8002664:	6a2b      	ldr	r3, [r5, #32]
 8002666:	0212      	lsls	r2, r2, #8
 8002668:	061b      	lsls	r3, r3, #24
 800266a:	0a12      	lsrs	r2, r2, #8
 800266c:	4313      	orrs	r3, r2
 800266e:	6063      	str	r3, [r4, #4]
 8002670:	e723      	b.n	80024ba <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002672:	f7fe fe2b 	bl	80012cc <HAL_GetTick>
 8002676:	1bc0      	subs	r0, r0, r7
 8002678:	2802      	cmp	r0, #2
 800267a:	d9e7      	bls.n	800264c <HAL_RCC_OscConfig+0x214>
 800267c:	e751      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_MSI_DISABLE();
 800267e:	6823      	ldr	r3, [r4, #0]
 8002680:	4a31      	ldr	r2, [pc, #196]	@ (8002748 <HAL_RCC_OscConfig+0x310>)
 8002682:	4013      	ands	r3, r2
 8002684:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002686:	f7fe fe21 	bl	80012cc <HAL_GetTick>
 800268a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800268c:	2280      	movs	r2, #128	@ 0x80
 800268e:	6823      	ldr	r3, [r4, #0]
 8002690:	0092      	lsls	r2, r2, #2
 8002692:	4213      	tst	r3, r2
 8002694:	d100      	bne.n	8002698 <HAL_RCC_OscConfig+0x260>
 8002696:	e710      	b.n	80024ba <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002698:	f7fe fe18 	bl	80012cc <HAL_GetTick>
 800269c:	1bc0      	subs	r0, r0, r7
 800269e:	2802      	cmp	r0, #2
 80026a0:	d9f4      	bls.n	800268c <HAL_RCC_OscConfig+0x254>
 80026a2:	e73e      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026a4:	696a      	ldr	r2, [r5, #20]
 80026a6:	2301      	movs	r3, #1
 80026a8:	2a00      	cmp	r2, #0
 80026aa:	d010      	beq.n	80026ce <HAL_RCC_OscConfig+0x296>
      __HAL_RCC_LSI_ENABLE();
 80026ac:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80026ae:	4313      	orrs	r3, r2
 80026b0:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80026b2:	f7fe fe0b 	bl	80012cc <HAL_GetTick>
 80026b6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026b8:	2202      	movs	r2, #2
 80026ba:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80026bc:	4213      	tst	r3, r2
 80026be:	d000      	beq.n	80026c2 <HAL_RCC_OscConfig+0x28a>
 80026c0:	e6ff      	b.n	80024c2 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026c2:	f7fe fe03 	bl	80012cc <HAL_GetTick>
 80026c6:	1bc0      	subs	r0, r0, r7
 80026c8:	2802      	cmp	r0, #2
 80026ca:	d9f5      	bls.n	80026b8 <HAL_RCC_OscConfig+0x280>
 80026cc:	e729      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
      __HAL_RCC_LSI_DISABLE();
 80026ce:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80026d0:	439a      	bics	r2, r3
 80026d2:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80026d4:	f7fe fdfa 	bl	80012cc <HAL_GetTick>
 80026d8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026da:	2202      	movs	r2, #2
 80026dc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80026de:	4213      	tst	r3, r2
 80026e0:	d100      	bne.n	80026e4 <HAL_RCC_OscConfig+0x2ac>
 80026e2:	e6ee      	b.n	80024c2 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026e4:	f7fe fdf2 	bl	80012cc <HAL_GetTick>
 80026e8:	1bc0      	subs	r0, r0, r7
 80026ea:	2802      	cmp	r0, #2
 80026ec:	d9f5      	bls.n	80026da <HAL_RCC_OscConfig+0x2a2>
 80026ee:	e718      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026f0:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80026f2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026f4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80026f6:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80026f8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026fa:	421a      	tst	r2, r3
 80026fc:	d104      	bne.n	8002708 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_PWR_CLK_ENABLE();
 80026fe:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002700:	4313      	orrs	r3, r2
 8002702:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 8002704:	2301      	movs	r3, #1
 8002706:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002708:	2280      	movs	r2, #128	@ 0x80
 800270a:	4f10      	ldr	r7, [pc, #64]	@ (800274c <HAL_RCC_OscConfig+0x314>)
 800270c:	0052      	lsls	r2, r2, #1
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	4213      	tst	r3, r2
 8002712:	d01d      	beq.n	8002750 <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002714:	2280      	movs	r2, #128	@ 0x80
 8002716:	68ab      	ldr	r3, [r5, #8]
 8002718:	0052      	lsls	r2, r2, #1
 800271a:	4293      	cmp	r3, r2
 800271c:	d12c      	bne.n	8002778 <HAL_RCC_OscConfig+0x340>
 800271e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002720:	4313      	orrs	r3, r2
 8002722:	6523      	str	r3, [r4, #80]	@ 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002724:	e04d      	b.n	80027c2 <HAL_RCC_OscConfig+0x38a>
 8002726:	46c0      	nop			@ (mov r8, r8)
 8002728:	40021000 	.word	0x40021000
 800272c:	ffff1fff 	.word	0xffff1fff
 8002730:	08006f2d 	.word	0x08006f2d
 8002734:	20000014 	.word	0x20000014
 8002738:	2000001c 	.word	0x2000001c
 800273c:	fffeffff 	.word	0xfffeffff
 8002740:	fffbffff 	.word	0xfffbffff
 8002744:	ffffe0ff 	.word	0xffffe0ff
 8002748:	fffffeff 	.word	0xfffffeff
 800274c:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002750:	2280      	movs	r2, #128	@ 0x80
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	0052      	lsls	r2, r2, #1
 8002756:	4313      	orrs	r3, r2
 8002758:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800275a:	f7fe fdb7 	bl	80012cc <HAL_GetTick>
 800275e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002760:	2280      	movs	r2, #128	@ 0x80
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	0052      	lsls	r2, r2, #1
 8002766:	4213      	tst	r3, r2
 8002768:	d1d4      	bne.n	8002714 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800276a:	f7fe fdaf 	bl	80012cc <HAL_GetTick>
 800276e:	9b01      	ldr	r3, [sp, #4]
 8002770:	1ac0      	subs	r0, r0, r3
 8002772:	2864      	cmp	r0, #100	@ 0x64
 8002774:	d9f4      	bls.n	8002760 <HAL_RCC_OscConfig+0x328>
 8002776:	e6d4      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002778:	2b00      	cmp	r3, #0
 800277a:	d116      	bne.n	80027aa <HAL_RCC_OscConfig+0x372>
 800277c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800277e:	4a6b      	ldr	r2, [pc, #428]	@ (800292c <HAL_RCC_OscConfig+0x4f4>)
 8002780:	4013      	ands	r3, r2
 8002782:	6523      	str	r3, [r4, #80]	@ 0x50
 8002784:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002786:	4a6a      	ldr	r2, [pc, #424]	@ (8002930 <HAL_RCC_OscConfig+0x4f8>)
 8002788:	4013      	ands	r3, r2
 800278a:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 800278c:	f7fe fd9e 	bl	80012cc <HAL_GetTick>
 8002790:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002792:	2280      	movs	r2, #128	@ 0x80
 8002794:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002796:	0092      	lsls	r2, r2, #2
 8002798:	4213      	tst	r3, r2
 800279a:	d01a      	beq.n	80027d2 <HAL_RCC_OscConfig+0x39a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800279c:	f7fe fd96 	bl	80012cc <HAL_GetTick>
 80027a0:	4b64      	ldr	r3, [pc, #400]	@ (8002934 <HAL_RCC_OscConfig+0x4fc>)
 80027a2:	1bc0      	subs	r0, r0, r7
 80027a4:	4298      	cmp	r0, r3
 80027a6:	d9f4      	bls.n	8002792 <HAL_RCC_OscConfig+0x35a>
 80027a8:	e6bb      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027aa:	21a0      	movs	r1, #160	@ 0xa0
 80027ac:	00c9      	lsls	r1, r1, #3
 80027ae:	428b      	cmp	r3, r1
 80027b0:	d118      	bne.n	80027e4 <HAL_RCC_OscConfig+0x3ac>
 80027b2:	2380      	movs	r3, #128	@ 0x80
 80027b4:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	430b      	orrs	r3, r1
 80027ba:	6523      	str	r3, [r4, #80]	@ 0x50
 80027bc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80027be:	431a      	orrs	r2, r3
 80027c0:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80027c2:	f7fe fd83 	bl	80012cc <HAL_GetTick>
 80027c6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027c8:	2280      	movs	r2, #128	@ 0x80
 80027ca:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80027cc:	0092      	lsls	r2, r2, #2
 80027ce:	4213      	tst	r3, r2
 80027d0:	d010      	beq.n	80027f4 <HAL_RCC_OscConfig+0x3bc>
    if(pwrclkchanged == SET)
 80027d2:	9b00      	ldr	r3, [sp, #0]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d000      	beq.n	80027da <HAL_RCC_OscConfig+0x3a2>
 80027d8:	e677      	b.n	80024ca <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 80027da:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80027dc:	4a56      	ldr	r2, [pc, #344]	@ (8002938 <HAL_RCC_OscConfig+0x500>)
 80027de:	4013      	ands	r3, r2
 80027e0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80027e2:	e672      	b.n	80024ca <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80027e6:	4a51      	ldr	r2, [pc, #324]	@ (800292c <HAL_RCC_OscConfig+0x4f4>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	6523      	str	r3, [r4, #80]	@ 0x50
 80027ec:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80027ee:	4a50      	ldr	r2, [pc, #320]	@ (8002930 <HAL_RCC_OscConfig+0x4f8>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	e796      	b.n	8002722 <HAL_RCC_OscConfig+0x2ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027f4:	f7fe fd6a 	bl	80012cc <HAL_GetTick>
 80027f8:	4b4e      	ldr	r3, [pc, #312]	@ (8002934 <HAL_RCC_OscConfig+0x4fc>)
 80027fa:	1bc0      	subs	r0, r0, r7
 80027fc:	4298      	cmp	r0, r3
 80027fe:	d9e3      	bls.n	80027c8 <HAL_RCC_OscConfig+0x390>
 8002800:	e68f      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002802:	69aa      	ldr	r2, [r5, #24]
 8002804:	2101      	movs	r1, #1
 8002806:	4b4d      	ldr	r3, [pc, #308]	@ (800293c <HAL_RCC_OscConfig+0x504>)
 8002808:	2a00      	cmp	r2, #0
 800280a:	d018      	beq.n	800283e <HAL_RCC_OscConfig+0x406>
        __HAL_RCC_HSI48_ENABLE();
 800280c:	68a2      	ldr	r2, [r4, #8]
 800280e:	430a      	orrs	r2, r1
 8002810:	60a2      	str	r2, [r4, #8]
 8002812:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002814:	430a      	orrs	r2, r1
 8002816:	6362      	str	r2, [r4, #52]	@ 0x34
 8002818:	2280      	movs	r2, #128	@ 0x80
 800281a:	6a19      	ldr	r1, [r3, #32]
 800281c:	0192      	lsls	r2, r2, #6
 800281e:	430a      	orrs	r2, r1
 8002820:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 8002822:	f7fe fd53 	bl	80012cc <HAL_GetTick>
 8002826:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002828:	2202      	movs	r2, #2
 800282a:	68a3      	ldr	r3, [r4, #8]
 800282c:	4213      	tst	r3, r2
 800282e:	d000      	beq.n	8002832 <HAL_RCC_OscConfig+0x3fa>
 8002830:	e64f      	b.n	80024d2 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002832:	f7fe fd4b 	bl	80012cc <HAL_GetTick>
 8002836:	1bc0      	subs	r0, r0, r7
 8002838:	2802      	cmp	r0, #2
 800283a:	d9f5      	bls.n	8002828 <HAL_RCC_OscConfig+0x3f0>
 800283c:	e671      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_HSI48_DISABLE();
 800283e:	68a2      	ldr	r2, [r4, #8]
 8002840:	438a      	bics	r2, r1
 8002842:	60a2      	str	r2, [r4, #8]
 8002844:	6a1a      	ldr	r2, [r3, #32]
 8002846:	493e      	ldr	r1, [pc, #248]	@ (8002940 <HAL_RCC_OscConfig+0x508>)
 8002848:	400a      	ands	r2, r1
 800284a:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 800284c:	f7fe fd3e 	bl	80012cc <HAL_GetTick>
 8002850:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002852:	2202      	movs	r2, #2
 8002854:	68a3      	ldr	r3, [r4, #8]
 8002856:	4213      	tst	r3, r2
 8002858:	d100      	bne.n	800285c <HAL_RCC_OscConfig+0x424>
 800285a:	e63a      	b.n	80024d2 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800285c:	f7fe fd36 	bl	80012cc <HAL_GetTick>
 8002860:	1bc0      	subs	r0, r0, r7
 8002862:	2802      	cmp	r0, #2
 8002864:	d9f5      	bls.n	8002852 <HAL_RCC_OscConfig+0x41a>
 8002866:	e65c      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002868:	2e0c      	cmp	r6, #12
 800286a:	d043      	beq.n	80028f4 <HAL_RCC_OscConfig+0x4bc>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800286c:	4a35      	ldr	r2, [pc, #212]	@ (8002944 <HAL_RCC_OscConfig+0x50c>)
 800286e:	2b02      	cmp	r3, #2
 8002870:	d12e      	bne.n	80028d0 <HAL_RCC_OscConfig+0x498>
        __HAL_RCC_PLL_DISABLE();
 8002872:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002874:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002876:	4013      	ands	r3, r2
 8002878:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800287a:	f7fe fd27 	bl	80012cc <HAL_GetTick>
 800287e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002880:	04bf      	lsls	r7, r7, #18
 8002882:	6823      	ldr	r3, [r4, #0]
 8002884:	423b      	tst	r3, r7
 8002886:	d11d      	bne.n	80028c4 <HAL_RCC_OscConfig+0x48c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002888:	6b29      	ldr	r1, [r5, #48]	@ 0x30
 800288a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800288c:	68e2      	ldr	r2, [r4, #12]
 800288e:	430b      	orrs	r3, r1
 8002890:	492d      	ldr	r1, [pc, #180]	@ (8002948 <HAL_RCC_OscConfig+0x510>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002892:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002894:	400a      	ands	r2, r1
 8002896:	4313      	orrs	r3, r2
 8002898:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800289a:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800289c:	4313      	orrs	r3, r2
 800289e:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80028a0:	2380      	movs	r3, #128	@ 0x80
 80028a2:	6822      	ldr	r2, [r4, #0]
 80028a4:	045b      	lsls	r3, r3, #17
 80028a6:	4313      	orrs	r3, r2
 80028a8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80028aa:	f7fe fd0f 	bl	80012cc <HAL_GetTick>
 80028ae:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80028b0:	6823      	ldr	r3, [r4, #0]
 80028b2:	4233      	tst	r3, r6
 80028b4:	d000      	beq.n	80028b8 <HAL_RCC_OscConfig+0x480>
 80028b6:	e610      	b.n	80024da <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028b8:	f7fe fd08 	bl	80012cc <HAL_GetTick>
 80028bc:	1b40      	subs	r0, r0, r5
 80028be:	2802      	cmp	r0, #2
 80028c0:	d9f6      	bls.n	80028b0 <HAL_RCC_OscConfig+0x478>
 80028c2:	e62e      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c4:	f7fe fd02 	bl	80012cc <HAL_GetTick>
 80028c8:	1b80      	subs	r0, r0, r6
 80028ca:	2802      	cmp	r0, #2
 80028cc:	d9d9      	bls.n	8002882 <HAL_RCC_OscConfig+0x44a>
 80028ce:	e628      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
        __HAL_RCC_PLL_DISABLE();
 80028d0:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80028d2:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80028d4:	4013      	ands	r3, r2
 80028d6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80028d8:	f7fe fcf8 	bl	80012cc <HAL_GetTick>
 80028dc:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80028de:	04b6      	lsls	r6, r6, #18
 80028e0:	6823      	ldr	r3, [r4, #0]
 80028e2:	4233      	tst	r3, r6
 80028e4:	d100      	bne.n	80028e8 <HAL_RCC_OscConfig+0x4b0>
 80028e6:	e5f8      	b.n	80024da <HAL_RCC_OscConfig+0xa2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e8:	f7fe fcf0 	bl	80012cc <HAL_GetTick>
 80028ec:	1b40      	subs	r0, r0, r5
 80028ee:	2802      	cmp	r0, #2
 80028f0:	d9f6      	bls.n	80028e0 <HAL_RCC_OscConfig+0x4a8>
 80028f2:	e616      	b.n	8002522 <HAL_RCC_OscConfig+0xea>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d100      	bne.n	80028fa <HAL_RCC_OscConfig+0x4c2>
 80028f8:	e5fd      	b.n	80024f6 <HAL_RCC_OscConfig+0xbe>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fa:	2380      	movs	r3, #128	@ 0x80
        pll_config = RCC->CFGR;
 80028fc:	68e0      	ldr	r0, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028fe:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 8002900:	025b      	lsls	r3, r3, #9
 8002902:	4003      	ands	r3, r0
 8002904:	4293      	cmp	r3, r2
 8002906:	d000      	beq.n	800290a <HAL_RCC_OscConfig+0x4d2>
 8002908:	e5f5      	b.n	80024f6 <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800290a:	23f0      	movs	r3, #240	@ 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290c:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800290e:	039b      	lsls	r3, r3, #14
 8002910:	4003      	ands	r3, r0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002912:	4293      	cmp	r3, r2
 8002914:	d000      	beq.n	8002918 <HAL_RCC_OscConfig+0x4e0>
 8002916:	e5ee      	b.n	80024f6 <HAL_RCC_OscConfig+0xbe>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002918:	23c0      	movs	r3, #192	@ 0xc0
 800291a:	041b      	lsls	r3, r3, #16
 800291c:	4018      	ands	r0, r3
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800291e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002920:	1ac0      	subs	r0, r0, r3
 8002922:	1e43      	subs	r3, r0, #1
 8002924:	4198      	sbcs	r0, r3
 8002926:	b2c0      	uxtb	r0, r0
 8002928:	e5fc      	b.n	8002524 <HAL_RCC_OscConfig+0xec>
 800292a:	46c0      	nop			@ (mov r8, r8)
 800292c:	fffffeff 	.word	0xfffffeff
 8002930:	fffffbff 	.word	0xfffffbff
 8002934:	00001388 	.word	0x00001388
 8002938:	efffffff 	.word	0xefffffff
 800293c:	40010000 	.word	0x40010000
 8002940:	ffffdfff 	.word	0xffffdfff
 8002944:	feffffff 	.word	0xfeffffff
 8002948:	ff02ffff 	.word	0xff02ffff

0800294c <HAL_RCC_ClockConfig>:
{
 800294c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800294e:	1e04      	subs	r4, r0, #0
 8002950:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8002952:	d101      	bne.n	8002958 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8002954:	2001      	movs	r0, #1
}
 8002956:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002958:	2501      	movs	r5, #1
 800295a:	4e5b      	ldr	r6, [pc, #364]	@ (8002ac8 <HAL_RCC_ClockConfig+0x17c>)
 800295c:	9a01      	ldr	r2, [sp, #4]
 800295e:	6833      	ldr	r3, [r6, #0]
 8002960:	402b      	ands	r3, r5
 8002962:	4293      	cmp	r3, r2
 8002964:	d331      	bcc.n	80029ca <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002966:	6822      	ldr	r2, [r4, #0]
 8002968:	0793      	lsls	r3, r2, #30
 800296a:	d443      	bmi.n	80029f4 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800296c:	07d2      	lsls	r2, r2, #31
 800296e:	d449      	bmi.n	8002a04 <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002970:	2501      	movs	r5, #1
 8002972:	6833      	ldr	r3, [r6, #0]
 8002974:	9a01      	ldr	r2, [sp, #4]
 8002976:	402b      	ands	r3, r5
 8002978:	4293      	cmp	r3, r2
 800297a:	d909      	bls.n	8002990 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297c:	6833      	ldr	r3, [r6, #0]
 800297e:	43ab      	bics	r3, r5
 8002980:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002982:	f7fe fca3 	bl	80012cc <HAL_GetTick>
 8002986:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002988:	6833      	ldr	r3, [r6, #0]
 800298a:	422b      	tst	r3, r5
 800298c:	d000      	beq.n	8002990 <HAL_RCC_ClockConfig+0x44>
 800298e:	e08c      	b.n	8002aaa <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002990:	6822      	ldr	r2, [r4, #0]
 8002992:	4d4e      	ldr	r5, [pc, #312]	@ (8002acc <HAL_RCC_ClockConfig+0x180>)
 8002994:	0753      	lsls	r3, r2, #29
 8002996:	d500      	bpl.n	800299a <HAL_RCC_ClockConfig+0x4e>
 8002998:	e08f      	b.n	8002aba <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800299a:	0712      	lsls	r2, r2, #28
 800299c:	d506      	bpl.n	80029ac <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800299e:	68ea      	ldr	r2, [r5, #12]
 80029a0:	6923      	ldr	r3, [r4, #16]
 80029a2:	494b      	ldr	r1, [pc, #300]	@ (8002ad0 <HAL_RCC_ClockConfig+0x184>)
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	400a      	ands	r2, r1
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029ac:	f7ff fcfa 	bl	80023a4 <HAL_RCC_GetSysClockFreq>
 80029b0:	68eb      	ldr	r3, [r5, #12]
 80029b2:	4a48      	ldr	r2, [pc, #288]	@ (8002ad4 <HAL_RCC_ClockConfig+0x188>)
 80029b4:	061b      	lsls	r3, r3, #24
 80029b6:	0f1b      	lsrs	r3, r3, #28
 80029b8:	5cd3      	ldrb	r3, [r2, r3]
 80029ba:	4947      	ldr	r1, [pc, #284]	@ (8002ad8 <HAL_RCC_ClockConfig+0x18c>)
 80029bc:	40d8      	lsrs	r0, r3
  status = HAL_InitTick(uwTickPrio);
 80029be:	4b47      	ldr	r3, [pc, #284]	@ (8002adc <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029c0:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 80029c2:	6818      	ldr	r0, [r3, #0]
 80029c4:	f7fe fc80 	bl	80012c8 <HAL_InitTick>
  if(status != HAL_OK)
 80029c8:	e7c5      	b.n	8002956 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ca:	6833      	ldr	r3, [r6, #0]
 80029cc:	9a01      	ldr	r2, [sp, #4]
 80029ce:	43ab      	bics	r3, r5
 80029d0:	4313      	orrs	r3, r2
 80029d2:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80029d4:	f7fe fc7a 	bl	80012cc <HAL_GetTick>
 80029d8:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029da:	6833      	ldr	r3, [r6, #0]
 80029dc:	9a01      	ldr	r2, [sp, #4]
 80029de:	402b      	ands	r3, r5
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d0c0      	beq.n	8002966 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e4:	f7fe fc72 	bl	80012cc <HAL_GetTick>
 80029e8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae0 <HAL_RCC_ClockConfig+0x194>)
 80029ea:	1bc0      	subs	r0, r0, r7
 80029ec:	4298      	cmp	r0, r3
 80029ee:	d9f4      	bls.n	80029da <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 80029f0:	2003      	movs	r0, #3
 80029f2:	e7b0      	b.n	8002956 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f4:	20f0      	movs	r0, #240	@ 0xf0
 80029f6:	4935      	ldr	r1, [pc, #212]	@ (8002acc <HAL_RCC_ClockConfig+0x180>)
 80029f8:	68cb      	ldr	r3, [r1, #12]
 80029fa:	4383      	bics	r3, r0
 80029fc:	68a0      	ldr	r0, [r4, #8]
 80029fe:	4303      	orrs	r3, r0
 8002a00:	60cb      	str	r3, [r1, #12]
 8002a02:	e7b3      	b.n	800296c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a04:	4d31      	ldr	r5, [pc, #196]	@ (8002acc <HAL_RCC_ClockConfig+0x180>)
 8002a06:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a08:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a0a:	2a02      	cmp	r2, #2
 8002a0c:	d118      	bne.n	8002a40 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a0e:	039b      	lsls	r3, r3, #14
 8002a10:	d5a0      	bpl.n	8002954 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a12:	2103      	movs	r1, #3
 8002a14:	68eb      	ldr	r3, [r5, #12]
 8002a16:	438b      	bics	r3, r1
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8002a1c:	f7fe fc56 	bl	80012cc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a20:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8002a22:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d118      	bne.n	8002a5a <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a28:	220c      	movs	r2, #12
 8002a2a:	68eb      	ldr	r3, [r5, #12]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d09e      	beq.n	8002970 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a32:	f7fe fc4b 	bl	80012cc <HAL_GetTick>
 8002a36:	4b2a      	ldr	r3, [pc, #168]	@ (8002ae0 <HAL_RCC_ClockConfig+0x194>)
 8002a38:	1bc0      	subs	r0, r0, r7
 8002a3a:	4298      	cmp	r0, r3
 8002a3c:	d9f4      	bls.n	8002a28 <HAL_RCC_ClockConfig+0xdc>
 8002a3e:	e7d7      	b.n	80029f0 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a40:	2a03      	cmp	r2, #3
 8002a42:	d102      	bne.n	8002a4a <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a44:	019b      	lsls	r3, r3, #6
 8002a46:	d4e4      	bmi.n	8002a12 <HAL_RCC_ClockConfig+0xc6>
 8002a48:	e784      	b.n	8002954 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a4a:	2a01      	cmp	r2, #1
 8002a4c:	d102      	bne.n	8002a54 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a4e:	075b      	lsls	r3, r3, #29
 8002a50:	d4df      	bmi.n	8002a12 <HAL_RCC_ClockConfig+0xc6>
 8002a52:	e77f      	b.n	8002954 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a54:	059b      	lsls	r3, r3, #22
 8002a56:	d4dc      	bmi.n	8002a12 <HAL_RCC_ClockConfig+0xc6>
 8002a58:	e77c      	b.n	8002954 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	d10b      	bne.n	8002a76 <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a5e:	220c      	movs	r2, #12
 8002a60:	68eb      	ldr	r3, [r5, #12]
 8002a62:	4013      	ands	r3, r2
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d083      	beq.n	8002970 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a68:	f7fe fc30 	bl	80012cc <HAL_GetTick>
 8002a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae0 <HAL_RCC_ClockConfig+0x194>)
 8002a6e:	1bc0      	subs	r0, r0, r7
 8002a70:	4298      	cmp	r0, r3
 8002a72:	d9f4      	bls.n	8002a5e <HAL_RCC_ClockConfig+0x112>
 8002a74:	e7bc      	b.n	80029f0 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d011      	beq.n	8002a9e <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002a7a:	220c      	movs	r2, #12
 8002a7c:	68eb      	ldr	r3, [r5, #12]
 8002a7e:	4213      	tst	r3, r2
 8002a80:	d100      	bne.n	8002a84 <HAL_RCC_ClockConfig+0x138>
 8002a82:	e775      	b.n	8002970 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a84:	f7fe fc22 	bl	80012cc <HAL_GetTick>
 8002a88:	4b15      	ldr	r3, [pc, #84]	@ (8002ae0 <HAL_RCC_ClockConfig+0x194>)
 8002a8a:	1bc0      	subs	r0, r0, r7
 8002a8c:	4298      	cmp	r0, r3
 8002a8e:	d9f4      	bls.n	8002a7a <HAL_RCC_ClockConfig+0x12e>
 8002a90:	e7ae      	b.n	80029f0 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a92:	f7fe fc1b 	bl	80012cc <HAL_GetTick>
 8002a96:	4b12      	ldr	r3, [pc, #72]	@ (8002ae0 <HAL_RCC_ClockConfig+0x194>)
 8002a98:	1bc0      	subs	r0, r0, r7
 8002a9a:	4298      	cmp	r0, r3
 8002a9c:	d8a8      	bhi.n	80029f0 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a9e:	220c      	movs	r2, #12
 8002aa0:	68eb      	ldr	r3, [r5, #12]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	2b04      	cmp	r3, #4
 8002aa6:	d1f4      	bne.n	8002a92 <HAL_RCC_ClockConfig+0x146>
 8002aa8:	e762      	b.n	8002970 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aaa:	f7fe fc0f 	bl	80012cc <HAL_GetTick>
 8002aae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <HAL_RCC_ClockConfig+0x194>)
 8002ab0:	1bc0      	subs	r0, r0, r7
 8002ab2:	4298      	cmp	r0, r3
 8002ab4:	d800      	bhi.n	8002ab8 <HAL_RCC_ClockConfig+0x16c>
 8002ab6:	e767      	b.n	8002988 <HAL_RCC_ClockConfig+0x3c>
 8002ab8:	e79a      	b.n	80029f0 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aba:	68eb      	ldr	r3, [r5, #12]
 8002abc:	4909      	ldr	r1, [pc, #36]	@ (8002ae4 <HAL_RCC_ClockConfig+0x198>)
 8002abe:	400b      	ands	r3, r1
 8002ac0:	68e1      	ldr	r1, [r4, #12]
 8002ac2:	430b      	orrs	r3, r1
 8002ac4:	60eb      	str	r3, [r5, #12]
 8002ac6:	e768      	b.n	800299a <HAL_RCC_ClockConfig+0x4e>
 8002ac8:	40022000 	.word	0x40022000
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	ffffc7ff 	.word	0xffffc7ff
 8002ad4:	08006f2d 	.word	0x08006f2d
 8002ad8:	20000014 	.word	0x20000014
 8002adc:	2000001c 	.word	0x2000001c
 8002ae0:	00001388 	.word	0x00001388
 8002ae4:	fffff8ff 	.word	0xfffff8ff

08002ae8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ae8:	4b04      	ldr	r3, [pc, #16]	@ (8002afc <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8002aea:	4a05      	ldr	r2, [pc, #20]	@ (8002b00 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	4905      	ldr	r1, [pc, #20]	@ (8002b04 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002af0:	055b      	lsls	r3, r3, #21
 8002af2:	0f5b      	lsrs	r3, r3, #29
 8002af4:	5ccb      	ldrb	r3, [r1, r3]
 8002af6:	6810      	ldr	r0, [r2, #0]
 8002af8:	40d8      	lsrs	r0, r3
}
 8002afa:	4770      	bx	lr
 8002afc:	40021000 	.word	0x40021000
 8002b00:	20000014 	.word	0x20000014
 8002b04:	08006f3d 	.word	0x08006f3d

08002b08 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b08:	4b04      	ldr	r3, [pc, #16]	@ (8002b1c <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8002b0a:	4a05      	ldr	r2, [pc, #20]	@ (8002b20 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	4905      	ldr	r1, [pc, #20]	@ (8002b24 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002b10:	049b      	lsls	r3, r3, #18
 8002b12:	0f5b      	lsrs	r3, r3, #29
 8002b14:	5ccb      	ldrb	r3, [r1, r3]
 8002b16:	6810      	ldr	r0, [r2, #0]
 8002b18:	40d8      	lsrs	r0, r3
}
 8002b1a:	4770      	bx	lr
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	20000014 	.word	0x20000014
 8002b24:	08006f3d 	.word	0x08006f3d

08002b28 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b28:	6803      	ldr	r3, [r0, #0]
{
 8002b2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b2c:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b2e:	069b      	lsls	r3, r3, #26
 8002b30:	d52c      	bpl.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x64>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b32:	2380      	movs	r3, #128	@ 0x80
  FlagStatus       pwrclkchanged = RESET;
 8002b34:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b36:	4c5f      	ldr	r4, [pc, #380]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002b38:	055b      	lsls	r3, r3, #21
 8002b3a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
  FlagStatus       pwrclkchanged = RESET;
 8002b3c:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b3e:	421a      	tst	r2, r3
 8002b40:	d104      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b42:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002b44:	4313      	orrs	r3, r2
 8002b46:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b4c:	2780      	movs	r7, #128	@ 0x80
 8002b4e:	4e5a      	ldr	r6, [pc, #360]	@ (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002b50:	007f      	lsls	r7, r7, #1
 8002b52:	6833      	ldr	r3, [r6, #0]
 8002b54:	423b      	tst	r3, r7
 8002b56:	d054      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0xda>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002b58:	20c0      	movs	r0, #192	@ 0xc0
 8002b5a:	22c0      	movs	r2, #192	@ 0xc0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002b5c:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002b5e:	686b      	ldr	r3, [r5, #4]
 8002b60:	0380      	lsls	r0, r0, #14
 8002b62:	4059      	eors	r1, r3
 8002b64:	0292      	lsls	r2, r2, #10
 8002b66:	4201      	tst	r1, r0
 8002b68:	d15c      	bne.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0xfc>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b6a:	6d20      	ldr	r0, [r4, #80]	@ 0x50

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b6c:	6829      	ldr	r1, [r5, #0]
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b6e:	0006      	movs	r6, r0
 8002b70:	4016      	ands	r6, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b72:	4210      	tst	r0, r2
 8002b74:	d15f      	bne.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b76:	682b      	ldr	r3, [r5, #0]
 8002b78:	069b      	lsls	r3, r3, #26
 8002b7a:	d500      	bpl.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b7c:	e06f      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b7e:	9b00      	ldr	r3, [sp, #0]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d103      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b84:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002b86:	4a4d      	ldr	r2, [pc, #308]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002b88:	4013      	ands	r3, r2
 8002b8a:	63a3      	str	r3, [r4, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b8c:	682b      	ldr	r3, [r5, #0]
 8002b8e:	07da      	lsls	r2, r3, #31
 8002b90:	d506      	bpl.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b92:	2003      	movs	r0, #3
 8002b94:	4947      	ldr	r1, [pc, #284]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002b96:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8002b98:	4382      	bics	r2, r0
 8002b9a:	68a8      	ldr	r0, [r5, #8]
 8002b9c:	4302      	orrs	r2, r0
 8002b9e:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ba0:	079a      	lsls	r2, r3, #30
 8002ba2:	d506      	bpl.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ba4:	200c      	movs	r0, #12
 8002ba6:	4943      	ldr	r1, [pc, #268]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002ba8:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8002baa:	4382      	bics	r2, r0
 8002bac:	68e8      	ldr	r0, [r5, #12]
 8002bae:	4302      	orrs	r2, r0
 8002bb0:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bb2:	075a      	lsls	r2, r3, #29
 8002bb4:	d506      	bpl.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bb6:	493f      	ldr	r1, [pc, #252]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002bb8:	4841      	ldr	r0, [pc, #260]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002bba:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8002bbc:	4002      	ands	r2, r0
 8002bbe:	6928      	ldr	r0, [r5, #16]
 8002bc0:	4302      	orrs	r2, r0
 8002bc2:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bc4:	071a      	lsls	r2, r3, #28
 8002bc6:	d506      	bpl.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bc8:	493a      	ldr	r1, [pc, #232]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002bca:	483e      	ldr	r0, [pc, #248]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8002bcc:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8002bce:	4002      	ands	r2, r0
 8002bd0:	6968      	ldr	r0, [r5, #20]
 8002bd2:	4302      	orrs	r2, r0
 8002bd4:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002bd6:	05da      	lsls	r2, r3, #23
 8002bd8:	d506      	bpl.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bda:	4936      	ldr	r1, [pc, #216]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002bdc:	483a      	ldr	r0, [pc, #232]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002bde:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8002be0:	4002      	ands	r2, r0
 8002be2:	69a8      	ldr	r0, [r5, #24]
 8002be4:	4302      	orrs	r2, r0
 8002be6:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002be8:	065a      	lsls	r2, r3, #25
 8002bea:	d506      	bpl.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002bec:	4931      	ldr	r1, [pc, #196]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002bee:	4837      	ldr	r0, [pc, #220]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002bf0:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8002bf2:	4002      	ands	r2, r0
 8002bf4:	6a28      	ldr	r0, [r5, #32]
 8002bf6:	4302      	orrs	r2, r0
 8002bf8:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bfa:	061b      	lsls	r3, r3, #24
 8002bfc:	d452      	bmi.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8002bfe:	2000      	movs	r0, #0
 8002c00:	e00f      	b.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0xfa>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c02:	6833      	ldr	r3, [r6, #0]
 8002c04:	433b      	orrs	r3, r7
 8002c06:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002c08:	f7fe fb60 	bl	80012cc <HAL_GetTick>
 8002c0c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c0e:	6833      	ldr	r3, [r6, #0]
 8002c10:	423b      	tst	r3, r7
 8002c12:	d1a1      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c14:	f7fe fb5a 	bl	80012cc <HAL_GetTick>
 8002c18:	9b01      	ldr	r3, [sp, #4]
 8002c1a:	1ac0      	subs	r0, r0, r3
 8002c1c:	2864      	cmp	r0, #100	@ 0x64
 8002c1e:	d9f6      	bls.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          return HAL_TIMEOUT;
 8002c20:	2003      	movs	r0, #3
}
 8002c22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002c24:	0019      	movs	r1, r3
 8002c26:	4011      	ands	r1, r2
 8002c28:	4291      	cmp	r1, r2
 8002c2a:	d19e      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002c2c:	6821      	ldr	r1, [r4, #0]
          return HAL_ERROR;
 8002c2e:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002c30:	0389      	lsls	r1, r1, #14
 8002c32:	d59a      	bpl.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002c34:	e7f5      	b.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002c36:	4013      	ands	r3, r2
 8002c38:	42b3      	cmp	r3, r6
 8002c3a:	d09c      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002c3c:	0689      	lsls	r1, r1, #26
 8002c3e:	d59e      	bpl.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c40:	2180      	movs	r1, #128	@ 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002c42:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c44:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8002c46:	0309      	lsls	r1, r1, #12
 8002c48:	4301      	orrs	r1, r0
 8002c4a:	6521      	str	r1, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c4c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002c4e:	4a1e      	ldr	r2, [pc, #120]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c50:	481f      	ldr	r0, [pc, #124]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002c52:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c54:	4001      	ands	r1, r0
 8002c56:	6521      	str	r1, [r4, #80]	@ 0x50
      RCC->CSR = temp_reg;
 8002c58:	6522      	str	r2, [r4, #80]	@ 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002c5a:	05db      	lsls	r3, r3, #23
 8002c5c:	d412      	bmi.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c5e:	6869      	ldr	r1, [r5, #4]
 8002c60:	23c0      	movs	r3, #192	@ 0xc0
 8002c62:	000a      	movs	r2, r1
 8002c64:	029b      	lsls	r3, r3, #10
 8002c66:	401a      	ands	r2, r3
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d107      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002c6c:	6823      	ldr	r3, [r4, #0]
 8002c6e:	4819      	ldr	r0, [pc, #100]	@ (8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c70:	4003      	ands	r3, r0
 8002c72:	20c0      	movs	r0, #192	@ 0xc0
 8002c74:	0380      	lsls	r0, r0, #14
 8002c76:	4001      	ands	r1, r0
 8002c78:	430b      	orrs	r3, r1
 8002c7a:	6023      	str	r3, [r4, #0]
 8002c7c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	6522      	str	r2, [r4, #80]	@ 0x50
 8002c82:	e77c      	b.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x56>
        tickstart = HAL_GetTick();
 8002c84:	f7fe fb22 	bl	80012cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c88:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002c8a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c8c:	00bf      	lsls	r7, r7, #2
 8002c8e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8002c90:	423b      	tst	r3, r7
 8002c92:	d000      	beq.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002c94:	e76f      	b.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c96:	f7fe fb19 	bl	80012cc <HAL_GetTick>
 8002c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002c9c:	1b80      	subs	r0, r0, r6
 8002c9e:	4298      	cmp	r0, r3
 8002ca0:	d9f5      	bls.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002ca2:	e7bd      	b.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002ca4:	4a03      	ldr	r2, [pc, #12]	@ (8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002ca6:	490d      	ldr	r1, [pc, #52]	@ (8002cdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002ca8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8002caa:	400b      	ands	r3, r1
 8002cac:	69e9      	ldr	r1, [r5, #28]
 8002cae:	430b      	orrs	r3, r1
 8002cb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cb2:	e7a4      	b.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0xd6>
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	40007000 	.word	0x40007000
 8002cbc:	efffffff 	.word	0xefffffff
 8002cc0:	fffff3ff 	.word	0xfffff3ff
 8002cc4:	ffffcfff 	.word	0xffffcfff
 8002cc8:	fffcffff 	.word	0xfffcffff
 8002ccc:	fbffffff 	.word	0xfbffffff
 8002cd0:	fff7ffff 	.word	0xfff7ffff
 8002cd4:	ffcfffff 	.word	0xffcfffff
 8002cd8:	00001388 	.word	0x00001388
 8002cdc:	fff3ffff 	.word	0xfff3ffff

08002ce0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A: Alarm A
  *            @arg RTC_ALARM_B: Alarm B
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8002ce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ce2:	2702      	movs	r7, #2

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002ce4:	1c45      	adds	r5, r0, #1
 8002ce6:	7feb      	ldrb	r3, [r5, #31]
{
 8002ce8:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8002cea:	0038      	movs	r0, r7
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d024      	beq.n	8002d3a <HAL_RTC_DeactivateAlarm+0x5a>
 8002cf0:	2301      	movs	r3, #1

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cf2:	22ca      	movs	r2, #202	@ 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002cf4:	19e6      	adds	r6, r4, r7
  __HAL_LOCK(hrtc);
 8002cf6:	77eb      	strb	r3, [r5, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002cf8:	77f7      	strb	r7, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cfa:	6823      	ldr	r3, [r4, #0]
 8002cfc:	625a      	str	r2, [r3, #36]	@ 0x24
 8002cfe:	3a77      	subs	r2, #119	@ 0x77
 8002d00:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8002d02:	32ad      	adds	r2, #173	@ 0xad
 8002d04:	4291      	cmp	r1, r2
 8002d06:	d128      	bne.n	8002d5a <HAL_RTC_DeactivateAlarm+0x7a>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	4920      	ldr	r1, [pc, #128]	@ (8002d8c <HAL_RTC_DeactivateAlarm+0xac>)
    tickstart = HAL_GetTick();

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002d0c:	27fa      	movs	r7, #250	@ 0xfa
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002d0e:	400a      	ands	r2, r1
 8002d10:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	491e      	ldr	r1, [pc, #120]	@ (8002d90 <HAL_RTC_DeactivateAlarm+0xb0>)
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002d16:	00bf      	lsls	r7, r7, #2
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8002d18:	400a      	ands	r2, r1
 8002d1a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002d1c:	f7fe fad6 	bl	80012cc <HAL_GetTick>
 8002d20:	9001      	str	r0, [sp, #4]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002d22:	2201      	movs	r2, #1
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	4213      	tst	r3, r2
 8002d2a:	d007      	beq.n	8002d3c <HAL_RTC_DeactivateAlarm+0x5c>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d2c:	22ff      	movs	r2, #255	@ 0xff
 8002d2e:	6823      	ldr	r3, [r4, #0]

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002d30:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d32:	625a      	str	r2, [r3, #36]	@ 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8002d34:	2301      	movs	r3, #1
 8002d36:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hrtc);
 8002d38:	77e8      	strb	r0, [r5, #31]

  return HAL_OK;
}
 8002d3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002d3c:	f7fe fac6 	bl	80012cc <HAL_GetTick>
 8002d40:	9b01      	ldr	r3, [sp, #4]
 8002d42:	1ac0      	subs	r0, r0, r3
 8002d44:	42b8      	cmp	r0, r7
 8002d46:	d9ec      	bls.n	8002d22 <HAL_RTC_DeactivateAlarm+0x42>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d48:	22ff      	movs	r2, #255	@ 0xff
 8002d4a:	6823      	ldr	r3, [r4, #0]
        return HAL_TIMEOUT;
 8002d4c:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 8002d54:	2300      	movs	r3, #0
 8002d56:	77eb      	strb	r3, [r5, #31]
 8002d58:	e7ef      	b.n	8002d3a <HAL_RTC_DeactivateAlarm+0x5a>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	490d      	ldr	r1, [pc, #52]	@ (8002d94 <HAL_RTC_DeactivateAlarm+0xb4>)
 8002d5e:	400a      	ands	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	490c      	ldr	r1, [pc, #48]	@ (8002d98 <HAL_RTC_DeactivateAlarm+0xb8>)
 8002d66:	400a      	ands	r2, r1
 8002d68:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002d6a:	f7fe faaf 	bl	80012cc <HAL_GetTick>
 8002d6e:	9001      	str	r0, [sp, #4]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	423b      	tst	r3, r7
 8002d76:	d1d9      	bne.n	8002d2c <HAL_RTC_DeactivateAlarm+0x4c>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002d78:	f7fe faa8 	bl	80012cc <HAL_GetTick>
 8002d7c:	9b01      	ldr	r3, [sp, #4]
 8002d7e:	1ac0      	subs	r0, r0, r3
 8002d80:	23fa      	movs	r3, #250	@ 0xfa
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4298      	cmp	r0, r3
 8002d86:	d9f3      	bls.n	8002d70 <HAL_RTC_DeactivateAlarm+0x90>
 8002d88:	e7de      	b.n	8002d48 <HAL_RTC_DeactivateAlarm+0x68>
 8002d8a:	46c0      	nop			@ (mov r8, r8)
 8002d8c:	fffffeff 	.word	0xfffffeff
 8002d90:	ffffefff 	.word	0xffffefff
 8002d94:	fffffdff 	.word	0xfffffdff
 8002d98:	ffffdfff 	.word	0xffffdfff

08002d9c <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002d9c:	2280      	movs	r2, #128	@ 0x80
 8002d9e:	4b13      	ldr	r3, [pc, #76]	@ (8002dec <HAL_RTC_AlarmIRQHandler+0x50>)
 8002da0:	0292      	lsls	r2, r2, #10
{
 8002da2:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002da4:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002da6:	6803      	ldr	r3, [r0, #0]
{
 8002da8:	0004      	movs	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	04d2      	lsls	r2, r2, #19
 8002dae:	d509      	bpl.n	8002dc4 <HAL_RTC_AlarmIRQHandler+0x28>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	05d2      	lsls	r2, r2, #23
 8002db4:	d506      	bpl.n	8002dc4 <HAL_RTC_AlarmIRQHandler+0x28>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002db6:	68d9      	ldr	r1, [r3, #12]
 8002db8:	4a0d      	ldr	r2, [pc, #52]	@ (8002df0 <HAL_RTC_AlarmIRQHandler+0x54>)
 8002dba:	b2c9      	uxtb	r1, r1
 8002dbc:	430a      	orrs	r2, r1
 8002dbe:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002dc0:	f7fe f93d 	bl	800103e <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002dc4:	6823      	ldr	r3, [r4, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	0492      	lsls	r2, r2, #18
 8002dca:	d50a      	bpl.n	8002de2 <HAL_RTC_AlarmIRQHandler+0x46>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	0592      	lsls	r2, r2, #22
 8002dd0:	d507      	bpl.n	8002de2 <HAL_RTC_AlarmIRQHandler+0x46>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002dd2:	68d9      	ldr	r1, [r3, #12]
 8002dd4:	4a07      	ldr	r2, [pc, #28]	@ (8002df4 <HAL_RTC_AlarmIRQHandler+0x58>)
 8002dd6:	b2c9      	uxtb	r1, r1
 8002dd8:	430a      	orrs	r2, r1

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002dda:	0020      	movs	r0, r4
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002ddc:	60da      	str	r2, [r3, #12]
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002dde:	f000 fabb 	bl	8003358 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002de2:	2301      	movs	r3, #1
 8002de4:	3402      	adds	r4, #2
 8002de6:	77e3      	strb	r3, [r4, #31]
}
 8002de8:	bd10      	pop	{r4, pc}
 8002dea:	46c0      	nop			@ (mov r8, r8)
 8002dec:	40010400 	.word	0x40010400
 8002df0:	fffffe7f 	.word	0xfffffe7f
 8002df4:	fffffd7f 	.word	0xfffffd7f

08002df8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002dfa:	4a0b      	ldr	r2, [pc, #44]	@ (8002e28 <HAL_RTC_WaitForSynchro+0x30>)
 8002dfc:	6803      	ldr	r3, [r0, #0]
{
 8002dfe:	0004      	movs	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002e00:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e02:	f7fe fa63 	bl	80012cc <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e06:	27fa      	movs	r7, #250	@ 0xfa
  tickstart = HAL_GetTick();
 8002e08:	0005      	movs	r5, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e0a:	2620      	movs	r6, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e0c:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	4233      	tst	r3, r6
 8002e14:	d001      	beq.n	8002e1a <HAL_RTC_WaitForSynchro+0x22>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8002e16:	2000      	movs	r0, #0
}
 8002e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e1a:	f7fe fa57 	bl	80012cc <HAL_GetTick>
 8002e1e:	1b40      	subs	r0, r0, r5
 8002e20:	42b8      	cmp	r0, r7
 8002e22:	d9f4      	bls.n	8002e0e <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 8002e24:	2003      	movs	r0, #3
 8002e26:	e7f7      	b.n	8002e18 <HAL_RTC_WaitForSynchro+0x20>
 8002e28:	0001ff5f 	.word	0x0001ff5f

08002e2c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002e2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002e2e:	2640      	movs	r6, #64	@ 0x40
 8002e30:	6803      	ldr	r3, [r0, #0]
{
 8002e32:	0004      	movs	r4, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002e34:	68da      	ldr	r2, [r3, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8002e36:	2500      	movs	r5, #0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002e38:	4232      	tst	r2, r6
 8002e3a:	d10e      	bne.n	8002e5a <RTC_EnterInitMode+0x2e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002e3c:	2280      	movs	r2, #128	@ 0x80
 8002e3e:	68d9      	ldr	r1, [r3, #12]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e40:	27fa      	movs	r7, #250	@ 0xfa
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002e42:	430a      	orrs	r2, r1
 8002e44:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002e46:	f7fe fa41 	bl	80012cc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e4a:	00bf      	lsls	r7, r7, #2
    tickstart = HAL_GetTick();
 8002e4c:	9001      	str	r0, [sp, #4]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002e4e:	6823      	ldr	r3, [r4, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	4233      	tst	r3, r6
 8002e54:	d101      	bne.n	8002e5a <RTC_EnterInitMode+0x2e>
 8002e56:	2d01      	cmp	r5, #1
 8002e58:	d101      	bne.n	8002e5e <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
}
 8002e5a:	0028      	movs	r0, r5
 8002e5c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e5e:	f7fe fa35 	bl	80012cc <HAL_GetTick>
 8002e62:	9b01      	ldr	r3, [sp, #4]
 8002e64:	1ac0      	subs	r0, r0, r3
 8002e66:	42b8      	cmp	r0, r7
 8002e68:	d9f1      	bls.n	8002e4e <RTC_EnterInitMode+0x22>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002e6a:	2204      	movs	r2, #4
 8002e6c:	1ca3      	adds	r3, r4, #2
        status = HAL_ERROR;
 8002e6e:	2501      	movs	r5, #1
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002e70:	77da      	strb	r2, [r3, #31]
        status = HAL_ERROR;
 8002e72:	e7ec      	b.n	8002e4e <RTC_EnterInitMode+0x22>

08002e74 <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002e74:	2180      	movs	r1, #128	@ 0x80
 8002e76:	6803      	ldr	r3, [r0, #0]
{
 8002e78:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002e7a:	68da      	ldr	r2, [r3, #12]
{
 8002e7c:	0004      	movs	r4, r0
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002e7e:	438a      	bics	r2, r1
 8002e80:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	069b      	lsls	r3, r3, #26
 8002e86:	d501      	bpl.n	8002e8c <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8002e88:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8002e8a:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002e8c:	f7ff ffb4 	bl	8002df8 <HAL_RTC_WaitForSynchro>
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d0f9      	beq.n	8002e88 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002e94:	2304      	movs	r3, #4
 8002e96:	3402      	adds	r4, #2
      status = HAL_ERROR;
 8002e98:	2001      	movs	r0, #1
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002e9a:	77e3      	strb	r3, [r4, #31]
      status = HAL_ERROR;
 8002e9c:	e7f5      	b.n	8002e8a <RTC_ExitInitMode+0x16>
	...

08002ea0 <HAL_RTC_Init>:
{
 8002ea0:	b570      	push	{r4, r5, r6, lr}
 8002ea2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002ea4:	2001      	movs	r0, #1
  if (hrtc == NULL)
 8002ea6:	2c00      	cmp	r4, #0
 8002ea8:	d012      	beq.n	8002ed0 <HAL_RTC_Init+0x30>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002eaa:	1ca5      	adds	r5, r4, #2
 8002eac:	7feb      	ldrb	r3, [r5, #31]
 8002eae:	b2da      	uxtb	r2, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d104      	bne.n	8002ebe <HAL_RTC_Init+0x1e>
    hrtc->Lock = HAL_UNLOCKED;
 8002eb4:	1823      	adds	r3, r4, r0
 8002eb6:	77da      	strb	r2, [r3, #31]
    HAL_RTC_MspInit(hrtc);
 8002eb8:	0020      	movs	r0, r4
 8002eba:	f7fd fed7 	bl	8000c6c <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ebe:	2302      	movs	r3, #2
 8002ec0:	77eb      	strb	r3, [r5, #31]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	06d2      	lsls	r2, r2, #27
 8002ec8:	d503      	bpl.n	8002ed2 <HAL_RTC_Init+0x32>
    hrtc->State = HAL_RTC_STATE_READY;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	2000      	movs	r0, #0
 8002ece:	77eb      	strb	r3, [r5, #31]
}
 8002ed0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ed2:	22ca      	movs	r2, #202	@ 0xca
 8002ed4:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ed6:	3a77      	subs	r2, #119	@ 0x77
    status = RTC_EnterInitMode(hrtc);
 8002ed8:	0020      	movs	r0, r4
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002eda:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8002edc:	f7ff ffa6 	bl	8002e2c <RTC_EnterInitMode>
    if (status == HAL_OK)
 8002ee0:	2800      	cmp	r0, #0
 8002ee2:	d123      	bne.n	8002f2c <HAL_RTC_Init+0x8c>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	4914      	ldr	r1, [pc, #80]	@ (8002f38 <HAL_RTC_Init+0x98>)
 8002ee8:	689a      	ldr	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002eea:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002eec:	400a      	ands	r2, r1
 8002eee:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002ef0:	6862      	ldr	r2, [r4, #4]
 8002ef2:	6899      	ldr	r1, [r3, #8]
 8002ef4:	4302      	orrs	r2, r0
 8002ef6:	69a0      	ldr	r0, [r4, #24]
 8002ef8:	4302      	orrs	r2, r0
 8002efa:	430a      	orrs	r2, r1
 8002efc:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002efe:	68e2      	ldr	r2, [r4, #12]
      status = RTC_ExitInitMode(hrtc);
 8002f00:	0020      	movs	r0, r4
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002f02:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002f04:	68a2      	ldr	r2, [r4, #8]
 8002f06:	6919      	ldr	r1, [r3, #16]
 8002f08:	0412      	lsls	r2, r2, #16
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8002f0e:	f7ff ffb1 	bl	8002e74 <RTC_ExitInitMode>
    if (status == HAL_OK)
 8002f12:	2800      	cmp	r0, #0
 8002f14:	d10a      	bne.n	8002f2c <HAL_RTC_Init+0x8c>
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002f16:	2103      	movs	r1, #3
 8002f18:	6822      	ldr	r2, [r4, #0]
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002f1a:	6966      	ldr	r6, [r4, #20]
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002f1c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8002f1e:	438b      	bics	r3, r1
 8002f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002f22:	69e3      	ldr	r3, [r4, #28]
 8002f24:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 8002f26:	4333      	orrs	r3, r6
 8002f28:	430b      	orrs	r3, r1
 8002f2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f2c:	22ff      	movs	r2, #255	@ 0xff
 8002f2e:	6823      	ldr	r3, [r4, #0]
 8002f30:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d0c9      	beq.n	8002eca <HAL_RTC_Init+0x2a>
 8002f36:	e7cb      	b.n	8002ed0 <HAL_RTC_Init+0x30>
 8002f38:	ff8fffbf 	.word	0xff8fffbf

08002f3c <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 8002f3c:	2300      	movs	r3, #0

  while (number >= 10U)
 8002f3e:	2809      	cmp	r0, #9
 8002f40:	d803      	bhi.n	8002f4a <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002f42:	011b      	lsls	r3, r3, #4
 8002f44:	4318      	orrs	r0, r3
 8002f46:	b2c0      	uxtb	r0, r0
}
 8002f48:	4770      	bx	lr
    number -= 10U;
 8002f4a:	380a      	subs	r0, #10
    bcdhigh++;
 8002f4c:	3301      	adds	r3, #1
    number -= 10U;
 8002f4e:	b2c0      	uxtb	r0, r0
 8002f50:	e7f5      	b.n	8002f3e <RTC_ByteToBcd2+0x2>
	...

08002f54 <HAL_RTC_SetTime>:
{
 8002f54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8002f56:	1c43      	adds	r3, r0, #1
 8002f58:	9300      	str	r3, [sp, #0]
{
 8002f5a:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 8002f5c:	7fd9      	ldrb	r1, [r3, #31]
 8002f5e:	2302      	movs	r3, #2
{
 8002f60:	0005      	movs	r5, r0
  __HAL_LOCK(hrtc);
 8002f62:	0018      	movs	r0, r3
 8002f64:	2901      	cmp	r1, #1
 8002f66:	d048      	beq.n	8002ffa <HAL_RTC_SetTime+0xa6>
 8002f68:	2101      	movs	r1, #1
 8002f6a:	1868      	adds	r0, r5, r1
 8002f6c:	77c1      	strb	r1, [r0, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f6e:	18e9      	adds	r1, r5, r3
 8002f70:	77cb      	strb	r3, [r1, #31]
 8002f72:	9101      	str	r1, [sp, #4]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f74:	682f      	ldr	r7, [r5, #0]
 8002f76:	7820      	ldrb	r0, [r4, #0]
 8002f78:	7866      	ldrb	r6, [r4, #1]
 8002f7a:	333e      	adds	r3, #62	@ 0x3e
  if (Format == RTC_FORMAT_BIN)
 8002f7c:	2a00      	cmp	r2, #0
 8002f7e:	d13d      	bne.n	8002ffc <HAL_RTC_SetTime+0xa8>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	0011      	movs	r1, r2
 8002f84:	4019      	ands	r1, r3
 8002f86:	421a      	tst	r2, r3
 8002f88:	d100      	bne.n	8002f8c <HAL_RTC_SetTime+0x38>
      sTime->TimeFormat = 0x00U;
 8002f8a:	70e1      	strb	r1, [r4, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002f8c:	f7ff ffd6 	bl	8002f3c <RTC_ByteToBcd2>
 8002f90:	9001      	str	r0, [sp, #4]
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002f92:	0030      	movs	r0, r6
 8002f94:	f7ff ffd2 	bl	8002f3c <RTC_ByteToBcd2>
 8002f98:	0006      	movs	r6, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002f9a:	78a0      	ldrb	r0, [r4, #2]
 8002f9c:	f7ff ffce 	bl	8002f3c <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002fa0:	78e3      	ldrb	r3, [r4, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002fa2:	9a01      	ldr	r2, [sp, #4]
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002fa4:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002fa6:	4303      	orrs	r3, r0
 8002fa8:	0412      	lsls	r2, r2, #16
 8002faa:	4313      	orrs	r3, r2
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002fac:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002fae:	431e      	orrs	r6, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fb0:	23ca      	movs	r3, #202	@ 0xca
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb4:	3b77      	subs	r3, #119	@ 0x77
  status = RTC_EnterInitMode(hrtc);
 8002fb6:	0028      	movs	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8002fba:	f7ff ff37 	bl	8002e2c <RTC_EnterInitMode>
  if (status == HAL_OK)
 8002fbe:	2800      	cmp	r0, #0
 8002fc0:	d115      	bne.n	8002fee <HAL_RTC_SetTime+0x9a>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002fc2:	4a15      	ldr	r2, [pc, #84]	@ (8003018 <HAL_RTC_SetTime+0xc4>)
 8002fc4:	682b      	ldr	r3, [r5, #0]
 8002fc6:	4016      	ands	r6, r2
 8002fc8:	601e      	str	r6, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	4913      	ldr	r1, [pc, #76]	@ (800301c <HAL_RTC_SetTime+0xc8>)
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002fce:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002fd0:	400a      	ands	r2, r1
 8002fd2:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002fd4:	68e2      	ldr	r2, [r4, #12]
 8002fd6:	6899      	ldr	r1, [r3, #8]
 8002fd8:	4302      	orrs	r2, r0
 8002fda:	430a      	orrs	r2, r1
    status = RTC_ExitInitMode(hrtc);
 8002fdc:	0028      	movs	r0, r5
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002fde:	609a      	str	r2, [r3, #8]
    status = RTC_ExitInitMode(hrtc);
 8002fe0:	f7ff ff48 	bl	8002e74 <RTC_ExitInitMode>
  if (status == HAL_OK)
 8002fe4:	2800      	cmp	r0, #0
 8002fe6:	d102      	bne.n	8002fee <HAL_RTC_SetTime+0x9a>
    hrtc->State = HAL_RTC_STATE_READY;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	1caa      	adds	r2, r5, #2
 8002fec:	77d3      	strb	r3, [r2, #31]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fee:	22ff      	movs	r2, #255	@ 0xff
 8002ff0:	682b      	ldr	r3, [r5, #0]
 8002ff2:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	9a00      	ldr	r2, [sp, #0]
 8002ff8:	77d3      	strb	r3, [r2, #31]
}
 8002ffa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	0011      	movs	r1, r2
 8003000:	4019      	ands	r1, r3
 8003002:	421a      	tst	r2, r3
 8003004:	d100      	bne.n	8003008 <HAL_RTC_SetTime+0xb4>
      sTime->TimeFormat = 0x00U;
 8003006:	70e1      	strb	r1, [r4, #3]
              ((uint32_t) sTime->Seconds)                       | \
 8003008:	78a3      	ldrb	r3, [r4, #2]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800300a:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800300c:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800300e:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8003010:	431e      	orrs	r6, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003012:	78e3      	ldrb	r3, [r4, #3]
 8003014:	059b      	lsls	r3, r3, #22
 8003016:	e7ca      	b.n	8002fae <HAL_RTC_SetTime+0x5a>
 8003018:	007f7f7f 	.word	0x007f7f7f
 800301c:	fffbffff 	.word	0xfffbffff

08003020 <HAL_RTC_SetDate>:
  __HAL_LOCK(hrtc);
 8003020:	2302      	movs	r3, #2
{
 8003022:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003024:	1c46      	adds	r6, r0, #1
{
 8003026:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8003028:	7ff1      	ldrb	r1, [r6, #31]
{
 800302a:	0004      	movs	r4, r0
 800302c:	b085      	sub	sp, #20
  __HAL_LOCK(hrtc);
 800302e:	0018      	movs	r0, r3
 8003030:	2901      	cmp	r1, #1
 8003032:	d02c      	beq.n	800308e <HAL_RTC_SetDate+0x6e>
 8003034:	2101      	movs	r1, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003036:	18e7      	adds	r7, r4, r3
  __HAL_LOCK(hrtc);
 8003038:	77f1      	strb	r1, [r6, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800303a:	77fb      	strb	r3, [r7, #31]
                  ((uint32_t) sDate->Date)                      | \
 800303c:	78a9      	ldrb	r1, [r5, #2]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800303e:	78e8      	ldrb	r0, [r5, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003040:	786b      	ldrb	r3, [r5, #1]
                  ((uint32_t) sDate->Date)                      | \
 8003042:	9101      	str	r1, [sp, #4]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003044:	7829      	ldrb	r1, [r5, #0]
 8003046:	0349      	lsls	r1, r1, #13
 8003048:	9102      	str	r1, [sp, #8]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800304a:	2a00      	cmp	r2, #0
 800304c:	d021      	beq.n	8003092 <HAL_RTC_SetDate+0x72>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800304e:	9a01      	ldr	r2, [sp, #4]
 8003050:	0405      	lsls	r5, r0, #16
 8003052:	430d      	orrs	r5, r1
 8003054:	4315      	orrs	r5, r2
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8003056:	021b      	lsls	r3, r3, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003058:	22ca      	movs	r2, #202	@ 0xca
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800305a:	431d      	orrs	r5, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800305c:	6823      	ldr	r3, [r4, #0]
  status = RTC_EnterInitMode(hrtc);
 800305e:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003060:	625a      	str	r2, [r3, #36]	@ 0x24
 8003062:	3a77      	subs	r2, #119	@ 0x77
 8003064:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8003066:	f7ff fee1 	bl	8002e2c <RTC_EnterInitMode>
  if (status == HAL_OK)
 800306a:	2800      	cmp	r0, #0
 800306c:	d10a      	bne.n	8003084 <HAL_RTC_SetDate+0x64>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800306e:	4a14      	ldr	r2, [pc, #80]	@ (80030c0 <HAL_RTC_SetDate+0xa0>)
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	4015      	ands	r5, r2
    status = RTC_ExitInitMode(hrtc);
 8003074:	0020      	movs	r0, r4
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003076:	605d      	str	r5, [r3, #4]
    status = RTC_ExitInitMode(hrtc);
 8003078:	f7ff fefc 	bl	8002e74 <RTC_ExitInitMode>
  if (status == HAL_OK)
 800307c:	2800      	cmp	r0, #0
 800307e:	d101      	bne.n	8003084 <HAL_RTC_SetDate+0x64>
    hrtc->State = HAL_RTC_STATE_READY;
 8003080:	2301      	movs	r3, #1
 8003082:	77fb      	strb	r3, [r7, #31]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003084:	22ff      	movs	r2, #255	@ 0xff
 8003086:	6823      	ldr	r3, [r4, #0]
 8003088:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800308a:	2300      	movs	r3, #0
 800308c:	77f3      	strb	r3, [r6, #31]
}
 800308e:	b005      	add	sp, #20
 8003090:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003092:	2210      	movs	r2, #16
 8003094:	4213      	tst	r3, r2
 8003096:	d002      	beq.n	800309e <HAL_RTC_SetDate+0x7e>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003098:	4393      	bics	r3, r2
 800309a:	330a      	adds	r3, #10
 800309c:	706b      	strb	r3, [r5, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800309e:	f7ff ff4d 	bl	8002f3c <RTC_ByteToBcd2>
 80030a2:	9003      	str	r0, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80030a4:	7868      	ldrb	r0, [r5, #1]
 80030a6:	f7ff ff49 	bl	8002f3c <RTC_ByteToBcd2>
 80030aa:	0005      	movs	r5, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80030ac:	9801      	ldr	r0, [sp, #4]
 80030ae:	f7ff ff45 	bl	8002f3c <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80030b2:	9b03      	ldr	r3, [sp, #12]
 80030b4:	9a02      	ldr	r2, [sp, #8]
 80030b6:	041b      	lsls	r3, r3, #16
 80030b8:	4310      	orrs	r0, r2
 80030ba:	4303      	orrs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80030bc:	022d      	lsls	r5, r5, #8
 80030be:	e7cb      	b.n	8003058 <HAL_RTC_SetDate+0x38>
 80030c0:	00ffff3f 	.word	0x00ffff3f

080030c4 <HAL_RTC_SetAlarm_IT>:
{
 80030c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030c6:	000d      	movs	r5, r1
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80030c8:	21fa      	movs	r1, #250	@ 0xfa
 80030ca:	4b60      	ldr	r3, [pc, #384]	@ (800324c <HAL_RTC_SetAlarm_IT+0x188>)
{
 80030cc:	b087      	sub	sp, #28
 80030ce:	0006      	movs	r6, r0
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80030d0:	01c9      	lsls	r1, r1, #7
 80030d2:	6818      	ldr	r0, [r3, #0]
{
 80030d4:	9202      	str	r2, [sp, #8]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80030d6:	f7fd f833 	bl	8000140 <__udivsi3>
 80030da:	23fa      	movs	r3, #250	@ 0xfa
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	4343      	muls	r3, r0
 80030e0:	9300      	str	r3, [sp, #0]
 80030e2:	9305      	str	r3, [sp, #20]
  __HAL_LOCK(hrtc);
 80030e4:	2302      	movs	r3, #2
 80030e6:	1c72      	adds	r2, r6, #1
 80030e8:	7fd1      	ldrb	r1, [r2, #31]
 80030ea:	0018      	movs	r0, r3
 80030ec:	2901      	cmp	r1, #1
 80030ee:	d054      	beq.n	800319a <HAL_RTC_SetAlarm_IT+0xd6>
 80030f0:	2101      	movs	r1, #1
 80030f2:	77d1      	strb	r1, [r2, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80030f4:	18f2      	adds	r2, r6, r3
 80030f6:	77d3      	strb	r3, [r2, #31]
  if (Format == RTC_FORMAT_BIN)
 80030f8:	78aa      	ldrb	r2, [r5, #2]
 80030fa:	786f      	ldrb	r7, [r5, #1]
 80030fc:	9201      	str	r2, [sp, #4]
 80030fe:	9a02      	ldr	r2, [sp, #8]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003100:	6834      	ldr	r4, [r6, #0]
 8003102:	7828      	ldrb	r0, [r5, #0]
 8003104:	333e      	adds	r3, #62	@ 0x3e
  if (Format == RTC_FORMAT_BIN)
 8003106:	2a00      	cmp	r2, #0
 8003108:	d149      	bne.n	800319e <HAL_RTC_SetAlarm_IT+0xda>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800310a:	68a2      	ldr	r2, [r4, #8]
 800310c:	0011      	movs	r1, r2
 800310e:	4019      	ands	r1, r3
 8003110:	421a      	tst	r2, r3
 8003112:	d100      	bne.n	8003116 <HAL_RTC_SetAlarm_IT+0x52>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003114:	70e9      	strb	r1, [r5, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003116:	f7ff ff11 	bl	8002f3c <RTC_ByteToBcd2>
 800311a:	9002      	str	r0, [sp, #8]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800311c:	0038      	movs	r0, r7
 800311e:	f7ff ff0d 	bl	8002f3c <RTC_ByteToBcd2>
 8003122:	9003      	str	r0, [sp, #12]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8003124:	9801      	ldr	r0, [sp, #4]
 8003126:	f7ff ff09 	bl	8002f3c <RTC_ByteToBcd2>
 800312a:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800312c:	1c6b      	adds	r3, r5, #1
 800312e:	7fd8      	ldrb	r0, [r3, #31]
 8003130:	f7ff ff04 	bl	8002f3c <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003134:	696a      	ldr	r2, [r5, #20]
 8003136:	69eb      	ldr	r3, [r5, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8003138:	0600      	lsls	r0, r0, #24
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800313a:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800313c:	78ea      	ldrb	r2, [r5, #3]
 800313e:	0592      	lsls	r2, r2, #22
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8003140:	4313      	orrs	r3, r2
 8003142:	9a02      	ldr	r2, [sp, #8]
 8003144:	433b      	orrs	r3, r7
 8003146:	0412      	lsls	r2, r2, #16
 8003148:	4313      	orrs	r3, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800314a:	9a03      	ldr	r2, [sp, #12]
 800314c:	0212      	lsls	r2, r2, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800314e:	4313      	orrs	r3, r2
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003150:	69aa      	ldr	r2, [r5, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8003152:	4318      	orrs	r0, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003154:	686b      	ldr	r3, [r5, #4]
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003156:	6a69      	ldr	r1, [r5, #36]	@ 0x24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8003158:	4313      	orrs	r3, r2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800315a:	22ca      	movs	r2, #202	@ 0xca
 800315c:	6262      	str	r2, [r4, #36]	@ 0x24
 800315e:	3a77      	subs	r2, #119	@ 0x77
 8003160:	6262      	str	r2, [r4, #36]	@ 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003162:	32ad      	adds	r2, #173	@ 0xad
 8003164:	4291      	cmp	r1, r2
 8003166:	d151      	bne.n	800320c <HAL_RTC_SetAlarm_IT+0x148>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003168:	68a2      	ldr	r2, [r4, #8]
 800316a:	4939      	ldr	r1, [pc, #228]	@ (8003250 <HAL_RTC_SetAlarm_IT+0x18c>)
 800316c:	400a      	ands	r2, r1
 800316e:	60a2      	str	r2, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003170:	68e1      	ldr	r1, [r4, #12]
 8003172:	4a38      	ldr	r2, [pc, #224]	@ (8003254 <HAL_RTC_SetAlarm_IT+0x190>)
 8003174:	b2c9      	uxtb	r1, r1
 8003176:	430a      	orrs	r2, r1
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8003178:	2101      	movs	r1, #1
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800317a:	60e2      	str	r2, [r4, #12]
      count = count - 1U;
 800317c:	9a05      	ldr	r2, [sp, #20]
 800317e:	3a01      	subs	r2, #1
 8003180:	9205      	str	r2, [sp, #20]
      if (count == 0U)
 8003182:	9a05      	ldr	r2, [sp, #20]
 8003184:	2a00      	cmp	r2, #0
 8003186:	d120      	bne.n	80031ca <HAL_RTC_SetAlarm_IT+0x106>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003188:	23ff      	movs	r3, #255	@ 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800318a:	3203      	adds	r2, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800318c:	6263      	str	r3, [r4, #36]	@ 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800318e:	1cb3      	adds	r3, r6, #2
 8003190:	77da      	strb	r2, [r3, #31]
        __HAL_UNLOCK(hrtc);
 8003192:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8003194:	2003      	movs	r0, #3
        __HAL_UNLOCK(hrtc);
 8003196:	3601      	adds	r6, #1
 8003198:	77f3      	strb	r3, [r6, #31]
}
 800319a:	b007      	add	sp, #28
 800319c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800319e:	68a2      	ldr	r2, [r4, #8]
 80031a0:	0011      	movs	r1, r2
 80031a2:	4019      	ands	r1, r3
 80031a4:	421a      	tst	r2, r3
 80031a6:	d100      	bne.n	80031aa <HAL_RTC_SetAlarm_IT+0xe6>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80031a8:	70e9      	strb	r1, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80031aa:	696a      	ldr	r2, [r5, #20]
 80031ac:	69eb      	ldr	r3, [r5, #28]
 80031ae:	0400      	lsls	r0, r0, #16
 80031b0:	4313      	orrs	r3, r2
 80031b2:	9a01      	ldr	r2, [sp, #4]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	4318      	orrs	r0, r3
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80031b8:	023b      	lsls	r3, r7, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80031ba:	4318      	orrs	r0, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80031bc:	78eb      	ldrb	r3, [r5, #3]
 80031be:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80031c0:	4318      	orrs	r0, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80031c2:	1c6b      	adds	r3, r5, #1
 80031c4:	7fdb      	ldrb	r3, [r3, #31]
 80031c6:	061b      	lsls	r3, r3, #24
 80031c8:	e7c2      	b.n	8003150 <HAL_RTC_SetAlarm_IT+0x8c>
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80031ca:	68e2      	ldr	r2, [r4, #12]
 80031cc:	420a      	tst	r2, r1
 80031ce:	d0d5      	beq.n	800317c <HAL_RTC_SetAlarm_IT+0xb8>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80031d0:	61e0      	str	r0, [r4, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80031d2:	6463      	str	r3, [r4, #68]	@ 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80031d4:	2380      	movs	r3, #128	@ 0x80
 80031d6:	68a2      	ldr	r2, [r4, #8]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	4313      	orrs	r3, r2
 80031dc:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80031de:	2380      	movs	r3, #128	@ 0x80
 80031e0:	68a2      	ldr	r2, [r4, #8]
 80031e2:	015b      	lsls	r3, r3, #5
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80031e4:	4313      	orrs	r3, r2
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80031e6:	2280      	movs	r2, #128	@ 0x80
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80031e8:	60a3      	str	r3, [r4, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80031ea:	4b1b      	ldr	r3, [pc, #108]	@ (8003258 <HAL_RTC_SetAlarm_IT+0x194>)
 80031ec:	0292      	lsls	r2, r2, #10
 80031ee:	6819      	ldr	r1, [r3, #0]
  __HAL_UNLOCK(hrtc);
 80031f0:	2000      	movs	r0, #0
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80031f2:	4311      	orrs	r1, r2
 80031f4:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80031f6:	6899      	ldr	r1, [r3, #8]
 80031f8:	430a      	orrs	r2, r1
 80031fa:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031fc:	23ff      	movs	r3, #255	@ 0xff
  hrtc->State = HAL_RTC_STATE_READY;
 80031fe:	2201      	movs	r2, #1
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003200:	6263      	str	r3, [r4, #36]	@ 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8003202:	1cb3      	adds	r3, r6, #2
  __HAL_UNLOCK(hrtc);
 8003204:	18b6      	adds	r6, r6, r2
  hrtc->State = HAL_RTC_STATE_READY;
 8003206:	77da      	strb	r2, [r3, #31]
  __HAL_UNLOCK(hrtc);
 8003208:	77f0      	strb	r0, [r6, #31]
  return HAL_OK;
 800320a:	e7c6      	b.n	800319a <HAL_RTC_SetAlarm_IT+0xd6>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800320c:	68a2      	ldr	r2, [r4, #8]
 800320e:	4913      	ldr	r1, [pc, #76]	@ (800325c <HAL_RTC_SetAlarm_IT+0x198>)
 8003210:	400a      	ands	r2, r1
 8003212:	60a2      	str	r2, [r4, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003214:	68e1      	ldr	r1, [r4, #12]
 8003216:	4a12      	ldr	r2, [pc, #72]	@ (8003260 <HAL_RTC_SetAlarm_IT+0x19c>)
 8003218:	b2c9      	uxtb	r1, r1
 800321a:	430a      	orrs	r2, r1
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 800321c:	2102      	movs	r1, #2
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800321e:	60e2      	str	r2, [r4, #12]
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003220:	9a00      	ldr	r2, [sp, #0]
 8003222:	9205      	str	r2, [sp, #20]
      count = count - 1U;
 8003224:	9a05      	ldr	r2, [sp, #20]
 8003226:	3a01      	subs	r2, #1
 8003228:	9205      	str	r2, [sp, #20]
      if (count == 0U)
 800322a:	9a05      	ldr	r2, [sp, #20]
 800322c:	2a00      	cmp	r2, #0
 800322e:	d0ab      	beq.n	8003188 <HAL_RTC_SetAlarm_IT+0xc4>
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8003230:	68e2      	ldr	r2, [r4, #12]
 8003232:	420a      	tst	r2, r1
 8003234:	d0f6      	beq.n	8003224 <HAL_RTC_SetAlarm_IT+0x160>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003236:	6220      	str	r0, [r4, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003238:	64a3      	str	r3, [r4, #72]	@ 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800323a:	2380      	movs	r3, #128	@ 0x80
 800323c:	68a2      	ldr	r2, [r4, #8]
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	4313      	orrs	r3, r2
 8003242:	60a3      	str	r3, [r4, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003244:	2380      	movs	r3, #128	@ 0x80
 8003246:	68a2      	ldr	r2, [r4, #8]
 8003248:	019b      	lsls	r3, r3, #6
 800324a:	e7cb      	b.n	80031e4 <HAL_RTC_SetAlarm_IT+0x120>
 800324c:	20000014 	.word	0x20000014
 8003250:	fffffeff 	.word	0xfffffeff
 8003254:	fffffe7f 	.word	0xfffffe7f
 8003258:	40010400 	.word	0x40010400
 800325c:	fffffdff 	.word	0xfffffdff
 8003260:	fffffd7f 	.word	0xfffffd7f

08003264 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
  uint32_t tens = 0U;
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003264:	0903      	lsrs	r3, r0, #4
{
 8003266:	0002      	movs	r2, r0
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003268:	200a      	movs	r0, #10
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800326a:	210f      	movs	r1, #15
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800326c:	4358      	muls	r0, r3
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800326e:	400a      	ands	r2, r1
 8003270:	1880      	adds	r0, r0, r2
 8003272:	b2c0      	uxtb	r0, r0
}
 8003274:	4770      	bx	lr
	...

08003278 <HAL_RTC_GetTime>:
{
 8003278:	b570      	push	{r4, r5, r6, lr}
 800327a:	000c      	movs	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800327c:	6801      	ldr	r1, [r0, #0]
 800327e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8003280:	6063      	str	r3, [r4, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003282:	690b      	ldr	r3, [r1, #16]
 8003284:	045b      	lsls	r3, r3, #17
 8003286:	0c5b      	lsrs	r3, r3, #17
 8003288:	60a3      	str	r3, [r4, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800328a:	680b      	ldr	r3, [r1, #0]
 800328c:	490d      	ldr	r1, [pc, #52]	@ (80032c4 <HAL_RTC_GetTime+0x4c>)
 800328e:	400b      	ands	r3, r1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003290:	0298      	lsls	r0, r3, #10
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003292:	0a1d      	lsrs	r5, r3, #8
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8003294:	b2de      	uxtb	r6, r3
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8003296:	0e80      	lsrs	r0, r0, #26
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003298:	b2ed      	uxtb	r5, r5
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800329a:	0d9b      	lsrs	r3, r3, #22
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800329c:	7020      	strb	r0, [r4, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800329e:	7065      	strb	r5, [r4, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80032a0:	70a6      	strb	r6, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80032a2:	70e3      	strb	r3, [r4, #3]
  if (Format == RTC_FORMAT_BIN)
 80032a4:	2a00      	cmp	r2, #0
 80032a6:	d10a      	bne.n	80032be <HAL_RTC_GetTime+0x46>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80032a8:	f7ff ffdc 	bl	8003264 <RTC_Bcd2ToByte>
 80032ac:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80032ae:	0028      	movs	r0, r5
 80032b0:	f7ff ffd8 	bl	8003264 <RTC_Bcd2ToByte>
 80032b4:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80032b6:	0030      	movs	r0, r6
 80032b8:	f7ff ffd4 	bl	8003264 <RTC_Bcd2ToByte>
 80032bc:	70a0      	strb	r0, [r4, #2]
}
 80032be:	2000      	movs	r0, #0
 80032c0:	bd70      	pop	{r4, r5, r6, pc}
 80032c2:	46c0      	nop			@ (mov r8, r8)
 80032c4:	007f7f7f 	.word	0x007f7f7f

080032c8 <HAL_RTC_GetDate>:
{
 80032c8:	b570      	push	{r4, r5, r6, lr}
 80032ca:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80032cc:	6803      	ldr	r3, [r0, #0]
 80032ce:	490e      	ldr	r1, [pc, #56]	@ (8003308 <HAL_RTC_GetDate+0x40>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	400b      	ands	r3, r1
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80032d4:	0c18      	lsrs	r0, r3, #16
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80032d6:	04dd      	lsls	r5, r3, #19
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80032d8:	b2de      	uxtb	r6, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80032da:	041b      	lsls	r3, r3, #16
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80032dc:	0eed      	lsrs	r5, r5, #27
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80032de:	0f5b      	lsrs	r3, r3, #29
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80032e0:	70e0      	strb	r0, [r4, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80032e2:	7065      	strb	r5, [r4, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80032e4:	70a6      	strb	r6, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80032e6:	7023      	strb	r3, [r4, #0]
  if (Format == RTC_FORMAT_BIN)
 80032e8:	2a00      	cmp	r2, #0
 80032ea:	d10a      	bne.n	8003302 <HAL_RTC_GetDate+0x3a>
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80032ec:	f7ff ffba 	bl	8003264 <RTC_Bcd2ToByte>
 80032f0:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80032f2:	0028      	movs	r0, r5
 80032f4:	f7ff ffb6 	bl	8003264 <RTC_Bcd2ToByte>
 80032f8:	7060      	strb	r0, [r4, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80032fa:	0030      	movs	r0, r6
 80032fc:	f7ff ffb2 	bl	8003264 <RTC_Bcd2ToByte>
 8003300:	70a0      	strb	r0, [r4, #2]
}
 8003302:	2000      	movs	r0, #0
 8003304:	bd70      	pop	{r4, r5, r6, pc}
 8003306:	46c0      	nop			@ (mov r8, r8)
 8003308:	00ffff3f 	.word	0x00ffff3f

0800330c <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800330c:	6803      	ldr	r3, [r0, #0]
  tmp += (BackupRegister * 4U);
 800330e:	0089      	lsls	r1, r1, #2
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8003310:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);
 8003312:	18c9      	adds	r1, r1, r3

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003314:	600a      	str	r2, [r1, #0]
}
 8003316:	4770      	bx	lr

08003318 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8003318:	6803      	ldr	r3, [r0, #0]
  tmp += (BackupRegister * 4U);
 800331a:	0089      	lsls	r1, r1, #2
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800331c:	3350      	adds	r3, #80	@ 0x50
  tmp += (BackupRegister * 4U);
 800331e:	18c9      	adds	r1, r1, r3

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003320:	6808      	ldr	r0, [r1, #0]
}
 8003322:	4770      	bx	lr

08003324 <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003324:	2202      	movs	r2, #2
{
 8003326:	b510      	push	{r4, lr}
  __HAL_LOCK(hrtc);
 8003328:	1c41      	adds	r1, r0, #1
 800332a:	7fcc      	ldrb	r4, [r1, #31]
{
 800332c:	0003      	movs	r3, r0
  __HAL_LOCK(hrtc);
 800332e:	0010      	movs	r0, r2
 8003330:	2c01      	cmp	r4, #1
 8003332:	d010      	beq.n	8003356 <HAL_RTCEx_EnableBypassShadow+0x32>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003334:	1898      	adds	r0, r3, r2
 8003336:	77c2      	strb	r2, [r0, #31]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	32c8      	adds	r2, #200	@ 0xc8
 800333c:	625a      	str	r2, [r3, #36]	@ 0x24
 800333e:	3a77      	subs	r2, #119	@ 0x77
 8003340:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8003342:	689c      	ldr	r4, [r3, #8]
 8003344:	3a33      	subs	r2, #51	@ 0x33
 8003346:	4322      	orrs	r2, r4
 8003348:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800334a:	22ff      	movs	r2, #255	@ 0xff
 800334c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800334e:	2301      	movs	r3, #1
 8003350:	77c3      	strb	r3, [r0, #31]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003352:	2000      	movs	r0, #0
 8003354:	77c8      	strb	r0, [r1, #31]

  return HAL_OK;
}
 8003356:	bd10      	pop	{r4, pc}

08003358 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
 8003358:	4770      	bx	lr
	...

0800335c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800335c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800335e:	001f      	movs	r7, r3
 8003360:	b085      	sub	sp, #20
 8003362:	000e      	movs	r6, r1
 8003364:	9201      	str	r2, [sp, #4]
 8003366:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003368:	f7fd ffb0 	bl	80012cc <HAL_GetTick>
 800336c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800336e:	19dd      	adds	r5, r3, r7
 8003370:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8003372:	f7fd ffab 	bl	80012cc <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003376:	4b28      	ldr	r3, [pc, #160]	@ (8003418 <SPI_WaitFlagStateUntilTimeout+0xbc>)
  tmp_tickstart = HAL_GetTick();
 8003378:	9000      	str	r0, [sp, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	015b      	lsls	r3, r3, #5
 800337e:	0d1b      	lsrs	r3, r3, #20
 8003380:	436b      	muls	r3, r5
 8003382:	9303      	str	r3, [sp, #12]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003384:	6822      	ldr	r2, [r4, #0]
 8003386:	6893      	ldr	r3, [r2, #8]
 8003388:	4033      	ands	r3, r6
 800338a:	1b9b      	subs	r3, r3, r6
 800338c:	4259      	negs	r1, r3
 800338e:	414b      	adcs	r3, r1
 8003390:	9901      	ldr	r1, [sp, #4]
 8003392:	428b      	cmp	r3, r1
 8003394:	d101      	bne.n	800339a <SPI_WaitFlagStateUntilTimeout+0x3e>
      }
      count--;
    }
  }

  return HAL_OK;
 8003396:	2000      	movs	r0, #0
 8003398:	e032      	b.n	8003400 <SPI_WaitFlagStateUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 800339a:	1c7b      	adds	r3, r7, #1
 800339c:	d0f3      	beq.n	8003386 <SPI_WaitFlagStateUntilTimeout+0x2a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800339e:	f7fd ff95 	bl	80012cc <HAL_GetTick>
 80033a2:	9b00      	ldr	r3, [sp, #0]
 80033a4:	1ac0      	subs	r0, r0, r3
 80033a6:	42a8      	cmp	r0, r5
 80033a8:	d32c      	bcc.n	8003404 <SPI_WaitFlagStateUntilTimeout+0xa8>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033aa:	21e0      	movs	r1, #224	@ 0xe0
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	438a      	bics	r2, r1
 80033b2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033b4:	2282      	movs	r2, #130	@ 0x82
 80033b6:	6861      	ldr	r1, [r4, #4]
 80033b8:	0052      	lsls	r2, r2, #1
 80033ba:	4291      	cmp	r1, r2
 80033bc:	d10c      	bne.n	80033d8 <SPI_WaitFlagStateUntilTimeout+0x7c>
 80033be:	2180      	movs	r1, #128	@ 0x80
 80033c0:	68a2      	ldr	r2, [r4, #8]
 80033c2:	0209      	lsls	r1, r1, #8
 80033c4:	428a      	cmp	r2, r1
 80033c6:	d003      	beq.n	80033d0 <SPI_WaitFlagStateUntilTimeout+0x74>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033c8:	2180      	movs	r1, #128	@ 0x80
 80033ca:	00c9      	lsls	r1, r1, #3
 80033cc:	428a      	cmp	r2, r1
 80033ce:	d103      	bne.n	80033d8 <SPI_WaitFlagStateUntilTimeout+0x7c>
          __HAL_SPI_DISABLE(hspi);
 80033d0:	2140      	movs	r1, #64	@ 0x40
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	438a      	bics	r2, r1
 80033d6:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033d8:	2180      	movs	r1, #128	@ 0x80
 80033da:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80033dc:	0189      	lsls	r1, r1, #6
 80033de:	428a      	cmp	r2, r1
 80033e0:	d106      	bne.n	80033f0 <SPI_WaitFlagStateUntilTimeout+0x94>
          SPI_RESET_CRC(hspi);
 80033e2:	6819      	ldr	r1, [r3, #0]
 80033e4:	480d      	ldr	r0, [pc, #52]	@ (800341c <SPI_WaitFlagStateUntilTimeout+0xc0>)
 80033e6:	4001      	ands	r1, r0
 80033e8:	6019      	str	r1, [r3, #0]
 80033ea:	6819      	ldr	r1, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80033f0:	0023      	movs	r3, r4
 80033f2:	2201      	movs	r2, #1
 80033f4:	3351      	adds	r3, #81	@ 0x51
 80033f6:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 80033f8:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 80033fa:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 80033fc:	3450      	adds	r4, #80	@ 0x50
 80033fe:	7023      	strb	r3, [r4, #0]
}
 8003400:	b005      	add	sp, #20
 8003402:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8003404:	9b03      	ldr	r3, [sp, #12]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d000      	beq.n	800340c <SPI_WaitFlagStateUntilTimeout+0xb0>
 800340a:	002b      	movs	r3, r5
      count--;
 800340c:	9a03      	ldr	r2, [sp, #12]
 800340e:	001d      	movs	r5, r3
 8003410:	3a01      	subs	r2, #1
 8003412:	9203      	str	r2, [sp, #12]
 8003414:	e7b6      	b.n	8003384 <SPI_WaitFlagStateUntilTimeout+0x28>
 8003416:	46c0      	nop			@ (mov r8, r8)
 8003418:	20000014 	.word	0x20000014
 800341c:	ffffdfff 	.word	0xffffdfff

08003420 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003420:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003422:	4b17      	ldr	r3, [pc, #92]	@ (8003480 <SPI_EndRxTxTransaction+0x60>)
{
 8003424:	0004      	movs	r4, r0
 8003426:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003428:	6818      	ldr	r0, [r3, #0]
 800342a:	4916      	ldr	r1, [pc, #88]	@ (8003484 <SPI_EndRxTxTransaction+0x64>)
{
 800342c:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800342e:	f7fc fe87 	bl	8000140 <__udivsi3>
 8003432:	23fa      	movs	r3, #250	@ 0xfa
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	4343      	muls	r3, r0
 8003438:	9303      	str	r3, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800343a:	2382      	movs	r3, #130	@ 0x82
 800343c:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800343e:	2280      	movs	r2, #128	@ 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	4299      	cmp	r1, r3
 8003444:	d10f      	bne.n	8003466 <SPI_EndRxTxTransaction+0x46>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003446:	002b      	movs	r3, r5
 8003448:	2200      	movs	r2, #0
 800344a:	2180      	movs	r1, #128	@ 0x80
 800344c:	0020      	movs	r0, r4
 800344e:	9600      	str	r6, [sp, #0]
 8003450:	f7ff ff84 	bl	800335c <SPI_WaitFlagStateUntilTimeout>
 8003454:	2800      	cmp	r0, #0
 8003456:	d010      	beq.n	800347a <SPI_EndRxTxTransaction+0x5a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003458:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800345a:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800345c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800345e:	4313      	orrs	r3, r2
 8003460:	6563      	str	r3, [r4, #84]	@ 0x54
  }

  return HAL_OK;
}
 8003462:	b004      	add	sp, #16
 8003464:	bd70      	pop	{r4, r5, r6, pc}
      if (count == 0U)
 8003466:	9b03      	ldr	r3, [sp, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d006      	beq.n	800347a <SPI_EndRxTxTransaction+0x5a>
      count--;
 800346c:	9b03      	ldr	r3, [sp, #12]
 800346e:	3b01      	subs	r3, #1
 8003470:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003472:	6823      	ldr	r3, [r4, #0]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	4213      	tst	r3, r2
 8003478:	d1f5      	bne.n	8003466 <SPI_EndRxTxTransaction+0x46>
  return HAL_OK;
 800347a:	2000      	movs	r0, #0
 800347c:	e7f1      	b.n	8003462 <SPI_EndRxTxTransaction+0x42>
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	20000014 	.word	0x20000014
 8003484:	016e3600 	.word	0x016e3600

08003488 <HAL_SPI_MspInit>:
}
 8003488:	4770      	bx	lr
	...

0800348c <HAL_SPI_Init>:
{
 800348c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800348e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003490:	2001      	movs	r0, #1
  if (hspi == NULL)
 8003492:	2c00      	cmp	r4, #0
 8003494:	d05a      	beq.n	800354c <HAL_SPI_Init+0xc0>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003496:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003498:	2b00      	cmp	r3, #0
 800349a:	d158      	bne.n	800354e <HAL_SPI_Init+0xc2>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800349c:	2282      	movs	r2, #130	@ 0x82
 800349e:	6861      	ldr	r1, [r4, #4]
 80034a0:	0052      	lsls	r2, r2, #1
 80034a2:	4291      	cmp	r1, r2
 80034a4:	d000      	beq.n	80034a8 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034a6:	61e3      	str	r3, [r4, #28]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80034a8:	0025      	movs	r5, r4
 80034aa:	3551      	adds	r5, #81	@ 0x51
 80034ac:	782b      	ldrb	r3, [r5, #0]
 80034ae:	b2da      	uxtb	r2, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d105      	bne.n	80034c0 <HAL_SPI_Init+0x34>
    hspi->Lock = HAL_UNLOCKED;
 80034b4:	0023      	movs	r3, r4
 80034b6:	3350      	adds	r3, #80	@ 0x50
    HAL_SPI_MspInit(hspi);
 80034b8:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80034ba:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 80034bc:	f7ff ffe4 	bl	8003488 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80034c0:	2702      	movs	r7, #2
  __HAL_SPI_DISABLE(hspi);
 80034c2:	2240      	movs	r2, #64	@ 0x40
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034c4:	2682      	movs	r6, #130	@ 0x82
  hspi->State = HAL_SPI_STATE_BUSY;
 80034c6:	702f      	strb	r7, [r5, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034c8:	2784      	movs	r7, #132	@ 0x84
  __HAL_SPI_DISABLE(hspi);
 80034ca:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034cc:	0076      	lsls	r6, r6, #1
  __HAL_SPI_DISABLE(hspi);
 80034ce:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034d0:	023f      	lsls	r7, r7, #8
  __HAL_SPI_DISABLE(hspi);
 80034d2:	4393      	bics	r3, r2
 80034d4:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80034d6:	6863      	ldr	r3, [r4, #4]
 80034d8:	69a2      	ldr	r2, [r4, #24]
 80034da:	4033      	ands	r3, r6
 80034dc:	68a6      	ldr	r6, [r4, #8]
 80034de:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80034e0:	403e      	ands	r6, r7
 80034e2:	2780      	movs	r7, #128	@ 0x80
 80034e4:	4333      	orrs	r3, r6
 80034e6:	68e6      	ldr	r6, [r4, #12]
 80034e8:	013f      	lsls	r7, r7, #4
 80034ea:	403e      	ands	r6, r7
 80034ec:	2702      	movs	r7, #2
 80034ee:	4333      	orrs	r3, r6
 80034f0:	6926      	ldr	r6, [r4, #16]
 80034f2:	403e      	ands	r6, r7
 80034f4:	4333      	orrs	r3, r6
 80034f6:	6966      	ldr	r6, [r4, #20]
 80034f8:	3f01      	subs	r7, #1
 80034fa:	403e      	ands	r6, r7
 80034fc:	4333      	orrs	r3, r6
 80034fe:	2680      	movs	r6, #128	@ 0x80
 8003500:	00b6      	lsls	r6, r6, #2
 8003502:	4016      	ands	r6, r2
 8003504:	4333      	orrs	r3, r6
 8003506:	69e6      	ldr	r6, [r4, #28]
 8003508:	3737      	adds	r7, #55	@ 0x37
 800350a:	403e      	ands	r6, r7
 800350c:	4333      	orrs	r3, r6
 800350e:	6a26      	ldr	r6, [r4, #32]
 8003510:	3748      	adds	r7, #72	@ 0x48
 8003512:	403e      	ands	r6, r7
 8003514:	4333      	orrs	r3, r6
 8003516:	2680      	movs	r6, #128	@ 0x80
 8003518:	0007      	movs	r7, r0
 800351a:	01b6      	lsls	r6, r6, #6
 800351c:	4037      	ands	r7, r6
 800351e:	433b      	orrs	r3, r7
 8003520:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003522:	2304      	movs	r3, #4
 8003524:	2710      	movs	r7, #16
 8003526:	0c12      	lsrs	r2, r2, #16
 8003528:	401a      	ands	r2, r3
 800352a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800352c:	403b      	ands	r3, r7
 800352e:	431a      	orrs	r2, r3
 8003530:	604a      	str	r2, [r1, #4]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003532:	42b0      	cmp	r0, r6
 8003534:	d102      	bne.n	800353c <HAL_SPI_Init+0xb0>
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 8003536:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003538:	b29b      	uxth	r3, r3
 800353a:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800353c:	69cb      	ldr	r3, [r1, #28]
 800353e:	4a06      	ldr	r2, [pc, #24]	@ (8003558 <HAL_SPI_Init+0xcc>)
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003540:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003542:	4013      	ands	r3, r2
 8003544:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8003546:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003548:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800354a:	702b      	strb	r3, [r5, #0]
}
 800354c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800354e:	2300      	movs	r3, #0
 8003550:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003552:	6163      	str	r3, [r4, #20]
 8003554:	e7a8      	b.n	80034a8 <HAL_SPI_Init+0x1c>
 8003556:	46c0      	nop			@ (mov r8, r8)
 8003558:	fffff7ff 	.word	0xfffff7ff

0800355c <HAL_SPI_TransmitReceive>:
{
 800355c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800355e:	001e      	movs	r6, r3
  __IO uint32_t tmpreg = 0U;
 8003560:	2300      	movs	r3, #0
{
 8003562:	b087      	sub	sp, #28
  __IO uint32_t tmpreg = 0U;
 8003564:	9304      	str	r3, [sp, #16]
  __HAL_LOCK(hspi);
 8003566:	0003      	movs	r3, r0
{
 8003568:	9203      	str	r2, [sp, #12]
  __HAL_LOCK(hspi);
 800356a:	3350      	adds	r3, #80	@ 0x50
 800356c:	781a      	ldrb	r2, [r3, #0]
{
 800356e:	0004      	movs	r4, r0
 8003570:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8003572:	2702      	movs	r7, #2
 8003574:	2a01      	cmp	r2, #1
 8003576:	d100      	bne.n	800357a <HAL_SPI_TransmitReceive+0x1e>
 8003578:	e0bb      	b.n	80036f2 <HAL_SPI_TransmitReceive+0x196>
 800357a:	2201      	movs	r2, #1
 800357c:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800357e:	f7fd fea5 	bl	80012cc <HAL_GetTick>
  tmp_state           = hspi->State;
 8003582:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8003584:	9002      	str	r0, [sp, #8]
  tmp_state           = hspi->State;
 8003586:	3351      	adds	r3, #81	@ 0x51
 8003588:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800358a:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 800358c:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800358e:	2b01      	cmp	r3, #1
 8003590:	d00b      	beq.n	80035aa <HAL_SPI_TransmitReceive+0x4e>
 8003592:	2382      	movs	r3, #130	@ 0x82
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	4299      	cmp	r1, r3
 8003598:	d000      	beq.n	800359c <HAL_SPI_TransmitReceive+0x40>
 800359a:	e0a7      	b.n	80036ec <HAL_SPI_TransmitReceive+0x190>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800359c:	68a3      	ldr	r3, [r4, #8]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d000      	beq.n	80035a4 <HAL_SPI_TransmitReceive+0x48>
 80035a2:	e0a3      	b.n	80036ec <HAL_SPI_TransmitReceive+0x190>
 80035a4:	2a04      	cmp	r2, #4
 80035a6:	d000      	beq.n	80035aa <HAL_SPI_TransmitReceive+0x4e>
 80035a8:	e0a0      	b.n	80036ec <HAL_SPI_TransmitReceive+0x190>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80035aa:	2d00      	cmp	r5, #0
 80035ac:	d100      	bne.n	80035b0 <HAL_SPI_TransmitReceive+0x54>
 80035ae:	e113      	b.n	80037d8 <HAL_SPI_TransmitReceive+0x27c>
 80035b0:	9b03      	ldr	r3, [sp, #12]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d100      	bne.n	80035b8 <HAL_SPI_TransmitReceive+0x5c>
 80035b6:	e10f      	b.n	80037d8 <HAL_SPI_TransmitReceive+0x27c>
 80035b8:	2e00      	cmp	r6, #0
 80035ba:	d100      	bne.n	80035be <HAL_SPI_TransmitReceive+0x62>
 80035bc:	e10c      	b.n	80037d8 <HAL_SPI_TransmitReceive+0x27c>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80035be:	0023      	movs	r3, r4
 80035c0:	3351      	adds	r3, #81	@ 0x51
 80035c2:	781a      	ldrb	r2, [r3, #0]
 80035c4:	2a04      	cmp	r2, #4
 80035c6:	d001      	beq.n	80035cc <HAL_SPI_TransmitReceive+0x70>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035c8:	2205      	movs	r2, #5
 80035ca:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035cc:	2300      	movs	r3, #0
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035ce:	2080      	movs	r0, #128	@ 0x80
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80035d0:	9a03      	ldr	r2, [sp, #12]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035d2:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80035d4:	63a2      	str	r2, [r4, #56]	@ 0x38
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035d6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  hspi->RxXferCount = Size;
 80035d8:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80035da:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80035dc:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->RxXferSize  = Size;
 80035de:	87a6      	strh	r6, [r4, #60]	@ 0x3c
    SPI_RESET_CRC(hspi);
 80035e0:	6823      	ldr	r3, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80035e2:	6325      	str	r5, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80035e4:	86e6      	strh	r6, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80035e6:	86a6      	strh	r6, [r4, #52]	@ 0x34
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035e8:	0180      	lsls	r0, r0, #6
 80035ea:	4282      	cmp	r2, r0
 80035ec:	d106      	bne.n	80035fc <HAL_SPI_TransmitReceive+0xa0>
    SPI_RESET_CRC(hspi);
 80035ee:	6818      	ldr	r0, [r3, #0]
 80035f0:	4f83      	ldr	r7, [pc, #524]	@ (8003800 <HAL_SPI_TransmitReceive+0x2a4>)
 80035f2:	4038      	ands	r0, r7
 80035f4:	6018      	str	r0, [r3, #0]
 80035f6:	6818      	ldr	r0, [r3, #0]
 80035f8:	4302      	orrs	r2, r0
 80035fa:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035fc:	2240      	movs	r2, #64	@ 0x40
 80035fe:	6818      	ldr	r0, [r3, #0]
 8003600:	4210      	tst	r0, r2
 8003602:	d102      	bne.n	800360a <HAL_SPI_TransmitReceive+0xae>
    __HAL_SPI_ENABLE(hspi);
 8003604:	6818      	ldr	r0, [r3, #0]
 8003606:	4302      	orrs	r2, r0
 8003608:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800360a:	2280      	movs	r2, #128	@ 0x80
 800360c:	68e0      	ldr	r0, [r4, #12]
 800360e:	0112      	lsls	r2, r2, #4
 8003610:	4290      	cmp	r0, r2
 8003612:	d000      	beq.n	8003616 <HAL_SPI_TransmitReceive+0xba>
 8003614:	e070      	b.n	80036f8 <HAL_SPI_TransmitReceive+0x19c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003616:	2900      	cmp	r1, #0
 8003618:	d001      	beq.n	800361e <HAL_SPI_TransmitReceive+0xc2>
 800361a:	2e01      	cmp	r6, #1
 800361c:	d107      	bne.n	800362e <HAL_SPI_TransmitReceive+0xd2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800361e:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003620:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003622:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8003624:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003626:	6325      	str	r5, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003628:	3b01      	subs	r3, #1
 800362a:	b29b      	uxth	r3, r3
 800362c:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 800362e:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003630:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003632:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003634:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003636:	2b00      	cmp	r3, #0
 8003638:	d118      	bne.n	800366c <HAL_SPI_TransmitReceive+0x110>
 800363a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800363c:	2b00      	cmp	r3, #0
 800363e:	d115      	bne.n	800366c <HAL_SPI_TransmitReceive+0x110>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003640:	2380      	movs	r3, #128	@ 0x80
 8003642:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003644:	019b      	lsls	r3, r3, #6
 8003646:	429a      	cmp	r2, r3
 8003648:	d000      	beq.n	800364c <HAL_SPI_TransmitReceive+0xf0>
 800364a:	e0b0      	b.n	80037ae <HAL_SPI_TransmitReceive+0x252>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800364c:	2201      	movs	r2, #1
 800364e:	9b02      	ldr	r3, [sp, #8]
 8003650:	0011      	movs	r1, r2
 8003652:	9300      	str	r3, [sp, #0]
 8003654:	0020      	movs	r0, r4
 8003656:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003658:	f7ff fe80 	bl	800335c <SPI_WaitFlagStateUntilTimeout>
 800365c:	2800      	cmp	r0, #0
 800365e:	d100      	bne.n	8003662 <HAL_SPI_TransmitReceive+0x106>
 8003660:	e0a1      	b.n	80037a6 <HAL_SPI_TransmitReceive+0x24a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003662:	2302      	movs	r3, #2
 8003664:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003666:	4313      	orrs	r3, r2
 8003668:	6563      	str	r3, [r4, #84]	@ 0x54
      goto error;
 800366a:	e03e      	b.n	80036ea <HAL_SPI_TransmitReceive+0x18e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800366c:	6823      	ldr	r3, [r4, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	423a      	tst	r2, r7
 8003672:	d01b      	beq.n	80036ac <HAL_SPI_TransmitReceive+0x150>
 8003674:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003676:	2a00      	cmp	r2, #0
 8003678:	d018      	beq.n	80036ac <HAL_SPI_TransmitReceive+0x150>
 800367a:	2d01      	cmp	r5, #1
 800367c:	d115      	bne.n	80036aa <HAL_SPI_TransmitReceive+0x14e>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800367e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003680:	8811      	ldrh	r1, [r2, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003682:	3202      	adds	r2, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003684:	60d9      	str	r1, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003686:	6322      	str	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003688:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 800368a:	3a01      	subs	r2, #1
 800368c:	b292      	uxth	r2, r2
 800368e:	86e2      	strh	r2, [r4, #54]	@ 0x36
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003690:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003692:	2a00      	cmp	r2, #0
 8003694:	d109      	bne.n	80036aa <HAL_SPI_TransmitReceive+0x14e>
 8003696:	2280      	movs	r2, #128	@ 0x80
 8003698:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800369a:	0192      	lsls	r2, r2, #6
 800369c:	4291      	cmp	r1, r2
 800369e:	d104      	bne.n	80036aa <HAL_SPI_TransmitReceive+0x14e>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80036a0:	2280      	movs	r2, #128	@ 0x80
 80036a2:	6819      	ldr	r1, [r3, #0]
 80036a4:	0152      	lsls	r2, r2, #5
 80036a6:	430a      	orrs	r2, r1
 80036a8:	601a      	str	r2, [r3, #0]
{
 80036aa:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036ac:	6899      	ldr	r1, [r3, #8]
 80036ae:	000a      	movs	r2, r1
 80036b0:	4032      	ands	r2, r6
 80036b2:	4231      	tst	r1, r6
 80036b4:	d00c      	beq.n	80036d0 <HAL_SPI_TransmitReceive+0x174>
 80036b6:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 80036b8:	2900      	cmp	r1, #0
 80036ba:	d009      	beq.n	80036d0 <HAL_SPI_TransmitReceive+0x174>
        txallowed = 1U;
 80036bc:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80036be:	68d9      	ldr	r1, [r3, #12]
 80036c0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80036c2:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80036c4:	3302      	adds	r3, #2
 80036c6:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80036c8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80036d0:	f7fd fdfc 	bl	80012cc <HAL_GetTick>
 80036d4:	9b02      	ldr	r3, [sp, #8]
 80036d6:	1ac0      	subs	r0, r0, r3
 80036d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80036da:	4298      	cmp	r0, r3
 80036dc:	d3aa      	bcc.n	8003634 <HAL_SPI_TransmitReceive+0xd8>
 80036de:	3301      	adds	r3, #1
 80036e0:	d0a8      	beq.n	8003634 <HAL_SPI_TransmitReceive+0xd8>
        hspi->State = HAL_SPI_STATE_READY;
 80036e2:	0023      	movs	r3, r4
 80036e4:	2201      	movs	r2, #1
 80036e6:	3351      	adds	r3, #81	@ 0x51
 80036e8:	701a      	strb	r2, [r3, #0]
        errorcode = HAL_TIMEOUT;
 80036ea:	2703      	movs	r7, #3
  __HAL_UNLOCK(hspi);
 80036ec:	2300      	movs	r3, #0
 80036ee:	3450      	adds	r4, #80	@ 0x50
 80036f0:	7023      	strb	r3, [r4, #0]
}
 80036f2:	0038      	movs	r0, r7
 80036f4:	b007      	add	sp, #28
 80036f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036f8:	2900      	cmp	r1, #0
 80036fa:	d001      	beq.n	8003700 <HAL_SPI_TransmitReceive+0x1a4>
 80036fc:	2e01      	cmp	r6, #1
 80036fe:	d108      	bne.n	8003712 <HAL_SPI_TransmitReceive+0x1b6>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003700:	782a      	ldrb	r2, [r5, #0]
 8003702:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003704:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003706:	3301      	adds	r3, #1
 8003708:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800370a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800370c:	3b01      	subs	r3, #1
 800370e:	b29b      	uxth	r3, r3
 8003710:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8003712:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003714:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003716:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003718:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800371a:	2b00      	cmp	r3, #0
 800371c:	d103      	bne.n	8003726 <HAL_SPI_TransmitReceive+0x1ca>
 800371e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003720:	2b00      	cmp	r3, #0
 8003722:	d100      	bne.n	8003726 <HAL_SPI_TransmitReceive+0x1ca>
 8003724:	e78c      	b.n	8003640 <HAL_SPI_TransmitReceive+0xe4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003726:	6823      	ldr	r3, [r4, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	423a      	tst	r2, r7
 800372c:	d01d      	beq.n	800376a <HAL_SPI_TransmitReceive+0x20e>
 800372e:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003730:	2a00      	cmp	r2, #0
 8003732:	d01a      	beq.n	800376a <HAL_SPI_TransmitReceive+0x20e>
 8003734:	2d01      	cmp	r5, #1
 8003736:	d117      	bne.n	8003768 <HAL_SPI_TransmitReceive+0x20c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003738:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800373a:	7812      	ldrb	r2, [r2, #0]
 800373c:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800373e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003740:	3301      	adds	r3, #1
 8003742:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003744:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003746:	3b01      	subs	r3, #1
 8003748:	b29b      	uxth	r3, r3
 800374a:	86e3      	strh	r3, [r4, #54]	@ 0x36
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800374c:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10a      	bne.n	8003768 <HAL_SPI_TransmitReceive+0x20c>
 8003752:	2380      	movs	r3, #128	@ 0x80
 8003754:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003756:	6822      	ldr	r2, [r4, #0]
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8003758:	019b      	lsls	r3, r3, #6
 800375a:	4299      	cmp	r1, r3
 800375c:	d104      	bne.n	8003768 <HAL_SPI_TransmitReceive+0x20c>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800375e:	2380      	movs	r3, #128	@ 0x80
 8003760:	6811      	ldr	r1, [r2, #0]
 8003762:	015b      	lsls	r3, r3, #5
 8003764:	430b      	orrs	r3, r1
 8003766:	6013      	str	r3, [r2, #0]
        txallowed = 1U;
 8003768:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	6899      	ldr	r1, [r3, #8]
 800376e:	000a      	movs	r2, r1
 8003770:	4032      	ands	r2, r6
 8003772:	4231      	tst	r1, r6
 8003774:	d00d      	beq.n	8003792 <HAL_SPI_TransmitReceive+0x236>
 8003776:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
 8003778:	2900      	cmp	r1, #0
 800377a:	d00a      	beq.n	8003792 <HAL_SPI_TransmitReceive+0x236>
        txallowed = 1U;
 800377c:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800377e:	68d9      	ldr	r1, [r3, #12]
 8003780:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003782:	7019      	strb	r1, [r3, #0]
        hspi->pRxBuffPtr++;
 8003784:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003786:	3301      	adds	r3, #1
 8003788:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 800378a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800378c:	3b01      	subs	r3, #1
 800378e:	b29b      	uxth	r3, r3
 8003790:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003792:	f7fd fd9b 	bl	80012cc <HAL_GetTick>
 8003796:	9b02      	ldr	r3, [sp, #8]
 8003798:	1ac0      	subs	r0, r0, r3
 800379a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800379c:	4298      	cmp	r0, r3
 800379e:	d3bb      	bcc.n	8003718 <HAL_SPI_TransmitReceive+0x1bc>
 80037a0:	3301      	adds	r3, #1
 80037a2:	d0b9      	beq.n	8003718 <HAL_SPI_TransmitReceive+0x1bc>
 80037a4:	e79d      	b.n	80036e2 <HAL_SPI_TransmitReceive+0x186>
    tmpreg = READ_REG(hspi->Instance->DR);
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	9304      	str	r3, [sp, #16]
    UNUSED(tmpreg);
 80037ac:	9b04      	ldr	r3, [sp, #16]
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80037ae:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80037b0:	2700      	movs	r7, #0
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 80037b2:	6893      	ldr	r3, [r2, #8]
 80037b4:	06db      	lsls	r3, r3, #27
 80037b6:	d506      	bpl.n	80037c6 <HAL_SPI_TransmitReceive+0x26a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80037b8:	2302      	movs	r3, #2
 80037ba:	6d61      	ldr	r1, [r4, #84]	@ 0x54
    errorcode = HAL_ERROR;
 80037bc:	3701      	adds	r7, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80037be:	430b      	orrs	r3, r1
 80037c0:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80037c2:	4b10      	ldr	r3, [pc, #64]	@ (8003804 <HAL_SPI_TransmitReceive+0x2a8>)
 80037c4:	6093      	str	r3, [r2, #8]
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037c6:	0020      	movs	r0, r4
 80037c8:	9a02      	ldr	r2, [sp, #8]
 80037ca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80037cc:	f7ff fe28 	bl	8003420 <SPI_EndRxTxTransaction>
 80037d0:	2800      	cmp	r0, #0
 80037d2:	d003      	beq.n	80037dc <HAL_SPI_TransmitReceive+0x280>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037d4:	2320      	movs	r3, #32
 80037d6:	6563      	str	r3, [r4, #84]	@ 0x54
    errorcode = HAL_ERROR;
 80037d8:	2701      	movs	r7, #1
 80037da:	e787      	b.n	80036ec <HAL_SPI_TransmitReceive+0x190>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037dc:	68a3      	ldr	r3, [r4, #8]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d106      	bne.n	80037f0 <HAL_SPI_TransmitReceive+0x294>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037e2:	9305      	str	r3, [sp, #20]
 80037e4:	6823      	ldr	r3, [r4, #0]
 80037e6:	68da      	ldr	r2, [r3, #12]
 80037e8:	9205      	str	r2, [sp, #20]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	9305      	str	r3, [sp, #20]
 80037ee:	9b05      	ldr	r3, [sp, #20]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037f0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1f0      	bne.n	80037d8 <HAL_SPI_TransmitReceive+0x27c>
    hspi->State = HAL_SPI_STATE_READY;
 80037f6:	0023      	movs	r3, r4
 80037f8:	2201      	movs	r2, #1
 80037fa:	3351      	adds	r3, #81	@ 0x51
 80037fc:	701a      	strb	r2, [r3, #0]
 80037fe:	e775      	b.n	80036ec <HAL_SPI_TransmitReceive+0x190>
 8003800:	ffffdfff 	.word	0xffffdfff
 8003804:	0000ffef 	.word	0x0000ffef

08003808 <HAL_SPI_GetState>:
  return hspi->State;
 8003808:	3051      	adds	r0, #81	@ 0x51
 800380a:	7800      	ldrb	r0, [r0, #0]
 800380c:	b2c0      	uxtb	r0, r0
}
 800380e:	4770      	bx	lr

08003810 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003810:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003812:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003816:	2201      	movs	r2, #1
 8003818:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800381c:	6801      	ldr	r1, [r0, #0]
 800381e:	4d12      	ldr	r5, [pc, #72]	@ (8003868 <UART_EndRxTransfer+0x58>)
 8003820:	680b      	ldr	r3, [r1, #0]
 8003822:	402b      	ands	r3, r5
 8003824:	600b      	str	r3, [r1, #0]
 8003826:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800382a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800382e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003832:	6801      	ldr	r1, [r0, #0]
 8003834:	688b      	ldr	r3, [r1, #8]
 8003836:	4393      	bics	r3, r2
 8003838:	608b      	str	r3, [r1, #8]
 800383a:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800383e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003840:	4293      	cmp	r3, r2
 8003842:	d10a      	bne.n	800385a <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003844:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003848:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800384c:	2410      	movs	r4, #16
 800384e:	6802      	ldr	r2, [r0, #0]
 8003850:	6813      	ldr	r3, [r2, #0]
 8003852:	43a3      	bics	r3, r4
 8003854:	6013      	str	r3, [r2, #0]
 8003856:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800385a:	2220      	movs	r2, #32
 800385c:	1d03      	adds	r3, r0, #4
 800385e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003860:	2300      	movs	r3, #0
 8003862:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003864:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8003866:	bd30      	pop	{r4, r5, pc}
 8003868:	fffffedf 	.word	0xfffffedf

0800386c <HAL_UART_Transmit_DMA>:
{
 800386c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800386e:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003870:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
{
 8003872:	0004      	movs	r4, r0
    return HAL_BUSY;
 8003874:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8003876:	2a20      	cmp	r2, #32
 8003878:	d104      	bne.n	8003884 <HAL_UART_Transmit_DMA+0x18>
    if ((pData == NULL) || (Size == 0U))
 800387a:	2900      	cmp	r1, #0
 800387c:	d001      	beq.n	8003882 <HAL_UART_Transmit_DMA+0x16>
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 8003882:	2001      	movs	r0, #1
}
 8003884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003886:	2280      	movs	r2, #128	@ 0x80
 8003888:	68a0      	ldr	r0, [r4, #8]
 800388a:	0152      	lsls	r2, r2, #5
 800388c:	4290      	cmp	r0, r2
 800388e:	d104      	bne.n	800389a <HAL_UART_Transmit_DMA+0x2e>
 8003890:	6922      	ldr	r2, [r4, #16]
 8003892:	2a00      	cmp	r2, #0
 8003894:	d101      	bne.n	800389a <HAL_UART_Transmit_DMA+0x2e>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003896:	07ca      	lsls	r2, r1, #31
 8003898:	d4f3      	bmi.n	8003882 <HAL_UART_Transmit_DMA+0x16>
    huart->TxXferSize  = Size;
 800389a:	0022      	movs	r2, r4
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800389c:	0025      	movs	r5, r4
    huart->TxXferSize  = Size;
 800389e:	3250      	adds	r2, #80	@ 0x50
    huart->pTxBuffPtr  = pData;
 80038a0:	64e1      	str	r1, [r4, #76]	@ 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038a2:	2600      	movs	r6, #0
    huart->TxXferSize  = Size;
 80038a4:	8013      	strh	r3, [r2, #0]
    huart->TxXferCount = Size;
 80038a6:	8053      	strh	r3, [r2, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038a8:	2221      	movs	r2, #33	@ 0x21
    if (huart->hdmatx != NULL)
 80038aa:	6f20      	ldr	r0, [r4, #112]	@ 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ac:	3508      	adds	r5, #8
 80038ae:	67ee      	str	r6, [r5, #124]	@ 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038b0:	67e2      	str	r2, [r4, #124]	@ 0x7c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80038b2:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 80038b4:	42b0      	cmp	r0, r6
 80038b6:	d010      	beq.n	80038da <HAL_UART_Transmit_DMA+0x6e>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80038b8:	4f10      	ldr	r7, [pc, #64]	@ (80038fc <HAL_UART_Transmit_DMA+0x90>)
      huart->hdmatx->XferAbortCallback = NULL;
 80038ba:	6386      	str	r6, [r0, #56]	@ 0x38
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80038bc:	62c7      	str	r7, [r0, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80038be:	4f10      	ldr	r7, [pc, #64]	@ (8003900 <HAL_UART_Transmit_DMA+0x94>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80038c0:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80038c2:	6307      	str	r7, [r0, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80038c4:	4f0f      	ldr	r7, [pc, #60]	@ (8003904 <HAL_UART_Transmit_DMA+0x98>)
 80038c6:	6347      	str	r7, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80038c8:	f7fe faa0 	bl	8001e0c <HAL_DMA_Start_IT>
 80038cc:	42b0      	cmp	r0, r6
 80038ce:	d004      	beq.n	80038da <HAL_UART_Transmit_DMA+0x6e>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80038d0:	2310      	movs	r3, #16
 80038d2:	67eb      	str	r3, [r5, #124]	@ 0x7c
        huart->gState = HAL_UART_STATE_READY;
 80038d4:	18db      	adds	r3, r3, r3
 80038d6:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_ERROR;
 80038d8:	e7d3      	b.n	8003882 <HAL_UART_Transmit_DMA+0x16>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80038da:	2240      	movs	r2, #64	@ 0x40
 80038dc:	6823      	ldr	r3, [r4, #0]
 80038de:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e4:	2301      	movs	r3, #1
 80038e6:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80038ea:	6822      	ldr	r2, [r4, #0]
 80038ec:	337f      	adds	r3, #127	@ 0x7f
 80038ee:	6890      	ldr	r0, [r2, #8]
 80038f0:	4303      	orrs	r3, r0
 80038f2:	6093      	str	r3, [r2, #8]
 80038f4:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 80038f8:	2000      	movs	r0, #0
 80038fa:	e7c3      	b.n	8003884 <HAL_UART_Transmit_DMA+0x18>
 80038fc:	08003909 	.word	0x08003909
 8003900:	0800395b 	.word	0x0800395b
 8003904:	08003967 	.word	0x08003967

08003908 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003908:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800390a:	681b      	ldr	r3, [r3, #0]
{
 800390c:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	2320      	movs	r3, #32
 8003912:	0011      	movs	r1, r2
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003914:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003916:	4019      	ands	r1, r3
 8003918:	421a      	tst	r2, r3
 800391a:	d11a      	bne.n	8003952 <UART_DMATransmitCplt+0x4a>
  {
    huart->TxXferCount = 0U;
 800391c:	0003      	movs	r3, r0
 800391e:	3352      	adds	r3, #82	@ 0x52
 8003920:	8019      	strh	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003922:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003926:	2201      	movs	r2, #1
 8003928:	f382 8810 	msr	PRIMASK, r2

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800392c:	2580      	movs	r5, #128	@ 0x80
 800392e:	6801      	ldr	r1, [r0, #0]
 8003930:	688b      	ldr	r3, [r1, #8]
 8003932:	43ab      	bics	r3, r5
 8003934:	608b      	str	r3, [r1, #8]
 8003936:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800393a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800393e:	f382 8810 	msr	PRIMASK, r2

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003942:	2340      	movs	r3, #64	@ 0x40
 8003944:	6802      	ldr	r2, [r0, #0]
 8003946:	6810      	ldr	r0, [r2, #0]
 8003948:	4303      	orrs	r3, r0
 800394a:	6013      	str	r3, [r2, #0]
 800394c:	f381 8810 	msr	PRIMASK, r1
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003950:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_TxCpltCallback(huart);
 8003952:	f7fd fe15 	bl	8001580 <HAL_UART_TxCpltCallback>
}
 8003956:	e7fb      	b.n	8003950 <UART_DMATransmitCplt+0x48>

08003958 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 8003958:	4770      	bx	lr

0800395a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800395a:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800395c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800395e:	f7ff fffb 	bl	8003958 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003962:	bd10      	pop	{r4, pc}

08003964 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8003964:	4770      	bx	lr

08003966 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003966:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003968:	6a84      	ldr	r4, [r0, #40]	@ 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800396a:	1d23      	adds	r3, r4, #4
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800396c:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800396e:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	061b      	lsls	r3, r3, #24
 8003976:	d513      	bpl.n	80039a0 <UART_DMAError+0x3a>
 8003978:	2a21      	cmp	r2, #33	@ 0x21
 800397a:	d111      	bne.n	80039a0 <UART_DMAError+0x3a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800397c:	0023      	movs	r3, r4
 800397e:	2200      	movs	r2, #0
 8003980:	3352      	adds	r3, #82	@ 0x52
 8003982:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003984:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003988:	2301      	movs	r3, #1
 800398a:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800398e:	25c0      	movs	r5, #192	@ 0xc0
 8003990:	6822      	ldr	r2, [r4, #0]
 8003992:	6813      	ldr	r3, [r2, #0]
 8003994:	43ab      	bics	r3, r5
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	f380 8810 	msr	PRIMASK, r0
  huart->gState = HAL_UART_STATE_READY;
 800399c:	2320      	movs	r3, #32
 800399e:	67e3      	str	r3, [r4, #124]	@ 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80039a0:	6823      	ldr	r3, [r4, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	065b      	lsls	r3, r3, #25
 80039a6:	d508      	bpl.n	80039ba <UART_DMAError+0x54>
 80039a8:	2922      	cmp	r1, #34	@ 0x22
 80039aa:	d106      	bne.n	80039ba <UART_DMAError+0x54>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80039ac:	0023      	movs	r3, r4
 80039ae:	2200      	movs	r2, #0
 80039b0:	335a      	adds	r3, #90	@ 0x5a
    UART_EndRxTransfer(huart);
 80039b2:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 80039b4:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 80039b6:	f7ff ff2b 	bl	8003810 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039ba:	0022      	movs	r2, r4
 80039bc:	2310      	movs	r3, #16
 80039be:	3208      	adds	r2, #8
 80039c0:	6fd1      	ldr	r1, [r2, #124]	@ 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039c2:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039c4:	430b      	orrs	r3, r1
 80039c6:	67d3      	str	r3, [r2, #124]	@ 0x7c
  HAL_UART_ErrorCallback(huart);
 80039c8:	f7ff ffcc 	bl	8003964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039cc:	bd70      	pop	{r4, r5, r6, pc}

080039ce <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80039ce:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	0002      	movs	r2, r0
{
 80039d4:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80039d6:	325a      	adds	r2, #90	@ 0x5a
 80039d8:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80039da:	3a08      	subs	r2, #8
 80039dc:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039de:	f7ff ffc1 	bl	8003964 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039e2:	bd10      	pop	{r4, pc}

080039e4 <HAL_UARTEx_RxEventCallback>:
}
 80039e4:	4770      	bx	lr
	...

080039e8 <HAL_UART_IRQHandler>:
{
 80039e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039ea:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80039ec:	6800      	ldr	r0, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80039ee:	4bab      	ldr	r3, [pc, #684]	@ (8003c9c <HAL_UART_IRQHandler+0x2b4>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80039f0:	69c1      	ldr	r1, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039f2:	6806      	ldr	r6, [r0, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039f4:	6885      	ldr	r5, [r0, #8]
  if (errorflags == 0U)
 80039f6:	4219      	tst	r1, r3
 80039f8:	d10b      	bne.n	8003a12 <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80039fa:	2320      	movs	r3, #32
 80039fc:	4219      	tst	r1, r3
 80039fe:	d100      	bne.n	8003a02 <HAL_UART_IRQHandler+0x1a>
 8003a00:	e080      	b.n	8003b04 <HAL_UART_IRQHandler+0x11c>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a02:	421e      	tst	r6, r3
 8003a04:	d100      	bne.n	8003a08 <HAL_UART_IRQHandler+0x20>
 8003a06:	e07d      	b.n	8003b04 <HAL_UART_IRQHandler+0x11c>
      if (huart->RxISR != NULL)
 8003a08:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
      huart->TxISR(huart);
 8003a0a:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d16f      	bne.n	8003af0 <HAL_UART_IRQHandler+0x108>
 8003a10:	e06f      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a12:	2301      	movs	r3, #1
 8003a14:	002f      	movs	r7, r5
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a16:	4aa2      	ldr	r2, [pc, #648]	@ (8003ca0 <HAL_UART_IRQHandler+0x2b8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a18:	401f      	ands	r7, r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a1a:	4032      	ands	r2, r6
 8003a1c:	433a      	orrs	r2, r7
 8003a1e:	d100      	bne.n	8003a22 <HAL_UART_IRQHandler+0x3a>
 8003a20:	e070      	b.n	8003b04 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a22:	0025      	movs	r5, r4
 8003a24:	3508      	adds	r5, #8
 8003a26:	4219      	tst	r1, r3
 8003a28:	d005      	beq.n	8003a36 <HAL_UART_IRQHandler+0x4e>
 8003a2a:	05f2      	lsls	r2, r6, #23
 8003a2c:	d503      	bpl.n	8003a36 <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a2e:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a30:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 8003a32:	4313      	orrs	r3, r2
 8003a34:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a36:	2302      	movs	r3, #2
 8003a38:	4219      	tst	r1, r3
 8003a3a:	d006      	beq.n	8003a4a <HAL_UART_IRQHandler+0x62>
 8003a3c:	2f00      	cmp	r7, #0
 8003a3e:	d004      	beq.n	8003a4a <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a40:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a42:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 8003a44:	18db      	adds	r3, r3, r3
 8003a46:	4313      	orrs	r3, r2
 8003a48:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a4a:	2304      	movs	r3, #4
 8003a4c:	4219      	tst	r1, r3
 8003a4e:	d006      	beq.n	8003a5e <HAL_UART_IRQHandler+0x76>
 8003a50:	2f00      	cmp	r7, #0
 8003a52:	d004      	beq.n	8003a5e <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a54:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a56:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 8003a58:	3b02      	subs	r3, #2
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a5e:	2308      	movs	r3, #8
 8003a60:	4219      	tst	r1, r3
 8003a62:	d007      	beq.n	8003a74 <HAL_UART_IRQHandler+0x8c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a64:	2220      	movs	r2, #32
 8003a66:	4032      	ands	r2, r6
 8003a68:	433a      	orrs	r2, r7
 8003a6a:	d003      	beq.n	8003a74 <HAL_UART_IRQHandler+0x8c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a6c:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a6e:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 8003a70:	4313      	orrs	r3, r2
 8003a72:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a74:	2380      	movs	r3, #128	@ 0x80
 8003a76:	011b      	lsls	r3, r3, #4
 8003a78:	4219      	tst	r1, r3
 8003a7a:	d006      	beq.n	8003a8a <HAL_UART_IRQHandler+0xa2>
 8003a7c:	0172      	lsls	r2, r6, #5
 8003a7e:	d504      	bpl.n	8003a8a <HAL_UART_IRQHandler+0xa2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a80:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a82:	2320      	movs	r3, #32
 8003a84:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 8003a86:	4313      	orrs	r3, r2
 8003a88:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a8a:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d030      	beq.n	8003af2 <HAL_UART_IRQHandler+0x10a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a90:	2320      	movs	r3, #32
 8003a92:	4219      	tst	r1, r3
 8003a94:	d006      	beq.n	8003aa4 <HAL_UART_IRQHandler+0xbc>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a96:	421e      	tst	r6, r3
 8003a98:	d004      	beq.n	8003aa4 <HAL_UART_IRQHandler+0xbc>
        if (huart->RxISR != NULL)
 8003a9a:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <HAL_UART_IRQHandler+0xbc>
          huart->RxISR(huart);
 8003aa0:	0020      	movs	r0, r4
 8003aa2:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003aa4:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8003aa6:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003aa8:	2740      	movs	r7, #64	@ 0x40
 8003aaa:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003aac:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003aae:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003ab0:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8003ab2:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ab4:	431e      	orrs	r6, r3
 8003ab6:	d021      	beq.n	8003afc <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 8003ab8:	f7ff feaa 	bl	8003810 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003abc:	6823      	ldr	r3, [r4, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	423b      	tst	r3, r7
 8003ac2:	d017      	beq.n	8003af4 <HAL_UART_IRQHandler+0x10c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ac4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac8:	2301      	movs	r3, #1
 8003aca:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ace:	6822      	ldr	r2, [r4, #0]
 8003ad0:	6893      	ldr	r3, [r2, #8]
 8003ad2:	43bb      	bics	r3, r7
 8003ad4:	6093      	str	r3, [r2, #8]
 8003ad6:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8003ada:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d009      	beq.n	8003af4 <HAL_UART_IRQHandler+0x10c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ae0:	4b70      	ldr	r3, [pc, #448]	@ (8003ca4 <HAL_UART_IRQHandler+0x2bc>)
 8003ae2:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003ae4:	f7fe f9f0 	bl	8001ec8 <HAL_DMA_Abort_IT>
 8003ae8:	2800      	cmp	r0, #0
 8003aea:	d002      	beq.n	8003af2 <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003aec:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003aee:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003af0:	4798      	blx	r3
}
 8003af2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8003af4:	0020      	movs	r0, r4
 8003af6:	f7ff ff35 	bl	8003964 <HAL_UART_ErrorCallback>
 8003afa:	e7fa      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
        HAL_UART_ErrorCallback(huart);
 8003afc:	f7ff ff32 	bl	8003964 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b00:	67ee      	str	r6, [r5, #124]	@ 0x7c
 8003b02:	e7f6      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b04:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d000      	beq.n	8003b0c <HAL_UART_IRQHandler+0x124>
 8003b0a:	e09a      	b.n	8003c42 <HAL_UART_IRQHandler+0x25a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b0c:	2210      	movs	r2, #16
 8003b0e:	4211      	tst	r1, r2
 8003b10:	d100      	bne.n	8003b14 <HAL_UART_IRQHandler+0x12c>
 8003b12:	e096      	b.n	8003c42 <HAL_UART_IRQHandler+0x25a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003b14:	4216      	tst	r6, r2
 8003b16:	d100      	bne.n	8003b1a <HAL_UART_IRQHandler+0x132>
 8003b18:	e093      	b.n	8003c42 <HAL_UART_IRQHandler+0x25a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b1a:	6202      	str	r2, [r0, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b1c:	6881      	ldr	r1, [r0, #8]
 8003b1e:	2640      	movs	r6, #64	@ 0x40
 8003b20:	000f      	movs	r7, r1
 8003b22:	4037      	ands	r7, r6
 8003b24:	4231      	tst	r1, r6
 8003b26:	d053      	beq.n	8003bd0 <HAL_UART_IRQHandler+0x1e8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b28:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003b2a:	6808      	ldr	r0, [r1, #0]
 8003b2c:	6841      	ldr	r1, [r0, #4]
 8003b2e:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8003b30:	2900      	cmp	r1, #0
 8003b32:	d0de      	beq.n	8003af2 <HAL_UART_IRQHandler+0x10a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b34:	0025      	movs	r5, r4
 8003b36:	3558      	adds	r5, #88	@ 0x58
 8003b38:	882d      	ldrh	r5, [r5, #0]
 8003b3a:	428d      	cmp	r5, r1
 8003b3c:	d9d9      	bls.n	8003af2 <HAL_UART_IRQHandler+0x10a>
        huart->RxXferCount = nb_remaining_rx_data;
 8003b3e:	0025      	movs	r5, r4
 8003b40:	355a      	adds	r5, #90	@ 0x5a
 8003b42:	8029      	strh	r1, [r5, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003b44:	6801      	ldr	r1, [r0, #0]
 8003b46:	2020      	movs	r0, #32
 8003b48:	000d      	movs	r5, r1
 8003b4a:	4005      	ands	r5, r0
 8003b4c:	9501      	str	r5, [sp, #4]
 8003b4e:	4201      	tst	r1, r0
 8003b50:	d130      	bne.n	8003bb4 <HAL_UART_IRQHandler+0x1cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b52:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b56:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b5a:	6825      	ldr	r5, [r4, #0]
 8003b5c:	4a52      	ldr	r2, [pc, #328]	@ (8003ca8 <HAL_UART_IRQHandler+0x2c0>)
 8003b5e:	6829      	ldr	r1, [r5, #0]
 8003b60:	4011      	ands	r1, r2
 8003b62:	6029      	str	r1, [r5, #0]
 8003b64:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b68:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b6c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b70:	6825      	ldr	r5, [r4, #0]
 8003b72:	68a9      	ldr	r1, [r5, #8]
 8003b74:	4399      	bics	r1, r3
 8003b76:	60a9      	str	r1, [r5, #8]
 8003b78:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b7c:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b80:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b84:	0021      	movs	r1, r4
 8003b86:	c980      	ldmia	r1!, {r7}
 8003b88:	68bd      	ldr	r5, [r7, #8]
 8003b8a:	43b5      	bics	r5, r6
 8003b8c:	60bd      	str	r5, [r7, #8]
 8003b8e:	f38c 8810 	msr	PRIMASK, ip
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b92:	9a01      	ldr	r2, [sp, #4]
          huart->RxState = HAL_UART_STATE_READY;
 8003b94:	67c8      	str	r0, [r1, #124]	@ 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b96:	6622      	str	r2, [r4, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b98:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b9c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ba0:	2210      	movs	r2, #16
 8003ba2:	6821      	ldr	r1, [r4, #0]
 8003ba4:	680b      	ldr	r3, [r1, #0]
 8003ba6:	4393      	bics	r3, r2
 8003ba8:	600b      	str	r3, [r1, #0]
 8003baa:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003bae:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003bb0:	f7fe f96a 	bl	8001e88 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bb4:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003bb6:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bb8:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003bba:	0023      	movs	r3, r4
 8003bbc:	3258      	adds	r2, #88	@ 0x58
 8003bbe:	335a      	adds	r3, #90	@ 0x5a
 8003bc0:	881b      	ldrh	r3, [r3, #0]
 8003bc2:	8811      	ldrh	r1, [r2, #0]
 8003bc4:	1ac9      	subs	r1, r1, r3
 8003bc6:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bc8:	0020      	movs	r0, r4
 8003bca:	f7ff ff0b 	bl	80039e4 <HAL_UARTEx_RxEventCallback>
 8003bce:	e790      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bd0:	0025      	movs	r5, r4
 8003bd2:	0021      	movs	r1, r4
 8003bd4:	355a      	adds	r5, #90	@ 0x5a
 8003bd6:	8828      	ldrh	r0, [r5, #0]
      if ((huart->RxXferCount > 0U)
 8003bd8:	882d      	ldrh	r5, [r5, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bda:	3158      	adds	r1, #88	@ 0x58
 8003bdc:	8809      	ldrh	r1, [r1, #0]
 8003bde:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 8003be0:	2d00      	cmp	r5, #0
 8003be2:	d100      	bne.n	8003be6 <HAL_UART_IRQHandler+0x1fe>
 8003be4:	e785      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003be6:	1a09      	subs	r1, r1, r0
 8003be8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003bea:	2900      	cmp	r1, #0
 8003bec:	d100      	bne.n	8003bf0 <HAL_UART_IRQHandler+0x208>
 8003bee:	e780      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bf0:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bf4:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bf8:	6825      	ldr	r5, [r4, #0]
 8003bfa:	4a2c      	ldr	r2, [pc, #176]	@ (8003cac <HAL_UART_IRQHandler+0x2c4>)
 8003bfc:	6828      	ldr	r0, [r5, #0]
 8003bfe:	4010      	ands	r0, r2
 8003c00:	6028      	str	r0, [r5, #0]
 8003c02:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c06:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c0a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0e:	0020      	movs	r0, r4
 8003c10:	c840      	ldmia	r0!, {r6}
 8003c12:	68b5      	ldr	r5, [r6, #8]
 8003c14:	439d      	bics	r5, r3
 8003c16:	60b5      	str	r5, [r6, #8]
 8003c18:	f38c 8810 	msr	PRIMASK, ip
        huart->RxState = HAL_UART_STATE_READY;
 8003c1c:	2520      	movs	r5, #32
 8003c1e:	67c5      	str	r5, [r0, #124]	@ 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c20:	6627      	str	r7, [r4, #96]	@ 0x60
        huart->RxISR = NULL;
 8003c22:	66a7      	str	r7, [r4, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c24:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c28:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c2c:	6820      	ldr	r0, [r4, #0]
 8003c2e:	3232      	adds	r2, #50	@ 0x32
 8003c30:	6803      	ldr	r3, [r0, #0]
 8003c32:	32ff      	adds	r2, #255	@ 0xff
 8003c34:	4393      	bics	r3, r2
 8003c36:	6003      	str	r3, [r0, #0]
 8003c38:	f385 8810 	msr	PRIMASK, r5
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	6663      	str	r3, [r4, #100]	@ 0x64
 8003c40:	e7c2      	b.n	8003bc8 <HAL_UART_IRQHandler+0x1e0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003c42:	2380      	movs	r3, #128	@ 0x80
 8003c44:	035b      	lsls	r3, r3, #13
 8003c46:	4219      	tst	r1, r3
 8003c48:	d006      	beq.n	8003c58 <HAL_UART_IRQHandler+0x270>
 8003c4a:	026d      	lsls	r5, r5, #9
 8003c4c:	d504      	bpl.n	8003c58 <HAL_UART_IRQHandler+0x270>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003c4e:	6203      	str	r3, [r0, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8003c50:	0020      	movs	r0, r4
 8003c52:	f000 fbe3 	bl	800441c <HAL_UARTEx_WakeupCallback>
    return;
 8003c56:	e74c      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003c58:	2380      	movs	r3, #128	@ 0x80
 8003c5a:	4219      	tst	r1, r3
 8003c5c:	d003      	beq.n	8003c66 <HAL_UART_IRQHandler+0x27e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003c5e:	421e      	tst	r6, r3
 8003c60:	d001      	beq.n	8003c66 <HAL_UART_IRQHandler+0x27e>
    if (huart->TxISR != NULL)
 8003c62:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003c64:	e6d1      	b.n	8003a0a <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c66:	2240      	movs	r2, #64	@ 0x40
 8003c68:	4211      	tst	r1, r2
 8003c6a:	d100      	bne.n	8003c6e <HAL_UART_IRQHandler+0x286>
 8003c6c:	e741      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
 8003c6e:	4216      	tst	r6, r2
 8003c70:	d100      	bne.n	8003c74 <HAL_UART_IRQHandler+0x28c>
 8003c72:	e73e      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c74:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c78:	2301      	movs	r3, #1
 8003c7a:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c7e:	6821      	ldr	r1, [r4, #0]
 8003c80:	680b      	ldr	r3, [r1, #0]
 8003c82:	4393      	bics	r3, r2
 8003c84:	600b      	str	r3, [r1, #0]
 8003c86:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c8a:	2320      	movs	r3, #32
 8003c8c:	67e3      	str	r3, [r4, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c8e:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c90:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8003c92:	66e3      	str	r3, [r4, #108]	@ 0x6c
  HAL_UART_TxCpltCallback(huart);
 8003c94:	f7fd fc74 	bl	8001580 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c98:	e72b      	b.n	8003af2 <HAL_UART_IRQHandler+0x10a>
 8003c9a:	46c0      	nop			@ (mov r8, r8)
 8003c9c:	0000080f 	.word	0x0000080f
 8003ca0:	04000120 	.word	0x04000120
 8003ca4:	080039cf 	.word	0x080039cf
 8003ca8:	fffffeff 	.word	0xfffffeff
 8003cac:	fffffedf 	.word	0xfffffedf

08003cb0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 8003cb2:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cb4:	1d01      	adds	r1, r0, #4
 8003cb6:	6fcc      	ldr	r4, [r1, #124]	@ 0x7c
  uint16_t uhMask = huart->Mask;
 8003cb8:	335c      	adds	r3, #92	@ 0x5c
 8003cba:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003cbc:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cbe:	2c22      	cmp	r4, #34	@ 0x22
 8003cc0:	d15a      	bne.n	8003d78 <UART_RxISR_8BIT+0xc8>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003cc4:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8003cc6:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 8003cc8:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003cca:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 8003ccc:	6d43      	ldr	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8003cce:	325a      	adds	r2, #90	@ 0x5a
    huart->pRxBuffPtr++;
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8003cd4:	8813      	ldrh	r3, [r2, #0]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8003cdc:	8813      	ldrh	r3, [r2, #0]
 8003cde:	b29c      	uxth	r4, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d145      	bne.n	8003d70 <UART_RxISR_8BIT+0xc0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ce4:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce8:	3301      	adds	r3, #1
 8003cea:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cee:	6805      	ldr	r5, [r0, #0]
 8003cf0:	4f24      	ldr	r7, [pc, #144]	@ (8003d84 <UART_RxISR_8BIT+0xd4>)
 8003cf2:	682a      	ldr	r2, [r5, #0]
 8003cf4:	403a      	ands	r2, r7
 8003cf6:	602a      	str	r2, [r5, #0]
 8003cf8:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cfc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d00:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d04:	6805      	ldr	r5, [r0, #0]
 8003d06:	68aa      	ldr	r2, [r5, #8]
 8003d08:	439a      	bics	r2, r3
 8003d0a:	60aa      	str	r2, [r5, #8]
 8003d0c:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d10:	2220      	movs	r2, #32
 8003d12:	67ca      	str	r2, [r1, #124]	@ 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003d14:	6802      	ldr	r2, [r0, #0]
 8003d16:	491c      	ldr	r1, [pc, #112]	@ (8003d88 <UART_RxISR_8BIT+0xd8>)
      huart->RxISR = NULL;
 8003d18:	6684      	str	r4, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d1a:	6644      	str	r4, [r0, #100]	@ 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003d1c:	428a      	cmp	r2, r1
 8003d1e:	d00d      	beq.n	8003d3c <UART_RxISR_8BIT+0x8c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d20:	6852      	ldr	r2, [r2, #4]
 8003d22:	0212      	lsls	r2, r2, #8
 8003d24:	d50a      	bpl.n	8003d3c <UART_RxISR_8BIT+0x8c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d26:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2a:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d2e:	6802      	ldr	r2, [r0, #0]
 8003d30:	4c16      	ldr	r4, [pc, #88]	@ (8003d8c <UART_RxISR_8BIT+0xdc>)
 8003d32:	6813      	ldr	r3, [r2, #0]
 8003d34:	4023      	ands	r3, r4
 8003d36:	6013      	str	r3, [r2, #0]
 8003d38:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d3c:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d117      	bne.n	8003d72 <UART_RxISR_8BIT+0xc2>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d42:	2200      	movs	r2, #0
 8003d44:	6602      	str	r2, [r0, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d46:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4a:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d4e:	6801      	ldr	r1, [r0, #0]
 8003d50:	330f      	adds	r3, #15
 8003d52:	680a      	ldr	r2, [r1, #0]
 8003d54:	439a      	bics	r2, r3
 8003d56:	600a      	str	r2, [r1, #0]
 8003d58:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003d5c:	6802      	ldr	r2, [r0, #0]
 8003d5e:	69d1      	ldr	r1, [r2, #28]
 8003d60:	4219      	tst	r1, r3
 8003d62:	d000      	beq.n	8003d66 <UART_RxISR_8BIT+0xb6>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d64:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d66:	0003      	movs	r3, r0
 8003d68:	3358      	adds	r3, #88	@ 0x58
 8003d6a:	8819      	ldrh	r1, [r3, #0]
 8003d6c:	f7ff fe3a 	bl	80039e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8003d72:	f7fd fc0d 	bl	8001590 <HAL_UART_RxCpltCallback>
 8003d76:	e7fb      	b.n	8003d70 <UART_RxISR_8BIT+0xc0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003d78:	2208      	movs	r2, #8
 8003d7a:	6999      	ldr	r1, [r3, #24]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	619a      	str	r2, [r3, #24]
}
 8003d80:	e7f6      	b.n	8003d70 <UART_RxISR_8BIT+0xc0>
 8003d82:	46c0      	nop			@ (mov r8, r8)
 8003d84:	fffffedf 	.word	0xfffffedf
 8003d88:	40004800 	.word	0x40004800
 8003d8c:	fbffffff 	.word	0xfbffffff

08003d90 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003d92:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d94:	1d02      	adds	r2, r0, #4
 8003d96:	6fd1      	ldr	r1, [r2, #124]	@ 0x7c
  uint16_t uhMask = huart->Mask;
 8003d98:	335c      	adds	r3, #92	@ 0x5c
 8003d9a:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003d9c:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d9e:	2922      	cmp	r1, #34	@ 0x22
 8003da0:	d159      	bne.n	8003e56 <UART_RxISR_16BIT+0xc6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003da2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003da4:	6d43      	ldr	r3, [r0, #84]	@ 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8003da6:	4021      	ands	r1, r4
 8003da8:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8003daa:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 8003dac:	3302      	adds	r3, #2
 8003dae:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8003db0:	315a      	adds	r1, #90	@ 0x5a
 8003db2:	880b      	ldrh	r3, [r1, #0]
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 8003dba:	880b      	ldrh	r3, [r1, #0]
 8003dbc:	b29c      	uxth	r4, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d145      	bne.n	8003e4e <UART_RxISR_16BIT+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dc2:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dcc:	6805      	ldr	r5, [r0, #0]
 8003dce:	4f24      	ldr	r7, [pc, #144]	@ (8003e60 <UART_RxISR_16BIT+0xd0>)
 8003dd0:	6829      	ldr	r1, [r5, #0]
 8003dd2:	4039      	ands	r1, r7
 8003dd4:	6029      	str	r1, [r5, #0]
 8003dd6:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dda:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dde:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de2:	6805      	ldr	r5, [r0, #0]
 8003de4:	68a9      	ldr	r1, [r5, #8]
 8003de6:	4399      	bics	r1, r3
 8003de8:	60a9      	str	r1, [r5, #8]
 8003dea:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003dee:	2120      	movs	r1, #32
 8003df0:	67d1      	str	r1, [r2, #124]	@ 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003df2:	6802      	ldr	r2, [r0, #0]
 8003df4:	491b      	ldr	r1, [pc, #108]	@ (8003e64 <UART_RxISR_16BIT+0xd4>)
      huart->RxISR = NULL;
 8003df6:	6684      	str	r4, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003df8:	6644      	str	r4, [r0, #100]	@ 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003dfa:	428a      	cmp	r2, r1
 8003dfc:	d00d      	beq.n	8003e1a <UART_RxISR_16BIT+0x8a>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003dfe:	6852      	ldr	r2, [r2, #4]
 8003e00:	0212      	lsls	r2, r2, #8
 8003e02:	d50a      	bpl.n	8003e1a <UART_RxISR_16BIT+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e04:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e08:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e0c:	6802      	ldr	r2, [r0, #0]
 8003e0e:	4c16      	ldr	r4, [pc, #88]	@ (8003e68 <UART_RxISR_16BIT+0xd8>)
 8003e10:	6813      	ldr	r3, [r2, #0]
 8003e12:	4023      	ands	r3, r4
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e1a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d117      	bne.n	8003e50 <UART_RxISR_16BIT+0xc0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e20:	2200      	movs	r2, #0
 8003e22:	6602      	str	r2, [r0, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e24:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e28:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e2c:	6801      	ldr	r1, [r0, #0]
 8003e2e:	330f      	adds	r3, #15
 8003e30:	680a      	ldr	r2, [r1, #0]
 8003e32:	439a      	bics	r2, r3
 8003e34:	600a      	str	r2, [r1, #0]
 8003e36:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003e3a:	6802      	ldr	r2, [r0, #0]
 8003e3c:	69d1      	ldr	r1, [r2, #28]
 8003e3e:	4219      	tst	r1, r3
 8003e40:	d000      	beq.n	8003e44 <UART_RxISR_16BIT+0xb4>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e42:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e44:	0003      	movs	r3, r0
 8003e46:	3358      	adds	r3, #88	@ 0x58
 8003e48:	8819      	ldrh	r1, [r3, #0]
 8003e4a:	f7ff fdcb 	bl	80039e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8003e50:	f7fd fb9e 	bl	8001590 <HAL_UART_RxCpltCallback>
 8003e54:	e7fb      	b.n	8003e4e <UART_RxISR_16BIT+0xbe>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e56:	2208      	movs	r2, #8
 8003e58:	6999      	ldr	r1, [r3, #24]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	619a      	str	r2, [r3, #24]
}
 8003e5e:	e7f6      	b.n	8003e4e <UART_RxISR_16BIT+0xbe>
 8003e60:	fffffedf 	.word	0xfffffedf
 8003e64:	40004800 	.word	0x40004800
 8003e68:	fbffffff 	.word	0xfbffffff

08003e6c <UART_SetConfig>:
{
 8003e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6e:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e70:	6925      	ldr	r5, [r4, #16]
 8003e72:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e74:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e76:	4329      	orrs	r1, r5
 8003e78:	6965      	ldr	r5, [r4, #20]
 8003e7a:	69c3      	ldr	r3, [r0, #28]
 8003e7c:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e7e:	6810      	ldr	r0, [r2, #0]
 8003e80:	4d6e      	ldr	r5, [pc, #440]	@ (800403c <UART_SetConfig+0x1d0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e82:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e84:	4028      	ands	r0, r5
 8003e86:	4301      	orrs	r1, r0
 8003e88:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e8a:	6851      	ldr	r1, [r2, #4]
 8003e8c:	486c      	ldr	r0, [pc, #432]	@ (8004040 <UART_SetConfig+0x1d4>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e8e:	4d6d      	ldr	r5, [pc, #436]	@ (8004044 <UART_SetConfig+0x1d8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e90:	4001      	ands	r1, r0
 8003e92:	68e0      	ldr	r0, [r4, #12]
 8003e94:	4301      	orrs	r1, r0
 8003e96:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e98:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e9a:	42aa      	cmp	r2, r5
 8003e9c:	d001      	beq.n	8003ea2 <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 8003e9e:	6a21      	ldr	r1, [r4, #32]
 8003ea0:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ea2:	6891      	ldr	r1, [r2, #8]
 8003ea4:	4e68      	ldr	r6, [pc, #416]	@ (8004048 <UART_SetConfig+0x1dc>)
 8003ea6:	4031      	ands	r1, r6
 8003ea8:	4301      	orrs	r1, r0
 8003eaa:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003eac:	4967      	ldr	r1, [pc, #412]	@ (800404c <UART_SetConfig+0x1e0>)
 8003eae:	428a      	cmp	r2, r1
 8003eb0:	d114      	bne.n	8003edc <UART_SetConfig+0x70>
 8003eb2:	2103      	movs	r1, #3
 8003eb4:	2080      	movs	r0, #128	@ 0x80
 8003eb6:	4a66      	ldr	r2, [pc, #408]	@ (8004050 <UART_SetConfig+0x1e4>)
 8003eb8:	0200      	lsls	r0, r0, #8
 8003eba:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003ebc:	400a      	ands	r2, r1
 8003ebe:	2a02      	cmp	r2, #2
 8003ec0:	d100      	bne.n	8003ec4 <UART_SetConfig+0x58>
 8003ec2:	e079      	b.n	8003fb8 <UART_SetConfig+0x14c>
 8003ec4:	428a      	cmp	r2, r1
 8003ec6:	d100      	bne.n	8003eca <UART_SetConfig+0x5e>
 8003ec8:	e09d      	b.n	8004006 <UART_SetConfig+0x19a>
 8003eca:	2a01      	cmp	r2, #1
 8003ecc:	d100      	bne.n	8003ed0 <UART_SetConfig+0x64>
 8003ece:	e093      	b.n	8003ff8 <UART_SetConfig+0x18c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ed0:	4283      	cmp	r3, r0
 8003ed2:	d100      	bne.n	8003ed6 <UART_SetConfig+0x6a>
 8003ed4:	e09a      	b.n	800400c <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ed6:	f7fe fe17 	bl	8002b08 <HAL_RCC_GetPCLK2Freq>
        break;
 8003eda:	e063      	b.n	8003fa4 <UART_SetConfig+0x138>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003edc:	495d      	ldr	r1, [pc, #372]	@ (8004054 <UART_SetConfig+0x1e8>)
 8003ede:	428a      	cmp	r2, r1
 8003ee0:	d117      	bne.n	8003f12 <UART_SetConfig+0xa6>
 8003ee2:	210c      	movs	r1, #12
 8003ee4:	4a5a      	ldr	r2, [pc, #360]	@ (8004050 <UART_SetConfig+0x1e4>)
 8003ee6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003ee8:	400a      	ands	r2, r1
 8003eea:	2a08      	cmp	r2, #8
 8003eec:	d100      	bne.n	8003ef0 <UART_SetConfig+0x84>
 8003eee:	e090      	b.n	8004012 <UART_SetConfig+0x1a6>
 8003ef0:	d80a      	bhi.n	8003f08 <UART_SetConfig+0x9c>
 8003ef2:	2a00      	cmp	r2, #0
 8003ef4:	d159      	bne.n	8003faa <UART_SetConfig+0x13e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ef6:	2280      	movs	r2, #128	@ 0x80
 8003ef8:	0212      	lsls	r2, r2, #8
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d150      	bne.n	8003fa0 <UART_SetConfig+0x134>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003efe:	f7fe fdf3 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8003f02:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8003f04:	d047      	beq.n	8003f96 <UART_SetConfig+0x12a>
 8003f06:	e061      	b.n	8003fcc <UART_SetConfig+0x160>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f08:	2a0c      	cmp	r2, #12
 8003f0a:	d100      	bne.n	8003f0e <UART_SetConfig+0xa2>
 8003f0c:	e079      	b.n	8004002 <UART_SetConfig+0x196>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f0e:	2001      	movs	r0, #1
 8003f10:	e042      	b.n	8003f98 <UART_SetConfig+0x12c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f12:	4951      	ldr	r1, [pc, #324]	@ (8004058 <UART_SetConfig+0x1ec>)
 8003f14:	428a      	cmp	r2, r1
 8003f16:	d0ee      	beq.n	8003ef6 <UART_SetConfig+0x8a>
 8003f18:	4950      	ldr	r1, [pc, #320]	@ (800405c <UART_SetConfig+0x1f0>)
 8003f1a:	428a      	cmp	r2, r1
 8003f1c:	d0eb      	beq.n	8003ef6 <UART_SetConfig+0x8a>
 8003f1e:	42aa      	cmp	r2, r5
 8003f20:	d1f5      	bne.n	8003f0e <UART_SetConfig+0xa2>
 8003f22:	21c0      	movs	r1, #192	@ 0xc0
 8003f24:	2080      	movs	r0, #128	@ 0x80
 8003f26:	4a4a      	ldr	r2, [pc, #296]	@ (8004050 <UART_SetConfig+0x1e4>)
 8003f28:	0109      	lsls	r1, r1, #4
 8003f2a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003f2c:	0100      	lsls	r0, r0, #4
 8003f2e:	400b      	ands	r3, r1
 8003f30:	4283      	cmp	r3, r0
 8003f32:	d00a      	beq.n	8003f4a <UART_SetConfig+0xde>
 8003f34:	d804      	bhi.n	8003f40 <UART_SetConfig+0xd4>
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d129      	bne.n	8003f8e <UART_SetConfig+0x122>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f3a:	f7fe fdd5 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
        break;
 8003f3e:	e028      	b.n	8003f92 <UART_SetConfig+0x126>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f40:	428b      	cmp	r3, r1
 8003f42:	d1e4      	bne.n	8003f0e <UART_SetConfig+0xa2>
 8003f44:	2080      	movs	r0, #128	@ 0x80
 8003f46:	0200      	lsls	r0, r0, #8
 8003f48:	e006      	b.n	8003f58 <UART_SetConfig+0xec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f4a:	6810      	ldr	r0, [r2, #0]
          pclk = (uint32_t) HSI_VALUE;
 8003f4c:	4b44      	ldr	r3, [pc, #272]	@ (8004060 <UART_SetConfig+0x1f4>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f4e:	06c0      	lsls	r0, r0, #27
          pclk = (uint32_t) HSI_VALUE;
 8003f50:	17c0      	asrs	r0, r0, #31
 8003f52:	4018      	ands	r0, r3
 8003f54:	4b43      	ldr	r3, [pc, #268]	@ (8004064 <UART_SetConfig+0x1f8>)
 8003f56:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f58:	2303      	movs	r3, #3
 8003f5a:	6862      	ldr	r2, [r4, #4]
 8003f5c:	4353      	muls	r3, r2
 8003f5e:	4283      	cmp	r3, r0
 8003f60:	d8d5      	bhi.n	8003f0e <UART_SetConfig+0xa2>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003f62:	0313      	lsls	r3, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003f64:	4283      	cmp	r3, r0
 8003f66:	d3d2      	bcc.n	8003f0e <UART_SetConfig+0xa2>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003f68:	2100      	movs	r1, #0
 8003f6a:	0e07      	lsrs	r7, r0, #24
 8003f6c:	0206      	lsls	r6, r0, #8
 8003f6e:	0850      	lsrs	r0, r2, #1
 8003f70:	1836      	adds	r6, r6, r0
 8003f72:	414f      	adcs	r7, r1
 8003f74:	000b      	movs	r3, r1
 8003f76:	0030      	movs	r0, r6
 8003f78:	0039      	movs	r1, r7
 8003f7a:	f7fc fa57 	bl	800042c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f7e:	4b3a      	ldr	r3, [pc, #232]	@ (8004068 <UART_SetConfig+0x1fc>)
 8003f80:	18c2      	adds	r2, r0, r3
 8003f82:	4b3a      	ldr	r3, [pc, #232]	@ (800406c <UART_SetConfig+0x200>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d8c2      	bhi.n	8003f0e <UART_SetConfig+0xa2>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f88:	6823      	ldr	r3, [r4, #0]
 8003f8a:	60d8      	str	r0, [r3, #12]
 8003f8c:	e003      	b.n	8003f96 <UART_SetConfig+0x12a>
        pclk = HAL_RCC_GetSysClockFreq();
 8003f8e:	f7fe fa09 	bl	80023a4 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8003f92:	2800      	cmp	r0, #0
 8003f94:	d1e0      	bne.n	8003f58 <UART_SetConfig+0xec>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f96:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8003f9c:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 8003f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa0:	f7fe fda2 	bl	8002ae8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	d0f6      	beq.n	8003f96 <UART_SetConfig+0x12a>
 8003fa8:	e03f      	b.n	800402a <UART_SetConfig+0x1be>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003faa:	2280      	movs	r2, #128	@ 0x80
 8003fac:	0212      	lsls	r2, r2, #8
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d124      	bne.n	8003ffc <UART_SetConfig+0x190>
        pclk = HAL_RCC_GetSysClockFreq();
 8003fb2:	f7fe f9f7 	bl	80023a4 <HAL_RCC_GetSysClockFreq>
 8003fb6:	e7a4      	b.n	8003f02 <UART_SetConfig+0x96>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fb8:	4283      	cmp	r3, r0
 8003fba:	d12e      	bne.n	800401a <UART_SetConfig+0x1ae>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fbc:	4b24      	ldr	r3, [pc, #144]	@ (8004050 <UART_SetConfig+0x1e4>)
          pclk = (uint32_t) HSI_VALUE;
 8003fbe:	4a28      	ldr	r2, [pc, #160]	@ (8004060 <UART_SetConfig+0x1f4>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	06db      	lsls	r3, r3, #27
          pclk = (uint32_t) HSI_VALUE;
 8003fc4:	17db      	asrs	r3, r3, #31
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	4a26      	ldr	r2, [pc, #152]	@ (8004064 <UART_SetConfig+0x1f8>)
 8003fca:	189b      	adds	r3, r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fcc:	6861      	ldr	r1, [r4, #4]
 8003fce:	005b      	lsls	r3, r3, #1
 8003fd0:	0848      	lsrs	r0, r1, #1
 8003fd2:	1818      	adds	r0, r3, r0
 8003fd4:	f7fc f8b4 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fd8:	0002      	movs	r2, r0
 8003fda:	4b25      	ldr	r3, [pc, #148]	@ (8004070 <UART_SetConfig+0x204>)
 8003fdc:	3a10      	subs	r2, #16
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d900      	bls.n	8003fe4 <UART_SetConfig+0x178>
 8003fe2:	e794      	b.n	8003f0e <UART_SetConfig+0xa2>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fe4:	230f      	movs	r3, #15
 8003fe6:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fe8:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fea:	439a      	bics	r2, r3
 8003fec:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fee:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8003ff0:	6822      	ldr	r2, [r4, #0]
 8003ff2:	4303      	orrs	r3, r0
 8003ff4:	60d3      	str	r3, [r2, #12]
 8003ff6:	e7ce      	b.n	8003f96 <UART_SetConfig+0x12a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ff8:	4283      	cmp	r3, r0
 8003ffa:	d0da      	beq.n	8003fb2 <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetSysClockFreq();
 8003ffc:	f7fe f9d2 	bl	80023a4 <HAL_RCC_GetSysClockFreq>
        break;
 8004000:	e7d0      	b.n	8003fa4 <UART_SetConfig+0x138>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004002:	2080      	movs	r0, #128	@ 0x80
 8004004:	0200      	lsls	r0, r0, #8
 8004006:	4283      	cmp	r3, r0
 8004008:	d0e0      	beq.n	8003fcc <UART_SetConfig+0x160>
 800400a:	e00e      	b.n	800402a <UART_SetConfig+0x1be>
        pclk = HAL_RCC_GetPCLK2Freq();
 800400c:	f7fe fd7c 	bl	8002b08 <HAL_RCC_GetPCLK2Freq>
 8004010:	e777      	b.n	8003f02 <UART_SetConfig+0x96>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004012:	2280      	movs	r2, #128	@ 0x80
 8004014:	0212      	lsls	r2, r2, #8
 8004016:	4293      	cmp	r3, r2
 8004018:	d0d0      	beq.n	8003fbc <UART_SetConfig+0x150>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800401a:	4b0d      	ldr	r3, [pc, #52]	@ (8004050 <UART_SetConfig+0x1e4>)
 800401c:	6818      	ldr	r0, [r3, #0]
          pclk = (uint32_t) HSI_VALUE;
 800401e:	4b10      	ldr	r3, [pc, #64]	@ (8004060 <UART_SetConfig+0x1f4>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004020:	06c0      	lsls	r0, r0, #27
          pclk = (uint32_t) HSI_VALUE;
 8004022:	17c0      	asrs	r0, r0, #31
 8004024:	4018      	ands	r0, r3
 8004026:	4b0f      	ldr	r3, [pc, #60]	@ (8004064 <UART_SetConfig+0x1f8>)
 8004028:	18c0      	adds	r0, r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800402a:	6861      	ldr	r1, [r4, #4]
 800402c:	084b      	lsrs	r3, r1, #1
 800402e:	1818      	adds	r0, r3, r0
 8004030:	f7fc f886 	bl	8000140 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004034:	0002      	movs	r2, r0
 8004036:	4b0e      	ldr	r3, [pc, #56]	@ (8004070 <UART_SetConfig+0x204>)
 8004038:	3a10      	subs	r2, #16
 800403a:	e7a3      	b.n	8003f84 <UART_SetConfig+0x118>
 800403c:	efff69f3 	.word	0xefff69f3
 8004040:	ffffcfff 	.word	0xffffcfff
 8004044:	40004800 	.word	0x40004800
 8004048:	fffff4ff 	.word	0xfffff4ff
 800404c:	40013800 	.word	0x40013800
 8004050:	40021000 	.word	0x40021000
 8004054:	40004400 	.word	0x40004400
 8004058:	40004c00 	.word	0x40004c00
 800405c:	40005000 	.word	0x40005000
 8004060:	ff48e500 	.word	0xff48e500
 8004064:	00f42400 	.word	0x00f42400
 8004068:	fffffd00 	.word	0xfffffd00
 800406c:	000ffcff 	.word	0x000ffcff
 8004070:	0000ffef 	.word	0x0000ffef

08004074 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004074:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8004076:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004078:	07da      	lsls	r2, r3, #31
 800407a:	d506      	bpl.n	800408a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800407c:	6801      	ldr	r1, [r0, #0]
 800407e:	4c28      	ldr	r4, [pc, #160]	@ (8004120 <UART_AdvFeatureConfig+0xac>)
 8004080:	684a      	ldr	r2, [r1, #4]
 8004082:	4022      	ands	r2, r4
 8004084:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8004086:	4322      	orrs	r2, r4
 8004088:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800408a:	079a      	lsls	r2, r3, #30
 800408c:	d506      	bpl.n	800409c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800408e:	6801      	ldr	r1, [r0, #0]
 8004090:	4c24      	ldr	r4, [pc, #144]	@ (8004124 <UART_AdvFeatureConfig+0xb0>)
 8004092:	684a      	ldr	r2, [r1, #4]
 8004094:	4022      	ands	r2, r4
 8004096:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8004098:	4322      	orrs	r2, r4
 800409a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800409c:	075a      	lsls	r2, r3, #29
 800409e:	d506      	bpl.n	80040ae <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040a0:	6801      	ldr	r1, [r0, #0]
 80040a2:	4c21      	ldr	r4, [pc, #132]	@ (8004128 <UART_AdvFeatureConfig+0xb4>)
 80040a4:	684a      	ldr	r2, [r1, #4]
 80040a6:	4022      	ands	r2, r4
 80040a8:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80040aa:	4322      	orrs	r2, r4
 80040ac:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040ae:	071a      	lsls	r2, r3, #28
 80040b0:	d506      	bpl.n	80040c0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040b2:	6801      	ldr	r1, [r0, #0]
 80040b4:	4c1d      	ldr	r4, [pc, #116]	@ (800412c <UART_AdvFeatureConfig+0xb8>)
 80040b6:	684a      	ldr	r2, [r1, #4]
 80040b8:	4022      	ands	r2, r4
 80040ba:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80040bc:	4322      	orrs	r2, r4
 80040be:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040c0:	06da      	lsls	r2, r3, #27
 80040c2:	d506      	bpl.n	80040d2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040c4:	6801      	ldr	r1, [r0, #0]
 80040c6:	4c1a      	ldr	r4, [pc, #104]	@ (8004130 <UART_AdvFeatureConfig+0xbc>)
 80040c8:	688a      	ldr	r2, [r1, #8]
 80040ca:	4022      	ands	r2, r4
 80040cc:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80040ce:	4322      	orrs	r2, r4
 80040d0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040d2:	069a      	lsls	r2, r3, #26
 80040d4:	d506      	bpl.n	80040e4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040d6:	6801      	ldr	r1, [r0, #0]
 80040d8:	4c16      	ldr	r4, [pc, #88]	@ (8004134 <UART_AdvFeatureConfig+0xc0>)
 80040da:	688a      	ldr	r2, [r1, #8]
 80040dc:	4022      	ands	r2, r4
 80040de:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80040e0:	4322      	orrs	r2, r4
 80040e2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040e4:	065a      	lsls	r2, r3, #25
 80040e6:	d510      	bpl.n	800410a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040e8:	6801      	ldr	r1, [r0, #0]
 80040ea:	4d13      	ldr	r5, [pc, #76]	@ (8004138 <UART_AdvFeatureConfig+0xc4>)
 80040ec:	684a      	ldr	r2, [r1, #4]
 80040ee:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80040f0:	402a      	ands	r2, r5
 80040f2:	4322      	orrs	r2, r4
 80040f4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040f6:	2280      	movs	r2, #128	@ 0x80
 80040f8:	0352      	lsls	r2, r2, #13
 80040fa:	4294      	cmp	r4, r2
 80040fc:	d105      	bne.n	800410a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040fe:	684a      	ldr	r2, [r1, #4]
 8004100:	4c0e      	ldr	r4, [pc, #56]	@ (800413c <UART_AdvFeatureConfig+0xc8>)
 8004102:	4022      	ands	r2, r4
 8004104:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004106:	4322      	orrs	r2, r4
 8004108:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800410a:	061b      	lsls	r3, r3, #24
 800410c:	d506      	bpl.n	800411c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800410e:	6802      	ldr	r2, [r0, #0]
 8004110:	490b      	ldr	r1, [pc, #44]	@ (8004140 <UART_AdvFeatureConfig+0xcc>)
 8004112:	6853      	ldr	r3, [r2, #4]
 8004114:	400b      	ands	r3, r1
 8004116:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004118:	430b      	orrs	r3, r1
 800411a:	6053      	str	r3, [r2, #4]
}
 800411c:	bd30      	pop	{r4, r5, pc}
 800411e:	46c0      	nop			@ (mov r8, r8)
 8004120:	fffdffff 	.word	0xfffdffff
 8004124:	fffeffff 	.word	0xfffeffff
 8004128:	fffbffff 	.word	0xfffbffff
 800412c:	ffff7fff 	.word	0xffff7fff
 8004130:	ffffefff 	.word	0xffffefff
 8004134:	ffffdfff 	.word	0xffffdfff
 8004138:	ffefffff 	.word	0xffefffff
 800413c:	ff9fffff 	.word	0xff9fffff
 8004140:	fff7ffff 	.word	0xfff7ffff

08004144 <UART_WaitOnFlagUntilTimeout>:
{
 8004144:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004146:	0004      	movs	r4, r0
 8004148:	000d      	movs	r5, r1
 800414a:	0017      	movs	r7, r2
 800414c:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800414e:	6822      	ldr	r2, [r4, #0]
 8004150:	69d3      	ldr	r3, [r2, #28]
 8004152:	402b      	ands	r3, r5
 8004154:	1b5b      	subs	r3, r3, r5
 8004156:	4259      	negs	r1, r3
 8004158:	414b      	adcs	r3, r1
 800415a:	42bb      	cmp	r3, r7
 800415c:	d001      	beq.n	8004162 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800415e:	2000      	movs	r0, #0
 8004160:	e020      	b.n	80041a4 <UART_WaitOnFlagUntilTimeout+0x60>
    if (Timeout != HAL_MAX_DELAY)
 8004162:	9b08      	ldr	r3, [sp, #32]
 8004164:	3301      	adds	r3, #1
 8004166:	d0f3      	beq.n	8004150 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004168:	f7fd f8b0 	bl	80012cc <HAL_GetTick>
 800416c:	9b00      	ldr	r3, [sp, #0]
 800416e:	1ac0      	subs	r0, r0, r3
 8004170:	9b08      	ldr	r3, [sp, #32]
 8004172:	4298      	cmp	r0, r3
 8004174:	d827      	bhi.n	80041c6 <UART_WaitOnFlagUntilTimeout+0x82>
 8004176:	2b00      	cmp	r3, #0
 8004178:	d025      	beq.n	80041c6 <UART_WaitOnFlagUntilTimeout+0x82>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800417a:	6823      	ldr	r3, [r4, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	0752      	lsls	r2, r2, #29
 8004180:	d5e5      	bpl.n	800414e <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004182:	69da      	ldr	r2, [r3, #28]
 8004184:	2608      	movs	r6, #8
 8004186:	0011      	movs	r1, r2
 8004188:	4031      	ands	r1, r6
 800418a:	9101      	str	r1, [sp, #4]
 800418c:	4232      	tst	r2, r6
 800418e:	d00a      	beq.n	80041a6 <UART_WaitOnFlagUntilTimeout+0x62>
           UART_EndRxTransfer(huart);
 8004190:	0020      	movs	r0, r4
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004192:	621e      	str	r6, [r3, #32]
           UART_EndRxTransfer(huart);
 8004194:	f7ff fb3c 	bl	8003810 <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004198:	19a3      	adds	r3, r4, r6
 800419a:	67de      	str	r6, [r3, #124]	@ 0x7c
           __HAL_UNLOCK(huart);
 800419c:	2300      	movs	r3, #0
           return HAL_ERROR;
 800419e:	2001      	movs	r0, #1
           __HAL_UNLOCK(huart);
 80041a0:	3478      	adds	r4, #120	@ 0x78
 80041a2:	7023      	strb	r3, [r4, #0]
}
 80041a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041a6:	2280      	movs	r2, #128	@ 0x80
 80041a8:	69d9      	ldr	r1, [r3, #28]
 80041aa:	0112      	lsls	r2, r2, #4
 80041ac:	4211      	tst	r1, r2
 80041ae:	d0ce      	beq.n	800414e <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041b0:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80041b2:	0020      	movs	r0, r4
 80041b4:	f7ff fb2c 	bl	8003810 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041b8:	0023      	movs	r3, r4
 80041ba:	2220      	movs	r2, #32
 80041bc:	3308      	adds	r3, #8
 80041be:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 80041c0:	9b01      	ldr	r3, [sp, #4]
 80041c2:	3478      	adds	r4, #120	@ 0x78
 80041c4:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80041c6:	2003      	movs	r0, #3
 80041c8:	e7ec      	b.n	80041a4 <UART_WaitOnFlagUntilTimeout+0x60>
	...

080041cc <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041cc:	0003      	movs	r3, r0
{
 80041ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041d0:	2500      	movs	r5, #0
{
 80041d2:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041d4:	3308      	adds	r3, #8
 80041d6:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 80041d8:	f7fd f878 	bl	80012cc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041dc:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80041de:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	071b      	lsls	r3, r3, #28
 80041e4:	d51d      	bpl.n	8004222 <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041e6:	2180      	movs	r1, #128	@ 0x80
 80041e8:	4b26      	ldr	r3, [pc, #152]	@ (8004284 <UART_CheckIdleState+0xb8>)
 80041ea:	002a      	movs	r2, r5
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	0389      	lsls	r1, r1, #14
 80041f0:	0003      	movs	r3, r0
 80041f2:	0020      	movs	r0, r4
 80041f4:	f7ff ffa6 	bl	8004144 <UART_WaitOnFlagUntilTimeout>
 80041f8:	42a8      	cmp	r0, r5
 80041fa:	d012      	beq.n	8004222 <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041fc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004200:	2301      	movs	r3, #1
 8004202:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004206:	2080      	movs	r0, #128	@ 0x80
 8004208:	6822      	ldr	r2, [r4, #0]
 800420a:	6813      	ldr	r3, [r2, #0]
 800420c:	4383      	bics	r3, r0
 800420e:	6013      	str	r3, [r2, #0]
 8004210:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8004214:	2320      	movs	r3, #32
 8004216:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8004218:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800421a:	2300      	movs	r3, #0
 800421c:	3478      	adds	r4, #120	@ 0x78
 800421e:	7023      	strb	r3, [r4, #0]
}
 8004220:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004222:	0025      	movs	r5, r4
 8004224:	cd08      	ldmia	r5!, {r3}
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	075b      	lsls	r3, r3, #29
 800422a:	d523      	bpl.n	8004274 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800422c:	2180      	movs	r1, #128	@ 0x80
 800422e:	4b15      	ldr	r3, [pc, #84]	@ (8004284 <UART_CheckIdleState+0xb8>)
 8004230:	2200      	movs	r2, #0
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	0020      	movs	r0, r4
 8004236:	0033      	movs	r3, r6
 8004238:	03c9      	lsls	r1, r1, #15
 800423a:	f7ff ff83 	bl	8004144 <UART_WaitOnFlagUntilTimeout>
 800423e:	2800      	cmp	r0, #0
 8004240:	d018      	beq.n	8004274 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004242:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004246:	2201      	movs	r2, #1
 8004248:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800424c:	6821      	ldr	r1, [r4, #0]
 800424e:	4e0e      	ldr	r6, [pc, #56]	@ (8004288 <UART_CheckIdleState+0xbc>)
 8004250:	680b      	ldr	r3, [r1, #0]
 8004252:	4033      	ands	r3, r6
 8004254:	600b      	str	r3, [r1, #0]
 8004256:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800425a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800425e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004262:	6821      	ldr	r1, [r4, #0]
 8004264:	688b      	ldr	r3, [r1, #8]
 8004266:	4393      	bics	r3, r2
 8004268:	608b      	str	r3, [r1, #8]
 800426a:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800426e:	2320      	movs	r3, #32
 8004270:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8004272:	e7d1      	b.n	8004218 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8004274:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004276:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004278:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800427a:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427c:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800427e:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8004280:	e7cb      	b.n	800421a <UART_CheckIdleState+0x4e>
 8004282:	46c0      	nop			@ (mov r8, r8)
 8004284:	01ffffff 	.word	0x01ffffff
 8004288:	fffffedf 	.word	0xfffffedf

0800428c <HAL_UART_Init>:
{
 800428c:	b510      	push	{r4, lr}
 800428e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004290:	d101      	bne.n	8004296 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8004292:	2001      	movs	r0, #1
}
 8004294:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8004296:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8004298:	2b00      	cmp	r3, #0
 800429a:	d104      	bne.n	80042a6 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 800429c:	0002      	movs	r2, r0
 800429e:	3278      	adds	r2, #120	@ 0x78
 80042a0:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80042a2:	f7fd f871 	bl	8001388 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80042a6:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80042a8:	2101      	movs	r1, #1
 80042aa:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80042ac:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 80042ae:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042b0:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80042b2:	438b      	bics	r3, r1
 80042b4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042b6:	f7ff fdd9 	bl	8003e6c <UART_SetConfig>
 80042ba:	2801      	cmp	r0, #1
 80042bc:	d0e9      	beq.n	8004292 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 80042c4:	0020      	movs	r0, r4
 80042c6:	f7ff fed5 	bl	8004074 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042ca:	6823      	ldr	r3, [r4, #0]
 80042cc:	4907      	ldr	r1, [pc, #28]	@ (80042ec <HAL_UART_Init+0x60>)
 80042ce:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80042d0:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042d2:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042d4:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042d8:	689a      	ldr	r2, [r3, #8]
 80042da:	438a      	bics	r2, r1
 80042dc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80042de:	2201      	movs	r2, #1
 80042e0:	6819      	ldr	r1, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80042e6:	f7ff ff71 	bl	80041cc <UART_CheckIdleState>
 80042ea:	e7d3      	b.n	8004294 <HAL_UART_Init+0x8>
 80042ec:	ffffb7ff 	.word	0xffffb7ff

080042f0 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 80042f0:	0003      	movs	r3, r0
 80042f2:	3358      	adds	r3, #88	@ 0x58
{
 80042f4:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 80042f6:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80042f8:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 80042fa:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 80042fc:	2180      	movs	r1, #128	@ 0x80
  huart->RxISR       = NULL;
 80042fe:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8004300:	6882      	ldr	r2, [r0, #8]
  huart->RxISR       = NULL;
 8004302:	6683      	str	r3, [r0, #104]	@ 0x68
  UART_MASK_COMPUTATION(huart);
 8004304:	0149      	lsls	r1, r1, #5
 8004306:	428a      	cmp	r2, r1
 8004308:	d136      	bne.n	8004378 <UART_Start_Receive_IT+0x88>
 800430a:	6903      	ldr	r3, [r0, #16]
 800430c:	425a      	negs	r2, r3
 800430e:	4153      	adcs	r3, r2
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	33ff      	adds	r3, #255	@ 0xff
 8004314:	0002      	movs	r2, r0
 8004316:	325c      	adds	r2, #92	@ 0x5c
 8004318:	8013      	strh	r3, [r2, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800431a:	0003      	movs	r3, r0
 800431c:	2200      	movs	r2, #0
 800431e:	3308      	adds	r3, #8
 8004320:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004322:	1d03      	adds	r3, r0, #4
 8004324:	3222      	adds	r2, #34	@ 0x22
 8004326:	67da      	str	r2, [r3, #124]	@ 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004328:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800432c:	2301      	movs	r3, #1
 800432e:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004332:	6802      	ldr	r2, [r0, #0]
 8004334:	6894      	ldr	r4, [r2, #8]
 8004336:	4323      	orrs	r3, r4
 8004338:	6093      	str	r3, [r2, #8]
 800433a:	f381 8810 	msr	PRIMASK, r1
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800433e:	2180      	movs	r1, #128	@ 0x80
 8004340:	6884      	ldr	r4, [r0, #8]
 8004342:	6902      	ldr	r2, [r0, #16]
    huart->RxISR = UART_RxISR_8BIT;
 8004344:	4b19      	ldr	r3, [pc, #100]	@ (80043ac <UART_Start_Receive_IT+0xbc>)
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004346:	0149      	lsls	r1, r1, #5
 8004348:	428c      	cmp	r4, r1
 800434a:	d103      	bne.n	8004354 <UART_Start_Receive_IT+0x64>
    huart->RxISR = UART_RxISR_16BIT;
 800434c:	4b18      	ldr	r3, [pc, #96]	@ (80043b0 <UART_Start_Receive_IT+0xc0>)
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800434e:	2a00      	cmp	r2, #0
 8004350:	d000      	beq.n	8004354 <UART_Start_Receive_IT+0x64>
    huart->RxISR = UART_RxISR_8BIT;
 8004352:	4b16      	ldr	r3, [pc, #88]	@ (80043ac <UART_Start_Receive_IT+0xbc>)
 8004354:	6683      	str	r3, [r0, #104]	@ 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004356:	2301      	movs	r3, #1
 8004358:	2a00      	cmp	r2, #0
 800435a:	d01f      	beq.n	800439c <UART_Start_Receive_IT+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800435c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004360:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004364:	6802      	ldr	r2, [r0, #0]
 8004366:	3320      	adds	r3, #32
 8004368:	6810      	ldr	r0, [r2, #0]
 800436a:	33ff      	adds	r3, #255	@ 0xff
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800436c:	4303      	orrs	r3, r0
 800436e:	6013      	str	r3, [r2, #0]
 8004370:	f381 8810 	msr	PRIMASK, r1
}
 8004374:	2000      	movs	r0, #0
 8004376:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8004378:	2a00      	cmp	r2, #0
 800437a:	d105      	bne.n	8004388 <UART_Start_Receive_IT+0x98>
 800437c:	6902      	ldr	r2, [r0, #16]
 800437e:	23ff      	movs	r3, #255	@ 0xff
 8004380:	2a00      	cmp	r2, #0
 8004382:	d0c7      	beq.n	8004314 <UART_Start_Receive_IT+0x24>
 8004384:	3b80      	subs	r3, #128	@ 0x80
 8004386:	e7c5      	b.n	8004314 <UART_Start_Receive_IT+0x24>
 8004388:	2180      	movs	r1, #128	@ 0x80
 800438a:	0549      	lsls	r1, r1, #21
 800438c:	428a      	cmp	r2, r1
 800438e:	d1c1      	bne.n	8004314 <UART_Start_Receive_IT+0x24>
 8004390:	6902      	ldr	r2, [r0, #16]
 8004392:	237f      	movs	r3, #127	@ 0x7f
 8004394:	2a00      	cmp	r2, #0
 8004396:	d0bd      	beq.n	8004314 <UART_Start_Receive_IT+0x24>
 8004398:	3b40      	subs	r3, #64	@ 0x40
 800439a:	e7bb      	b.n	8004314 <UART_Start_Receive_IT+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800439c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043a0:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80043a4:	6802      	ldr	r2, [r0, #0]
 80043a6:	2320      	movs	r3, #32
 80043a8:	6810      	ldr	r0, [r2, #0]
 80043aa:	e7df      	b.n	800436c <UART_Start_Receive_IT+0x7c>
 80043ac:	08003cb1 	.word	0x08003cb1
 80043b0:	08003d91 	.word	0x08003d91

080043b4 <HAL_UART_Receive_IT>:
{
 80043b4:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 80043b6:	3004      	adds	r0, #4
{
 80043b8:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80043ba:	6fc4      	ldr	r4, [r0, #124]	@ 0x7c
    return HAL_BUSY;
 80043bc:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80043be:	2c20      	cmp	r4, #32
 80043c0:	d128      	bne.n	8004414 <HAL_UART_Receive_IT+0x60>
      return HAL_ERROR;
 80043c2:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80043c4:	2900      	cmp	r1, #0
 80043c6:	d025      	beq.n	8004414 <HAL_UART_Receive_IT+0x60>
 80043c8:	2a00      	cmp	r2, #0
 80043ca:	d023      	beq.n	8004414 <HAL_UART_Receive_IT+0x60>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043cc:	2080      	movs	r0, #128	@ 0x80
 80043ce:	689c      	ldr	r4, [r3, #8]
 80043d0:	0140      	lsls	r0, r0, #5
 80043d2:	4284      	cmp	r4, r0
 80043d4:	d105      	bne.n	80043e2 <HAL_UART_Receive_IT+0x2e>
 80043d6:	6918      	ldr	r0, [r3, #16]
 80043d8:	2800      	cmp	r0, #0
 80043da:	d102      	bne.n	80043e2 <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 80043dc:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 80043de:	4201      	tst	r1, r0
 80043e0:	d118      	bne.n	8004414 <HAL_UART_Receive_IT+0x60>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043e2:	2000      	movs	r0, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80043e4:	4c0c      	ldr	r4, [pc, #48]	@ (8004418 <HAL_UART_Receive_IT+0x64>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043e6:	6618      	str	r0, [r3, #96]	@ 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80043e8:	6818      	ldr	r0, [r3, #0]
 80043ea:	42a0      	cmp	r0, r4
 80043ec:	d00f      	beq.n	800440e <HAL_UART_Receive_IT+0x5a>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80043ee:	6840      	ldr	r0, [r0, #4]
 80043f0:	0200      	lsls	r0, r0, #8
 80043f2:	d50c      	bpl.n	800440e <HAL_UART_Receive_IT+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043f4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f8:	2001      	movs	r0, #1
 80043fa:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80043fe:	2080      	movs	r0, #128	@ 0x80
 8004400:	681c      	ldr	r4, [r3, #0]
 8004402:	04c0      	lsls	r0, r0, #19
 8004404:	6826      	ldr	r6, [r4, #0]
 8004406:	4330      	orrs	r0, r6
 8004408:	6020      	str	r0, [r4, #0]
 800440a:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 800440e:	0018      	movs	r0, r3
 8004410:	f7ff ff6e 	bl	80042f0 <UART_Start_Receive_IT>
}
 8004414:	bd70      	pop	{r4, r5, r6, pc}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	40004800 	.word	0x40004800

0800441c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800441c:	4770      	bx	lr
	...

08004420 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8004420:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004422:	0005      	movs	r5, r0
{
 8004424:	b085      	sub	sp, #20
 8004426:	9102      	str	r1, [sp, #8]
 8004428:	9203      	str	r2, [sp, #12]
  __HAL_LOCK(huart);
 800442a:	3578      	adds	r5, #120	@ 0x78
 800442c:	782b      	ldrb	r3, [r5, #0]
{
 800442e:	0004      	movs	r4, r0
 8004430:	000f      	movs	r7, r1
  __HAL_LOCK(huart);
 8004432:	2002      	movs	r0, #2
{
 8004434:	ae02      	add	r6, sp, #8
  __HAL_LOCK(huart);
 8004436:	2b01      	cmp	r3, #1
 8004438:	d030      	beq.n	800449c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7c>

  huart->gState = HAL_UART_STATE_BUSY;
 800443a:	2324      	movs	r3, #36	@ 0x24
  __HAL_LOCK(huart);
 800443c:	3801      	subs	r0, #1
 800443e:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004440:	67e3      	str	r3, [r4, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	6819      	ldr	r1, [r3, #0]
 8004446:	4381      	bics	r1, r0
 8004448:	6019      	str	r1, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800444a:	6899      	ldr	r1, [r3, #8]
 800444c:	4815      	ldr	r0, [pc, #84]	@ (80044a4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x84>)
 800444e:	4001      	ands	r1, r0
 8004450:	4339      	orrs	r1, r7
 8004452:	6099      	str	r1, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8004454:	2f00      	cmp	r7, #0
 8004456:	d10c      	bne.n	8004472 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8004458:	2010      	movs	r0, #16
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	79b1      	ldrb	r1, [r6, #6]
 800445e:	4382      	bics	r2, r0
 8004460:	88b0      	ldrh	r0, [r6, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8004462:	0609      	lsls	r1, r1, #24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8004464:	4302      	orrs	r2, r0
 8004466:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	0212      	lsls	r2, r2, #8
 800446c:	0a12      	lsrs	r2, r2, #8
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
  __HAL_UART_ENABLE(huart);
 8004472:	2201      	movs	r2, #1
 8004474:	6819      	ldr	r1, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800447a:	f7fc ff27 	bl	80012cc <HAL_GetTick>
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800447e:	2180      	movs	r1, #128	@ 0x80
 8004480:	4a09      	ldr	r2, [pc, #36]	@ (80044a8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>)
  tickstart = HAL_GetTick();
 8004482:	0003      	movs	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004484:	9200      	str	r2, [sp, #0]
 8004486:	0020      	movs	r0, r4
 8004488:	2200      	movs	r2, #0
 800448a:	03c9      	lsls	r1, r1, #15
 800448c:	f7ff fe5a 	bl	8004144 <UART_WaitOnFlagUntilTimeout>
 8004490:	2800      	cmp	r0, #0
 8004492:	d105      	bne.n	80044a0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8004494:	2320      	movs	r3, #32
 8004496:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UNLOCK(huart);
 8004498:	2300      	movs	r3, #0
 800449a:	702b      	strb	r3, [r5, #0]
}
 800449c:	b005      	add	sp, #20
 800449e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = HAL_TIMEOUT;
 80044a0:	2003      	movs	r0, #3
 80044a2:	e7f9      	b.n	8004498 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x78>
 80044a4:	ffcfffff 	.word	0xffcfffff
 80044a8:	01ffffff 	.word	0x01ffffff

080044ac <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 80044ac:	0002      	movs	r2, r0
{
 80044ae:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 80044b0:	3278      	adds	r2, #120	@ 0x78
 80044b2:	7811      	ldrb	r1, [r2, #0]
{
 80044b4:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 80044b6:	2002      	movs	r0, #2
 80044b8:	2901      	cmp	r1, #1
 80044ba:	d00e      	beq.n	80044da <HAL_UARTEx_EnableStopMode+0x2e>
 80044bc:	2101      	movs	r1, #1
 80044be:	7011      	strb	r1, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044c0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c4:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80044c8:	6819      	ldr	r1, [r3, #0]
 80044ca:	2302      	movs	r3, #2
 80044cc:	680c      	ldr	r4, [r1, #0]
 80044ce:	4323      	orrs	r3, r4
 80044d0:	600b      	str	r3, [r1, #0]
 80044d2:	f380 8810 	msr	PRIMASK, r0
  __HAL_UNLOCK(huart);
 80044d6:	2000      	movs	r0, #0
 80044d8:	7010      	strb	r0, [r2, #0]
}
 80044da:	bd10      	pop	{r4, pc}

080044dc <SX1276GetStatus>:
    return ( uint32_t )Sx_Board_GetWakeUpTime( ) + RADIO_WAKEUP_TIME;
}

RadioState_t SX1276GetStatus( void )
{
    return SX1276.Settings.State;
 80044dc:	4b01      	ldr	r3, [pc, #4]	@ (80044e4 <SX1276GetStatus+0x8>)
 80044de:	7918      	ldrb	r0, [r3, #4]
}
 80044e0:	4770      	bx	lr
 80044e2:	46c0      	nop			@ (mov r8, r8)
 80044e4:	200004b8 	.word	0x200004b8

080044e8 <GetFskBandwidthRegValue>:

static uint8_t GetFskBandwidthRegValue( uint32_t bw )
{
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80044e8:	4a09      	ldr	r2, [pc, #36]	@ (8004510 <GetFskBandwidthRegValue+0x28>)
{
 80044ea:	2300      	movs	r3, #0
 80044ec:	0011      	movs	r1, r2
 80044ee:	b510      	push	{r4, lr}
    {
        if( ( bw >= FskBandwidths[i].bandwidth ) && ( bw < FskBandwidths[i + 1].bandwidth ) )
 80044f0:	6814      	ldr	r4, [r2, #0]
 80044f2:	4284      	cmp	r4, r0
 80044f4:	d802      	bhi.n	80044fc <GetFskBandwidthRegValue+0x14>
 80044f6:	6894      	ldr	r4, [r2, #8]
 80044f8:	4284      	cmp	r4, r0
 80044fa:	d804      	bhi.n	8004506 <GetFskBandwidthRegValue+0x1e>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80044fc:	3301      	adds	r3, #1
 80044fe:	3208      	adds	r2, #8
 8004500:	2b15      	cmp	r3, #21
 8004502:	d1f5      	bne.n	80044f0 <GetFskBandwidthRegValue+0x8>
        {
            return FskBandwidths[i].RegValue;
        }
    }
    // ERROR: Value not found
    while( 1 );
 8004504:	e7fe      	b.n	8004504 <GetFskBandwidthRegValue+0x1c>
            return FskBandwidths[i].RegValue;
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	18c9      	adds	r1, r1, r3
 800450a:	7908      	ldrb	r0, [r1, #4]
}
 800450c:	bd10      	pop	{r4, pc}
 800450e:	46c0      	nop			@ (mov r8, r8)
 8004510:	08006f84 	.word	0x08006f84

08004514 <SX1276GetTimeOnAir>:
{
 8004514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004516:	000d      	movs	r5, r1
 8004518:	0019      	movs	r1, r3
 800451a:	ab08      	add	r3, sp, #32
 800451c:	881e      	ldrh	r6, [r3, #0]
 800451e:	ab09      	add	r3, sp, #36	@ 0x24
 8004520:	781f      	ldrb	r7, [r3, #0]
 8004522:	ab0a      	add	r3, sp, #40	@ 0x28
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	0014      	movs	r4, r2
 8004528:	aa0b      	add	r2, sp, #44	@ 0x2c
 800452a:	469c      	mov	ip, r3
 800452c:	7812      	ldrb	r2, [r2, #0]
    switch( modem )
 800452e:	2800      	cmp	r0, #0
 8004530:	d009      	beq.n	8004546 <SX1276GetTimeOnAir+0x32>
 8004532:	2801      	cmp	r0, #1
 8004534:	d014      	beq.n	8004560 <SX1276GetTimeOnAir+0x4c>
 8004536:	2401      	movs	r4, #1
 8004538:	2000      	movs	r0, #0
    return ( numerator + denominator - 1 ) / denominator;
 800453a:	1900      	adds	r0, r0, r4
 800453c:	0021      	movs	r1, r4
 800453e:	3801      	subs	r0, #1
 8004540:	f7fb fdfe 	bl	8000140 <__udivsi3>
}
 8004544:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
                                                 uint8_t payloadLen, bool crcOn )
{
    const uint8_t syncWordLength = 3;

    return ( preambleLen << 3 ) +
           ( ( fixLen == false ) ? 8 : 0 ) +
 8004546:	2101      	movs	r1, #1
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 8004548:	20fa      	movs	r0, #250	@ 0xfa
           ( ( fixLen == false ) ? 8 : 0 ) +
 800454a:	4079      	eors	r1, r7
    return ( preambleLen << 3 ) +
 800454c:	1871      	adds	r1, r6, r1
             ( syncWordLength << 3 ) +
             ( ( payloadLen +
               ( 0 ) + // Address filter size
               ( ( crcOn == true ) ? 2 : 0 ) 
 800454e:	0052      	lsls	r2, r2, #1
    return ( preambleLen << 3 ) +
 8004550:	00c9      	lsls	r1, r1, #3
               ( 0 ) + // Address filter size
 8004552:	4462      	add	r2, ip
           ( ( fixLen == false ) ? 8 : 0 ) +
 8004554:	3118      	adds	r1, #24
               ) << 3 
 8004556:	00d2      	lsls	r2, r2, #3
             ( syncWordLength << 3 ) +
 8004558:	188a      	adds	r2, r1, r2
            numerator   = 1000U * SX1276GetGfskTimeOnAirNumerator( preambleLen, fixLen, payloadLen, crcOn );
 800455a:	0080      	lsls	r0, r0, #2
 800455c:	4350      	muls	r0, r2
        break;
 800455e:	e7ec      	b.n	800453a <SX1276GetTimeOnAir+0x26>
static uint32_t SX1276GetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                              uint32_t datarate, uint8_t coderate,
                              uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                              bool crcOn )
{
    int32_t crDenom           = coderate + 4;
 8004560:	1d0b      	adds	r3, r1, #4
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or
    // SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8004562:	1f61      	subs	r1, r4, #5
    int32_t crDenom           = coderate + 4;
 8004564:	9300      	str	r3, [sp, #0]
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8004566:	2901      	cmp	r1, #1
 8004568:	d804      	bhi.n	8004574 <SX1276GetTimeOnAir+0x60>
    {
        if( preambleLen < 12 )
 800456a:	1c31      	adds	r1, r6, #0
 800456c:	2e0c      	cmp	r6, #12
 800456e:	d200      	bcs.n	8004572 <SX1276GetTimeOnAir+0x5e>
 8004570:	210c      	movs	r1, #12
 8004572:	b28e      	uxth	r6, r1
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8004574:	2d00      	cmp	r5, #0
 8004576:	d138      	bne.n	80045ea <SX1276GetTimeOnAir+0xd6>
 8004578:	0021      	movs	r1, r4
 800457a:	2001      	movs	r0, #1
 800457c:	002b      	movs	r3, r5
 800457e:	390b      	subs	r1, #11
 8004580:	4288      	cmp	r0, r1
 8004582:	416b      	adcs	r3, r5
 8004584:	0018      	movs	r0, r3
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8004586:	b2c0      	uxtb	r0, r0
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8004588:	4663      	mov	r3, ip
                            ( crcOn ? 16 : 0 ) -
 800458a:	0112      	lsls	r2, r2, #4
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	189a      	adds	r2, r3, r2
                            ( 4 * datarate ) +
 8004590:	00a1      	lsls	r1, r4, #2
                            ( crcOn ? 16 : 0 ) -
 8004592:	1a53      	subs	r3, r2, r1
                            ( fixLen ? 0 : 20 );
 8004594:	003a      	movs	r2, r7
 8004596:	4257      	negs	r7, r2
 8004598:	4157      	adcs	r7, r2
                            ( crcOn ? 16 : 0 ) -
 800459a:	9301      	str	r3, [sp, #4]
                            ( fixLen ? 0 : 20 );
 800459c:	2314      	movs	r3, #20
 800459e:	427f      	negs	r7, r7
                            ( 4 * datarate ) +
 80045a0:	9a01      	ldr	r2, [sp, #4]
                            ( fixLen ? 0 : 20 );
 80045a2:	403b      	ands	r3, r7
                            ( 4 * datarate ) +
 80045a4:	18d3      	adds	r3, r2, r3
    {
        ceilNumerator += 8;

        if( lowDatareOptimize == true )
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80045a6:	1ea7      	subs	r7, r4, #2
    if( datarate <= 6 )
 80045a8:	2c06      	cmp	r4, #6
 80045aa:	d903      	bls.n	80045b4 <SX1276GetTimeOnAir+0xa0>
        ceilNumerator += 8;
 80045ac:	3308      	adds	r3, #8
        if( lowDatareOptimize == true )
 80045ae:	2800      	cmp	r0, #0
 80045b0:	d000      	beq.n	80045b4 <SX1276GetTimeOnAir+0xa0>
            ceilDenominator = 4 * ( datarate - 2 );
 80045b2:	00b9      	lsls	r1, r7, #2
        {
            ceilDenominator = 4 * datarate;
        }
    }

    if( ceilNumerator < 0 )
 80045b4:	43da      	mvns	r2, r3
 80045b6:	17d2      	asrs	r2, r2, #31
 80045b8:	4013      	ands	r3, r2
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80045ba:	1858      	adds	r0, r3, r1
 80045bc:	3801      	subs	r0, #1
 80045be:	f7fb fe49 	bl	8000254 <__divsi3>
 80045c2:	9b00      	ldr	r3, [sp, #0]
 80045c4:	4343      	muls	r3, r0
 80045c6:	1998      	adds	r0, r3, r6

    if( datarate <= 6 )
    {
        intermediate += 2;
 80045c8:	0003      	movs	r3, r0
 80045ca:	330e      	adds	r3, #14
    if( datarate <= 6 )
 80045cc:	2c06      	cmp	r4, #6
 80045ce:	d900      	bls.n	80045d2 <SX1276GetTimeOnAir+0xbe>
    int32_t intermediate =
 80045d0:	3b02      	subs	r3, #2
    switch( bw )
 80045d2:	2d02      	cmp	r5, #2
 80045d4:	d811      	bhi.n	80045fa <SX1276GetTimeOnAir+0xe6>
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80045d6:	009b      	lsls	r3, r3, #2
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 80045d8:	20fa      	movs	r0, #250	@ 0xfa
    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80045da:	3301      	adds	r3, #1
 80045dc:	40bb      	lsls	r3, r7
            numerator   = 1000U * SX1276GetLoRaTimeOnAirNumerator( bandwidth, datarate, coderate, preambleLen, fixLen,
 80045de:	0080      	lsls	r0, r0, #2
 80045e0:	4358      	muls	r0, r3
 80045e2:	4b06      	ldr	r3, [pc, #24]	@ (80045fc <SX1276GetTimeOnAir+0xe8>)
 80045e4:	00ad      	lsls	r5, r5, #2
 80045e6:	58ec      	ldr	r4, [r5, r3]
 80045e8:	e7a7      	b.n	800453a <SX1276GetTimeOnAir+0x26>
    bool    lowDatareOptimize = false;
 80045ea:	2000      	movs	r0, #0
    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80045ec:	2d01      	cmp	r5, #1
 80045ee:	d1cb      	bne.n	8004588 <SX1276GetTimeOnAir+0x74>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80045f0:	0020      	movs	r0, r4
 80045f2:	380c      	subs	r0, #12
 80045f4:	4241      	negs	r1, r0
 80045f6:	4148      	adcs	r0, r1
 80045f8:	e7c5      	b.n	8004586 <SX1276GetTimeOnAir+0x72>
    return ( numerator + denominator - 1 ) / denominator;
 80045fa:	deff      	udf	#255	@ 0xff
 80045fc:	08006f48 	.word	0x08006f48

08004600 <SX1276GetWakeupTime>:
{
 8004600:	b510      	push	{r4, lr}
    return ( uint32_t )Sx_Board_GetWakeUpTime( ) + RADIO_WAKEUP_TIME;
 8004602:	f7fd f8f7 	bl	80017f4 <CMWX1ZZABZ0XX_RADIO_GetWakeUpTime>
 8004606:	3002      	adds	r0, #2
}
 8004608:	bd10      	pop	{r4, pc}

0800460a <SX1276WriteBuffer>:
{
 800460a:	b570      	push	{r4, r5, r6, lr}
 800460c:	0006      	movs	r6, r0
    Sx_Board_ChipSelect( 0 );
 800460e:	2000      	movs	r0, #0
{
 8004610:	000c      	movs	r4, r1
 8004612:	0015      	movs	r5, r2
    Sx_Board_ChipSelect( 0 );
 8004614:	f7fd fac4 	bl	8001ba0 <CMWX1ZZABZ0XX_RADIO_ChipSelect>
    Sx_Board_SendRecv( addr | 0x80 );
 8004618:	2080      	movs	r0, #128	@ 0x80
 800461a:	4330      	orrs	r0, r6
 800461c:	b280      	uxth	r0, r0
 800461e:	f7fd fab1 	bl	8001b84 <CMWX1ZZABZ0XX_RADIO_SendRecv>
    for( i = 0; i < size; i++ )
 8004622:	1965      	adds	r5, r4, r5
 8004624:	42ac      	cmp	r4, r5
 8004626:	d103      	bne.n	8004630 <SX1276WriteBuffer+0x26>
    Sx_Board_ChipSelect( 1 );
 8004628:	2001      	movs	r0, #1
 800462a:	f7fd fab9 	bl	8001ba0 <CMWX1ZZABZ0XX_RADIO_ChipSelect>
}
 800462e:	bd70      	pop	{r4, r5, r6, pc}
        Sx_Board_SendRecv( buffer[i] );
 8004630:	7820      	ldrb	r0, [r4, #0]
 8004632:	f7fd faa7 	bl	8001b84 <CMWX1ZZABZ0XX_RADIO_SendRecv>
    for( i = 0; i < size; i++ )
 8004636:	3401      	adds	r4, #1
 8004638:	e7f4      	b.n	8004624 <SX1276WriteBuffer+0x1a>

0800463a <SX1276Write>:
{
 800463a:	b507      	push	{r0, r1, r2, lr}
 800463c:	466b      	mov	r3, sp
 800463e:	71d9      	strb	r1, [r3, #7]
 8004640:	3307      	adds	r3, #7
    SX1276WriteBuffer( addr, &data, 1 );
 8004642:	2201      	movs	r2, #1
 8004644:	0019      	movs	r1, r3
 8004646:	f7ff ffe0 	bl	800460a <SX1276WriteBuffer>
}
 800464a:	bd07      	pop	{r0, r1, r2, pc}

0800464c <SX1276SetChannel>:
{
 800464c:	b570      	push	{r4, r5, r6, lr}
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 800464e:	4911      	ldr	r1, [pc, #68]	@ (8004694 <SX1276SetChannel+0x48>)
{
 8004650:	0005      	movs	r5, r0
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8004652:	f7fb fdfb 	bl	800024c <__aeabi_uidivmod>
 8004656:	4b10      	ldr	r3, [pc, #64]	@ (8004698 <SX1276SetChannel+0x4c>)
 8004658:	0208      	lsls	r0, r1, #8
 800465a:	18c0      	adds	r0, r0, r3
 800465c:	490d      	ldr	r1, [pc, #52]	@ (8004694 <SX1276SetChannel+0x48>)
 800465e:	f7fb fd6f 	bl	8000140 <__udivsi3>
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8004662:	490c      	ldr	r1, [pc, #48]	@ (8004694 <SX1276SetChannel+0x48>)
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 8004664:	0004      	movs	r4, r0
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 8004666:	0028      	movs	r0, r5
 8004668:	f7fb fd6a 	bl	8000140 <__udivsi3>
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 800466c:	0200      	lsls	r0, r0, #8
 800466e:	1824      	adds	r4, r4, r0
    SX1276.Settings.Channel = freq;
 8004670:	4b0a      	ldr	r3, [pc, #40]	@ (800469c <SX1276SetChannel+0x50>)
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 8004672:	0c21      	lsrs	r1, r4, #16
 8004674:	2006      	movs	r0, #6
 8004676:	b2c9      	uxtb	r1, r1
    SX1276.Settings.Channel = freq;
 8004678:	609d      	str	r5, [r3, #8]
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( freqInPllSteps >> 16 ) & 0xFF ) );
 800467a:	f7ff ffde 	bl	800463a <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( freqInPllSteps >> 8 ) & 0xFF ) );
 800467e:	0a21      	lsrs	r1, r4, #8
 8004680:	2007      	movs	r0, #7
 8004682:	b2c9      	uxtb	r1, r1
 8004684:	f7ff ffd9 	bl	800463a <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( freqInPllSteps & 0xFF ) );
 8004688:	2008      	movs	r0, #8
 800468a:	b2e1      	uxtb	r1, r4
 800468c:	f7ff ffd5 	bl	800463a <SX1276Write>
}
 8004690:	bd70      	pop	{r4, r5, r6, pc}
 8004692:	46c0      	nop			@ (mov r8, r8)
 8004694:	00003d09 	.word	0x00003d09
 8004698:	00001e84 	.word	0x00001e84
 800469c:	200004b8 	.word	0x200004b8

080046a0 <SX1276ReadBuffer>:
{
 80046a0:	b570      	push	{r4, r5, r6, lr}
 80046a2:	0005      	movs	r5, r0
    Sx_Board_ChipSelect( 0 );
 80046a4:	2000      	movs	r0, #0
{
 80046a6:	000c      	movs	r4, r1
 80046a8:	0016      	movs	r6, r2
    Sx_Board_ChipSelect( 0 );
 80046aa:	f7fd fa79 	bl	8001ba0 <CMWX1ZZABZ0XX_RADIO_ChipSelect>
    Sx_Board_SendRecv( addr & 0x7F );
 80046ae:	207f      	movs	r0, #127	@ 0x7f
 80046b0:	4028      	ands	r0, r5
 80046b2:	f7fd fa67 	bl	8001b84 <CMWX1ZZABZ0XX_RADIO_SendRecv>
    for( i = 0; i < size; i++ )
 80046b6:	19a6      	adds	r6, r4, r6
 80046b8:	42b4      	cmp	r4, r6
 80046ba:	d103      	bne.n	80046c4 <SX1276ReadBuffer+0x24>
    Sx_Board_ChipSelect( 1 );
 80046bc:	2001      	movs	r0, #1
 80046be:	f7fd fa6f 	bl	8001ba0 <CMWX1ZZABZ0XX_RADIO_ChipSelect>
}
 80046c2:	bd70      	pop	{r4, r5, r6, pc}
        buffer[i] = Sx_Board_SendRecv( 0 );
 80046c4:	2000      	movs	r0, #0
 80046c6:	f7fd fa5d 	bl	8001b84 <CMWX1ZZABZ0XX_RADIO_SendRecv>
 80046ca:	7020      	strb	r0, [r4, #0]
    for( i = 0; i < size; i++ )
 80046cc:	3401      	adds	r4, #1
 80046ce:	e7f3      	b.n	80046b8 <SX1276ReadBuffer+0x18>

080046d0 <SX1276Read>:
{
 80046d0:	b513      	push	{r0, r1, r4, lr}
    SX1276ReadBuffer( addr, &data, 1 );
 80046d2:	466b      	mov	r3, sp
 80046d4:	1ddc      	adds	r4, r3, #7
 80046d6:	2201      	movs	r2, #1
 80046d8:	0021      	movs	r1, r4
 80046da:	f7ff ffe1 	bl	80046a0 <SX1276ReadBuffer>
    return data;
 80046de:	7820      	ldrb	r0, [r4, #0]
}
 80046e0:	bd16      	pop	{r1, r2, r4, pc}
	...

080046e4 <SX1276OnDio2Irq>:
            break;
    }
}

static void SX1276OnDio2Irq( void )
{
 80046e4:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80046e6:	4c2c      	ldr	r4, [pc, #176]	@ (8004798 <SX1276OnDio2Irq+0xb4>)
 80046e8:	7925      	ldrb	r5, [r4, #4]
 80046ea:	2d01      	cmp	r5, #1
 80046ec:	d002      	beq.n	80046f4 <SX1276OnDio2Irq+0x10>
 80046ee:	2d02      	cmp	r5, #2
 80046f0:	d049      	beq.n	8004786 <SX1276OnDio2Irq+0xa2>
            }
            break;
        default:
            break;
    }
}
 80046f2:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 80046f4:	7963      	ldrb	r3, [r4, #5]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d017      	beq.n	800472a <SX1276OnDio2Irq+0x46>
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d1f9      	bne.n	80046f2 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 80046fe:	3453      	adds	r4, #83	@ 0x53
 8004700:	7823      	ldrb	r3, [r4, #0]
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004702:	2102      	movs	r1, #2
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f4      	beq.n	80046f2 <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004708:	2012      	movs	r0, #18
 800470a:	f7ff ff96 	bl	800463a <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 800470e:	4b23      	ldr	r3, [pc, #140]	@ (800479c <SX1276OnDio2Irq+0xb8>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d0ed      	beq.n	80046f2 <SX1276OnDio2Irq+0xe>
 8004716:	695c      	ldr	r4, [r3, #20]
 8004718:	2c00      	cmp	r4, #0
 800471a:	d0ea      	beq.n	80046f2 <SX1276OnDio2Irq+0xe>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 800471c:	201c      	movs	r0, #28
 800471e:	f7ff ffd7 	bl	80046d0 <SX1276Read>
 8004722:	233f      	movs	r3, #63	@ 0x3f
 8004724:	4018      	ands	r0, r3
 8004726:	47a0      	blx	r4
}
 8004728:	e7e3      	b.n	80046f2 <SX1276OnDio2Irq+0xe>
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 800472a:	0023      	movs	r3, r4
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 800472c:	0026      	movs	r6, r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 800472e:	3330      	adds	r3, #48	@ 0x30
 8004730:	701d      	strb	r5, [r3, #0]
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected != 0 ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == 0 ) )
 8004732:	3631      	adds	r6, #49	@ 0x31
 8004734:	7833      	ldrb	r3, [r6, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1db      	bne.n	80046f2 <SX1276OnDio2Irq+0xe>
                    TimerStop( &RxTimeoutSyncWord );
 800473a:	0020      	movs	r0, r4
 800473c:	3068      	adds	r0, #104	@ 0x68
 800473e:	f001 fc99 	bl	8006074 <UTIL_TIMER_Stop>
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8004742:	2011      	movs	r0, #17
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 8004744:	7035      	strb	r5, [r6, #0]
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8004746:	f7ff ffc3 	bl	80046d0 <SX1276Read>
 800474a:	0023      	movs	r3, r4
 800474c:	0840      	lsrs	r0, r0, #1
 800474e:	3332      	adds	r3, #50	@ 0x32
 8004750:	4240      	negs	r0, r0
 8004752:	7018      	strb	r0, [r3, #0]
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8004754:	201b      	movs	r0, #27
 8004756:	f7ff ffbb 	bl	80046d0 <SX1276Read>
 800475a:	0005      	movs	r5, r0
                                                                                                           ( uint16_t )SX1276Read( REG_AFCLSB ) );
 800475c:	201c      	movs	r0, #28
 800475e:	f7ff ffb7 	bl	80046d0 <SX1276Read>
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8004762:	022d      	lsls	r5, r5, #8
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8004764:	4b0e      	ldr	r3, [pc, #56]	@ (80047a0 <SX1276OnDio2Irq+0xbc>)
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8004766:	4305      	orrs	r5, r0
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8004768:	b2c0      	uxtb	r0, r0
 800476a:	4358      	muls	r0, r3
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 800476c:	0a2d      	lsrs	r5, r5, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 800476e:	436b      	muls	r3, r5
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 8004770:	3080      	adds	r0, #128	@ 0x80
 8004772:	0a00      	lsrs	r0, r0, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 8004774:	18c0      	adds	r0, r0, r3
                    SX1276.Settings.FskPacketHandler.AfcValue = ( int32_t )SX1276ConvertPllStepToFreqInHz( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8004776:	6360      	str	r0, [r4, #52]	@ 0x34
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 8004778:	200c      	movs	r0, #12
 800477a:	f7ff ffa9 	bl	80046d0 <SX1276Read>
 800477e:	3438      	adds	r4, #56	@ 0x38
 8004780:	0940      	lsrs	r0, r0, #5
 8004782:	7020      	strb	r0, [r4, #0]
 8004784:	e7b5      	b.n	80046f2 <SX1276OnDio2Irq+0xe>
            switch( SX1276.Settings.Modem )
 8004786:	7963      	ldrb	r3, [r4, #5]
 8004788:	2b01      	cmp	r3, #1
 800478a:	d1b2      	bne.n	80046f2 <SX1276OnDio2Irq+0xe>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 800478c:	3453      	adds	r4, #83	@ 0x53
 800478e:	7823      	ldrb	r3, [r4, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d0ae      	beq.n	80046f2 <SX1276OnDio2Irq+0xe>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004794:	0029      	movs	r1, r5
 8004796:	e7b7      	b.n	8004708 <SX1276OnDio2Irq+0x24>
 8004798:	200004b8 	.word	0x200004b8
 800479c:	20000538 	.word	0x20000538
 80047a0:	00003d09 	.word	0x00003d09

080047a4 <SX1276OnDio4Irq>:
    }
}

static void SX1276OnDio4Irq( void )
{
    switch( SX1276.Settings.Modem )
 80047a4:	4b05      	ldr	r3, [pc, #20]	@ (80047bc <SX1276OnDio4Irq+0x18>)
 80047a6:	795a      	ldrb	r2, [r3, #5]
 80047a8:	2a00      	cmp	r2, #0
 80047aa:	d105      	bne.n	80047b8 <SX1276OnDio4Irq+0x14>
    {
    case MODEM_FSK:
        {
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 80047ac:	3330      	adds	r3, #48	@ 0x30
 80047ae:	781a      	ldrb	r2, [r3, #0]
 80047b0:	2a00      	cmp	r2, #0
 80047b2:	d101      	bne.n	80047b8 <SX1276OnDio4Irq+0x14>
            {
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80047b4:	3201      	adds	r2, #1
 80047b6:	701a      	strb	r2, [r3, #0]
    case MODEM_LORA:
        break;
    default:
        break;
    }
}
 80047b8:	4770      	bx	lr
 80047ba:	46c0      	nop			@ (mov r8, r8)
 80047bc:	200004b8 	.word	0x200004b8

080047c0 <SX1276OnDio3Irq>:
{
 80047c0:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 80047c2:	4b12      	ldr	r3, [pc, #72]	@ (800480c <SX1276OnDio3Irq+0x4c>)
 80047c4:	795c      	ldrb	r4, [r3, #5]
 80047c6:	2c01      	cmp	r4, #1
 80047c8:	d112      	bne.n	80047f0 <SX1276OnDio3Irq+0x30>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 80047ca:	2012      	movs	r0, #18
 80047cc:	f7ff ff80 	bl	80046d0 <SX1276Read>
 80047d0:	0005      	movs	r5, r0
 80047d2:	4e0f      	ldr	r6, [pc, #60]	@ (8004810 <SX1276OnDio3Irq+0x50>)
 80047d4:	4025      	ands	r5, r4
 80047d6:	4220      	tst	r0, r4
 80047d8:	d00b      	beq.n	80047f2 <SX1276OnDio3Irq+0x32>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 80047da:	2105      	movs	r1, #5
 80047dc:	2012      	movs	r0, #18
 80047de:	f7ff ff2c 	bl	800463a <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80047e2:	6833      	ldr	r3, [r6, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <SX1276OnDio3Irq+0x30>
 80047e8:	699b      	ldr	r3, [r3, #24]
                RadioEvents->CadDone( true );
 80047ea:	0020      	movs	r0, r4
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d10b      	bne.n	8004808 <SX1276OnDio3Irq+0x48>
}
 80047f0:	bd70      	pop	{r4, r5, r6, pc}
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 80047f2:	2104      	movs	r1, #4
 80047f4:	2012      	movs	r0, #18
 80047f6:	f7ff ff20 	bl	800463a <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80047fa:	6833      	ldr	r3, [r6, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d0f7      	beq.n	80047f0 <SX1276OnDio3Irq+0x30>
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0f4      	beq.n	80047f0 <SX1276OnDio3Irq+0x30>
                RadioEvents->CadDone( false );
 8004806:	0028      	movs	r0, r5
 8004808:	4798      	blx	r3
}
 800480a:	e7f1      	b.n	80047f0 <SX1276OnDio3Irq+0x30>
 800480c:	200004b8 	.word	0x200004b8
 8004810:	20000538 	.word	0x20000538

08004814 <SX1276SetOpMode.part.0>:
static void SX1276SetOpMode( uint8_t opMode )
 8004814:	b570      	push	{r4, r5, r6, lr}
 8004816:	0004      	movs	r4, r0
    else if ( opMode == RF_OPMODE_RECEIVER )
 8004818:	2805      	cmp	r0, #5
 800481a:	d111      	bne.n	8004840 <SX1276SetOpMode.part.0+0x2c>
      Sx_Board_SetXO( SET ); 
 800481c:	2001      	movs	r0, #1
 800481e:	f7fc ffeb 	bl	80017f8 <CMWX1ZZABZ0XX_RADIO_SetXO>
      Sx_Board_SetAntSw( RFSW_RX );
 8004822:	2001      	movs	r0, #1
 8004824:	f7fd f95c 	bl	8001ae0 <CMWX1ZZABZ0XX_RADIO_SetAntSw>
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8004828:	2001      	movs	r0, #1
 800482a:	f7ff ff51 	bl	80046d0 <SX1276Read>
 800482e:	2307      	movs	r3, #7
 8004830:	0001      	movs	r1, r0
 8004832:	4399      	bics	r1, r3
 8004834:	4321      	orrs	r1, r4
 8004836:	b2c9      	uxtb	r1, r1
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8004838:	2001      	movs	r0, #1
 800483a:	f7ff fefe 	bl	800463a <SX1276Write>
}
 800483e:	bd70      	pop	{r4, r5, r6, pc}
      uint8_t paConfig =  SX1276Read( REG_PACONFIG );
 8004840:	2009      	movs	r0, #9
 8004842:	f7ff ff45 	bl	80046d0 <SX1276Read>
 8004846:	0005      	movs	r5, r0
      Sx_Board_SetXO( SET ); 
 8004848:	2001      	movs	r0, #1
 800484a:	f7fc ffd5 	bl	80017f8 <CMWX1ZZABZ0XX_RADIO_SetXO>
        Sx_Board_SetAntSw( RFSW_RFO_HP );
 800484e:	2003      	movs	r0, #3
      if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8004850:	062d      	lsls	r5, r5, #24
 8004852:	d400      	bmi.n	8004856 <SX1276SetOpMode.part.0+0x42>
        Sx_Board_SetAntSw( RFSW_RFO_LP );
 8004854:	2002      	movs	r0, #2
 8004856:	f7fd f943 	bl	8001ae0 <CMWX1ZZABZ0XX_RADIO_SetAntSw>
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800485a:	2001      	movs	r0, #1
 800485c:	f7ff ff38 	bl	80046d0 <SX1276Read>
 8004860:	2307      	movs	r3, #7
 8004862:	4398      	bics	r0, r3
 8004864:	4304      	orrs	r4, r0
 8004866:	b2e1      	uxtb	r1, r4
 8004868:	e7e6      	b.n	8004838 <SX1276SetOpMode.part.0+0x24>
	...

0800486c <SX1276SetStby>:
{
 800486c:	b510      	push	{r4, lr}
    TimerStop( &RxTimeoutTimer );
 800486e:	4c09      	ldr	r4, [pc, #36]	@ (8004894 <SX1276SetStby+0x28>)
 8004870:	4809      	ldr	r0, [pc, #36]	@ (8004898 <SX1276SetStby+0x2c>)
 8004872:	f001 fbff 	bl	8006074 <UTIL_TIMER_Stop>
    TimerStop( &TxTimeoutTimer );
 8004876:	0020      	movs	r0, r4
 8004878:	301c      	adds	r0, #28
 800487a:	f001 fbfb 	bl	8006074 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutSyncWord );
 800487e:	4807      	ldr	r0, [pc, #28]	@ (800489c <SX1276SetStby+0x30>)
 8004880:	4c07      	ldr	r4, [pc, #28]	@ (80048a0 <SX1276SetStby+0x34>)
 8004882:	f001 fbf7 	bl	8006074 <UTIL_TIMER_Stop>
    if( opMode == RF_OPMODE_SLEEP )
 8004886:	2001      	movs	r0, #1
 8004888:	f7ff ffc4 	bl	8004814 <SX1276SetOpMode.part.0>
    SX1276.Settings.State = RF_IDLE;
 800488c:	2300      	movs	r3, #0
 800488e:	7123      	strb	r3, [r4, #4]
}
 8004890:	bd10      	pop	{r4, pc}
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	20000538 	.word	0x20000538
 8004898:	2000053c 	.word	0x2000053c
 800489c:	20000520 	.word	0x20000520
 80048a0:	200004b8 	.word	0x200004b8

080048a4 <SX1276SetRx>:
{
 80048a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    TimerStop( &TxTimeoutTimer );
 80048a6:	4b7a      	ldr	r3, [pc, #488]	@ (8004a90 <SX1276SetRx+0x1ec>)
{
 80048a8:	0007      	movs	r7, r0
    TimerStop( &TxTimeoutTimer );
 80048aa:	487a      	ldr	r0, [pc, #488]	@ (8004a94 <SX1276SetRx+0x1f0>)
 80048ac:	9301      	str	r3, [sp, #4]
 80048ae:	f001 fbe1 	bl	8006074 <UTIL_TIMER_Stop>
    switch( SX1276.Settings.Modem )
 80048b2:	4c79      	ldr	r4, [pc, #484]	@ (8004a98 <SX1276SetRx+0x1f4>)
 80048b4:	7965      	ldrb	r5, [r4, #5]
 80048b6:	2d00      	cmp	r5, #0
 80048b8:	d02f      	beq.n	800491a <SX1276SetRx+0x76>
 80048ba:	2600      	movs	r6, #0
 80048bc:	2d01      	cmp	r5, #1
 80048be:	d151      	bne.n	8004964 <SX1276SetRx+0xc0>
            if( SX1276.Settings.LoRa.IqInverted == true )
 80048c0:	0023      	movs	r3, r4
 80048c2:	3355      	adds	r3, #85	@ 0x55
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	2641      	movs	r6, #65	@ 0x41
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80048c8:	2033      	movs	r0, #51	@ 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d100      	bne.n	80048d0 <SX1276SetRx+0x2c>
 80048ce:	e06f      	b.n	80049b0 <SX1276SetRx+0x10c>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 80048d0:	f7ff fefe 	bl	80046d0 <SX1276Read>
 80048d4:	4330      	orrs	r0, r6
 80048d6:	b2c1      	uxtb	r1, r0
 80048d8:	2033      	movs	r0, #51	@ 0x33
 80048da:	f7ff feae 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 80048de:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80048e0:	203b      	movs	r0, #59	@ 0x3b
 80048e2:	f7ff feaa 	bl	800463a <SX1276Write>
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 80048e6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 80048e8:	2031      	movs	r0, #49	@ 0x31
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d900      	bls.n	80048f0 <SX1276SetRx+0x4c>
 80048ee:	e0b7      	b.n	8004a60 <SX1276SetRx+0x1bc>
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 80048f0:	f7ff feee 	bl	80046d0 <SX1276Read>
 80048f4:	217f      	movs	r1, #127	@ 0x7f
 80048f6:	4001      	ands	r1, r0
 80048f8:	2031      	movs	r0, #49	@ 0x31
 80048fa:	f7ff fe9e 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_IFFREQ2, 0x00 );
 80048fe:	2030      	movs	r0, #48	@ 0x30
 8004900:	2100      	movs	r1, #0
 8004902:	f7ff fe9a 	bl	800463a <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 8004906:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8004908:	2808      	cmp	r0, #8
 800490a:	d864      	bhi.n	80049d6 <SX1276SetRx+0x132>
 800490c:	f7fb fc04 	bl	8000118 <__gnu_thumb1_case_uqi>
 8004910:	8e87805a 	.word	0x8e87805a
 8004914:	a3a39c95 	.word	0xa3a39c95
 8004918:	a3          	.byte	0xa3
 8004919:	00          	.byte	0x00
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 800491a:	1de3      	adds	r3, r4, #7
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800491c:	2040      	movs	r0, #64	@ 0x40
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 800491e:	7fde      	ldrb	r6, [r3, #31]
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8004920:	f7ff fed6 	bl	80046d0 <SX1276Read>
 8004924:	2303      	movs	r3, #3
 8004926:	210c      	movs	r1, #12
 8004928:	4018      	ands	r0, r3
 800492a:	4301      	orrs	r1, r0
 800492c:	2040      	movs	r0, #64	@ 0x40
 800492e:	f7ff fe84 	bl	800463a <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8004932:	2041      	movs	r0, #65	@ 0x41
 8004934:	f7ff fecc 	bl	80046d0 <SX1276Read>
 8004938:	213f      	movs	r1, #63	@ 0x3f
 800493a:	4249      	negs	r1, r1
 800493c:	4301      	orrs	r1, r0
 800493e:	b2c9      	uxtb	r1, r1
 8004940:	2041      	movs	r0, #65	@ 0x41
 8004942:	f7ff fe7a 	bl	800463a <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 8004946:	2035      	movs	r0, #53	@ 0x35
 8004948:	f7ff fec2 	bl	80046d0 <SX1276Read>
 800494c:	233f      	movs	r3, #63	@ 0x3f
 800494e:	4018      	ands	r0, r3
 8004950:	0023      	movs	r3, r4
 8004952:	333e      	adds	r3, #62	@ 0x3e
 8004954:	7018      	strb	r0, [r3, #0]
            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8004956:	211e      	movs	r1, #30
 8004958:	200d      	movs	r0, #13
 800495a:	f7ff fe6e 	bl	800463a <SX1276Write>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800495e:	8625      	strh	r5, [r4, #48]	@ 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8004960:	87a5      	strh	r5, [r4, #60]	@ 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 8004962:	8765      	strh	r5, [r4, #58]	@ 0x3a
    memset( RxTxBuffer, 0, ( size_t )RX_TX_BUFFER_SIZE );
 8004964:	2280      	movs	r2, #128	@ 0x80
 8004966:	2100      	movs	r1, #0
 8004968:	484c      	ldr	r0, [pc, #304]	@ (8004a9c <SX1276SetRx+0x1f8>)
 800496a:	0052      	lsls	r2, r2, #1
 800496c:	f001 fdea 	bl	8006544 <memset>
    SX1276.Settings.State = RF_RX_RUNNING;
 8004970:	2301      	movs	r3, #1
 8004972:	7123      	strb	r3, [r4, #4]
    if( timeout != 0 )
 8004974:	2f00      	cmp	r7, #0
 8004976:	d008      	beq.n	800498a <SX1276SetRx+0xe6>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8004978:	9d01      	ldr	r5, [sp, #4]
 800497a:	0039      	movs	r1, r7
 800497c:	3504      	adds	r5, #4
 800497e:	0028      	movs	r0, r5
 8004980:	f001 fc0a 	bl	8006198 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8004984:	0028      	movs	r0, r5
 8004986:	f001 fbc9 	bl	800611c <UTIL_TIMER_Start>
    if( SX1276.Settings.Modem == MODEM_FSK )
 800498a:	7963      	ldrb	r3, [r4, #5]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d000      	beq.n	8004992 <SX1276SetRx+0xee>
 8004990:	e077      	b.n	8004a82 <SX1276SetRx+0x1de>
    if( opMode == RF_OPMODE_SLEEP )
 8004992:	2005      	movs	r0, #5
 8004994:	f7ff ff3e 	bl	8004814 <SX1276SetOpMode.part.0>
        if( rxContinuous == false )
 8004998:	2e00      	cmp	r6, #0
 800499a:	d108      	bne.n	80049ae <SX1276SetRx+0x10a>
            TimerSetValue( &RxTimeoutSyncWord, SX1276.Settings.Fsk.RxSingleTimeout );
 800499c:	0025      	movs	r5, r4
 800499e:	3568      	adds	r5, #104	@ 0x68
 80049a0:	0028      	movs	r0, r5
 80049a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80049a4:	f001 fbf8 	bl	8006198 <UTIL_TIMER_SetPeriod>
            TimerStart( &RxTimeoutSyncWord );
 80049a8:	0028      	movs	r0, r5
 80049aa:	f001 fbb7 	bl	800611c <UTIL_TIMER_Start>
}
 80049ae:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80049b0:	f7ff fe8e 	bl	80046d0 <SX1276Read>
 80049b4:	43b0      	bics	r0, r6
 80049b6:	4305      	orrs	r5, r0
 80049b8:	b2e9      	uxtb	r1, r5
 80049ba:	2033      	movs	r0, #51	@ 0x33
 80049bc:	f7ff fe3d 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80049c0:	211d      	movs	r1, #29
 80049c2:	e78d      	b.n	80048e0 <SX1276SetRx+0x3c>
                    SX1276Write( REG_LR_IFFREQ1, 0x48 );
 80049c4:	202f      	movs	r0, #47	@ 0x2f
 80049c6:	2148      	movs	r1, #72	@ 0x48
 80049c8:	f7ff fe37 	bl	800463a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 80049cc:	68a0      	ldr	r0, [r4, #8]
 80049ce:	4b34      	ldr	r3, [pc, #208]	@ (8004aa0 <SX1276SetRx+0x1fc>)
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 80049d0:	18c0      	adds	r0, r0, r3
 80049d2:	f7ff fe3b 	bl	800464c <SX1276SetChannel>
            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 80049d6:	0023      	movs	r3, r4
 80049d8:	3356      	adds	r3, #86	@ 0x56
 80049da:	781e      	ldrb	r6, [r3, #0]
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80049dc:	0023      	movs	r3, r4
 80049de:	3353      	adds	r3, #83	@ 0x53
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d044      	beq.n	8004a70 <SX1276SetRx+0x1cc>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80049e6:	211d      	movs	r1, #29
 80049e8:	2011      	movs	r0, #17
 80049ea:	f7ff fe26 	bl	800463a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 80049ee:	2040      	movs	r0, #64	@ 0x40
 80049f0:	f7ff fe6e 	bl	80046d0 <SX1276Read>
 80049f4:	2133      	movs	r1, #51	@ 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 80049f6:	4001      	ands	r1, r0
 80049f8:	2040      	movs	r0, #64	@ 0x40
 80049fa:	f7ff fe1e 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 80049fe:	2100      	movs	r1, #0
 8004a00:	200f      	movs	r0, #15
 8004a02:	f7ff fe1a 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 8004a06:	2100      	movs	r1, #0
 8004a08:	200d      	movs	r0, #13
 8004a0a:	f7ff fe16 	bl	800463a <SX1276Write>
        break;
 8004a0e:	e7a9      	b.n	8004964 <SX1276SetRx+0xc0>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8004a10:	202f      	movs	r0, #47	@ 0x2f
 8004a12:	2144      	movs	r1, #68	@ 0x44
 8004a14:	f7ff fe11 	bl	800463a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 8004a18:	68a0      	ldr	r0, [r4, #8]
 8004a1a:	4b22      	ldr	r3, [pc, #136]	@ (8004aa4 <SX1276SetRx+0x200>)
 8004a1c:	e7d8      	b.n	80049d0 <SX1276SetRx+0x12c>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8004a1e:	202f      	movs	r0, #47	@ 0x2f
 8004a20:	2144      	movs	r1, #68	@ 0x44
 8004a22:	f7ff fe0a 	bl	800463a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 8004a26:	68a0      	ldr	r0, [r4, #8]
 8004a28:	4b1f      	ldr	r3, [pc, #124]	@ (8004aa8 <SX1276SetRx+0x204>)
 8004a2a:	e7d1      	b.n	80049d0 <SX1276SetRx+0x12c>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8004a2c:	202f      	movs	r0, #47	@ 0x2f
 8004a2e:	2144      	movs	r1, #68	@ 0x44
 8004a30:	f7ff fe03 	bl	800463a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8004a34:	68a0      	ldr	r0, [r4, #8]
 8004a36:	4b1d      	ldr	r3, [pc, #116]	@ (8004aac <SX1276SetRx+0x208>)
 8004a38:	e7ca      	b.n	80049d0 <SX1276SetRx+0x12c>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8004a3a:	202f      	movs	r0, #47	@ 0x2f
 8004a3c:	2144      	movs	r1, #68	@ 0x44
 8004a3e:	f7ff fdfc 	bl	800463a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 8004a42:	68a0      	ldr	r0, [r4, #8]
 8004a44:	4b1a      	ldr	r3, [pc, #104]	@ (8004ab0 <SX1276SetRx+0x20c>)
 8004a46:	e7c3      	b.n	80049d0 <SX1276SetRx+0x12c>
                    SX1276Write( REG_LR_IFFREQ1, 0x44 );
 8004a48:	202f      	movs	r0, #47	@ 0x2f
 8004a4a:	2144      	movs	r1, #68	@ 0x44
 8004a4c:	f7ff fdf5 	bl	800463a <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8004a50:	68a0      	ldr	r0, [r4, #8]
 8004a52:	4b18      	ldr	r3, [pc, #96]	@ (8004ab4 <SX1276SetRx+0x210>)
 8004a54:	e7bc      	b.n	80049d0 <SX1276SetRx+0x12c>
                    SX1276Write( REG_LR_IFFREQ1, 0x40 );
 8004a56:	2140      	movs	r1, #64	@ 0x40
 8004a58:	202f      	movs	r0, #47	@ 0x2f
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8004a5a:	f7ff fdee 	bl	800463a <SX1276Write>
 8004a5e:	e7ba      	b.n	80049d6 <SX1276SetRx+0x132>
 8004a60:	f7ff fe36 	bl	80046d0 <SX1276Read>
 8004a64:	2180      	movs	r1, #128	@ 0x80
 8004a66:	4249      	negs	r1, r1
 8004a68:	4301      	orrs	r1, r0
 8004a6a:	b2c9      	uxtb	r1, r1
 8004a6c:	2031      	movs	r0, #49	@ 0x31
 8004a6e:	e7f4      	b.n	8004a5a <SX1276SetRx+0x1b6>
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8004a70:	211f      	movs	r1, #31
 8004a72:	2011      	movs	r0, #17
 8004a74:	f7ff fde1 	bl	800463a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8004a78:	2040      	movs	r0, #64	@ 0x40
 8004a7a:	f7ff fe29 	bl	80046d0 <SX1276Read>
 8004a7e:	213f      	movs	r1, #63	@ 0x3f
 8004a80:	e7b9      	b.n	80049f6 <SX1276SetRx+0x152>
        if( rxContinuous == true )
 8004a82:	2005      	movs	r0, #5
 8004a84:	2e00      	cmp	r6, #0
 8004a86:	d100      	bne.n	8004a8a <SX1276SetRx+0x1e6>
    if( opMode == RF_OPMODE_SLEEP )
 8004a88:	2006      	movs	r0, #6
 8004a8a:	f7ff fec3 	bl	8004814 <SX1276SetOpMode.part.0>
}
 8004a8e:	e78e      	b.n	80049ae <SX1276SetRx+0x10a>
 8004a90:	20000538 	.word	0x20000538
 8004a94:	20000554 	.word	0x20000554
 8004a98:	200004b8 	.word	0x200004b8
 8004a9c:	2000056c 	.word	0x2000056c
 8004aa0:	00001e82 	.word	0x00001e82
 8004aa4:	000028b4 	.word	0x000028b4
 8004aa8:	00003d04 	.word	0x00003d04
 8004aac:	0000515e 	.word	0x0000515e
 8004ab0:	00007a12 	.word	0x00007a12
 8004ab4:	0000a2c6 	.word	0x0000a2c6

08004ab8 <SX1276StartCad>:
{
 8004ab8:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.Modem )
 8004aba:	4c0b      	ldr	r4, [pc, #44]	@ (8004ae8 <SX1276StartCad+0x30>)
 8004abc:	7963      	ldrb	r3, [r4, #5]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d110      	bne.n	8004ae4 <SX1276StartCad+0x2c>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8004ac2:	21fa      	movs	r1, #250	@ 0xfa
 8004ac4:	2011      	movs	r0, #17
 8004ac6:	f7ff fdb8 	bl	800463a <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 8004aca:	2040      	movs	r0, #64	@ 0x40
 8004acc:	f7ff fe00 	bl	80046d0 <SX1276Read>
 8004ad0:	2503      	movs	r5, #3
 8004ad2:	43a8      	bics	r0, r5
 8004ad4:	b2c1      	uxtb	r1, r0
 8004ad6:	2040      	movs	r0, #64	@ 0x40
 8004ad8:	f7ff fdaf 	bl	800463a <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8004adc:	2007      	movs	r0, #7
 8004ade:	7125      	strb	r5, [r4, #4]
    if( opMode == RF_OPMODE_SLEEP )
 8004ae0:	f7ff fe98 	bl	8004814 <SX1276SetOpMode.part.0>
}
 8004ae4:	bd70      	pop	{r4, r5, r6, pc}
 8004ae6:	46c0      	nop			@ (mov r8, r8)
 8004ae8:	200004b8 	.word	0x200004b8

08004aec <SX1276ReadRssi>:
{
 8004aec:	b510      	push	{r4, lr}
    switch( modem )
 8004aee:	2800      	cmp	r0, #0
 8004af0:	d004      	beq.n	8004afc <SX1276ReadRssi+0x10>
 8004af2:	2801      	cmp	r0, #1
 8004af4:	d00a      	beq.n	8004b0c <SX1276ReadRssi+0x20>
 8004af6:	2001      	movs	r0, #1
 8004af8:	4240      	negs	r0, r0
}
 8004afa:	bd10      	pop	{r4, pc}
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 8004afc:	2011      	movs	r0, #17
 8004afe:	f7ff fde7 	bl	80046d0 <SX1276Read>
 8004b02:	0840      	lsrs	r0, r0, #1
 8004b04:	b2c0      	uxtb	r0, r0
 8004b06:	4240      	negs	r0, r0
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8004b08:	b200      	sxth	r0, r0
 8004b0a:	e7f6      	b.n	8004afa <SX1276ReadRssi+0xe>
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8004b0c:	4b06      	ldr	r3, [pc, #24]	@ (8004b28 <SX1276ReadRssi+0x3c>)
 8004b0e:	4a07      	ldr	r2, [pc, #28]	@ (8004b2c <SX1276ReadRssi+0x40>)
 8004b10:	689b      	ldr	r3, [r3, #8]
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8004b12:	201b      	movs	r0, #27
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d903      	bls.n	8004b20 <SX1276ReadRssi+0x34>
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 8004b18:	f7ff fdda 	bl	80046d0 <SX1276Read>
 8004b1c:	389d      	subs	r0, #157	@ 0x9d
 8004b1e:	e7f3      	b.n	8004b08 <SX1276ReadRssi+0x1c>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 8004b20:	f7ff fdd6 	bl	80046d0 <SX1276Read>
 8004b24:	38a4      	subs	r0, #164	@ 0xa4
 8004b26:	e7ef      	b.n	8004b08 <SX1276ReadRssi+0x1c>
 8004b28:	200004b8 	.word	0x200004b8
 8004b2c:	1f4add40 	.word	0x1f4add40

08004b30 <SX1276SetOpMode.constprop.0>:
static void SX1276SetOpMode( uint8_t opMode )
 8004b30:	b510      	push	{r4, lr}
      SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8004b32:	2001      	movs	r0, #1
 8004b34:	f7ff fdcc 	bl	80046d0 <SX1276Read>
 8004b38:	21f8      	movs	r1, #248	@ 0xf8
 8004b3a:	4001      	ands	r1, r0
 8004b3c:	2001      	movs	r0, #1
 8004b3e:	f7ff fd7c 	bl	800463a <SX1276Write>
      Sx_Board_SetAntSw( RFSW_OFF );
 8004b42:	2000      	movs	r0, #0
 8004b44:	f7fc ffcc 	bl	8001ae0 <CMWX1ZZABZ0XX_RADIO_SetAntSw>
      Sx_Board_SetXO( RESET ); 
 8004b48:	2000      	movs	r0, #0
 8004b4a:	f7fc fe55 	bl	80017f8 <CMWX1ZZABZ0XX_RADIO_SetXO>
}
 8004b4e:	bd10      	pop	{r4, pc}

08004b50 <SX1276SetModem>:
{
 8004b50:	b510      	push	{r4, lr}
 8004b52:	0004      	movs	r4, r0
    if( ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8004b54:	2001      	movs	r0, #1
 8004b56:	f7ff fdbb 	bl	80046d0 <SX1276Read>
 8004b5a:	b2c0      	uxtb	r0, r0
 8004b5c:	4b16      	ldr	r3, [pc, #88]	@ (8004bb8 <SX1276SetModem+0x68>)
 8004b5e:	09c0      	lsrs	r0, r0, #7
    if( SX1276.Settings.Modem == modem )
 8004b60:	42a0      	cmp	r0, r4
 8004b62:	d101      	bne.n	8004b68 <SX1276SetModem+0x18>
 8004b64:	7158      	strb	r0, [r3, #5]
}
 8004b66:	bd10      	pop	{r4, pc}
    SX1276.Settings.Modem = modem;
 8004b68:	715c      	strb	r4, [r3, #5]
    switch( SX1276.Settings.Modem )
 8004b6a:	2c01      	cmp	r4, #1
 8004b6c:	d012      	beq.n	8004b94 <SX1276SetModem+0x44>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8004b6e:	f7ff ffdf 	bl	8004b30 <SX1276SetOpMode.constprop.0>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 8004b72:	2001      	movs	r0, #1
 8004b74:	f7ff fdac 	bl	80046d0 <SX1276Read>
 8004b78:	217f      	movs	r1, #127	@ 0x7f
 8004b7a:	4001      	ands	r1, r0
 8004b7c:	2001      	movs	r0, #1
 8004b7e:	f7ff fd5c 	bl	800463a <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8004b82:	2100      	movs	r1, #0
 8004b84:	2040      	movs	r0, #64	@ 0x40
 8004b86:	f7ff fd58 	bl	800463a <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8004b8a:	2130      	movs	r1, #48	@ 0x30
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8004b8c:	2041      	movs	r0, #65	@ 0x41
 8004b8e:	f7ff fd54 	bl	800463a <SX1276Write>
        break;
 8004b92:	e7e8      	b.n	8004b66 <SX1276SetModem+0x16>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8004b94:	f7ff ffcc 	bl	8004b30 <SX1276SetOpMode.constprop.0>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8004b98:	0020      	movs	r0, r4
 8004b9a:	f7ff fd99 	bl	80046d0 <SX1276Read>
 8004b9e:	2180      	movs	r1, #128	@ 0x80
 8004ba0:	4249      	negs	r1, r1
 8004ba2:	4301      	orrs	r1, r0
 8004ba4:	b2c9      	uxtb	r1, r1
 8004ba6:	0020      	movs	r0, r4
 8004ba8:	f7ff fd47 	bl	800463a <SX1276Write>
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8004bac:	2100      	movs	r1, #0
 8004bae:	2040      	movs	r0, #64	@ 0x40
 8004bb0:	f7ff fd43 	bl	800463a <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	e7e9      	b.n	8004b8c <SX1276SetModem+0x3c>
 8004bb8:	200004b8 	.word	0x200004b8

08004bbc <SX1276SetMaxPayloadLength>:
{
 8004bbc:	b570      	push	{r4, r5, r6, lr}
 8004bbe:	0004      	movs	r4, r0
 8004bc0:	000d      	movs	r5, r1
    SX1276SetModem( modem );
 8004bc2:	f7ff ffc5 	bl	8004b50 <SX1276SetModem>
    switch( modem )
 8004bc6:	2c00      	cmp	r4, #0
 8004bc8:	d002      	beq.n	8004bd0 <SX1276SetMaxPayloadLength+0x14>
 8004bca:	2c01      	cmp	r4, #1
 8004bcc:	d009      	beq.n	8004be2 <SX1276SetMaxPayloadLength+0x26>
}
 8004bce:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Fsk.FixLen == false )
 8004bd0:	4b05      	ldr	r3, [pc, #20]	@ (8004be8 <SX1276SetMaxPayloadLength+0x2c>)
 8004bd2:	7fdb      	ldrb	r3, [r3, #31]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1fa      	bne.n	8004bce <SX1276SetMaxPayloadLength+0x12>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8004bd8:	0029      	movs	r1, r5
 8004bda:	2032      	movs	r0, #50	@ 0x32
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8004bdc:	f7ff fd2d 	bl	800463a <SX1276Write>
}
 8004be0:	e7f5      	b.n	8004bce <SX1276SetMaxPayloadLength+0x12>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8004be2:	0029      	movs	r1, r5
 8004be4:	2023      	movs	r0, #35	@ 0x23
 8004be6:	e7f9      	b.n	8004bdc <SX1276SetMaxPayloadLength+0x20>
 8004be8:	200004bb 	.word	0x200004bb

08004bec <SX1276SetPublicNetwork>:
{
 8004bec:	b510      	push	{r4, lr}
 8004bee:	0004      	movs	r4, r0
    SX1276SetModem( MODEM_LORA );
 8004bf0:	2001      	movs	r0, #1
 8004bf2:	f7ff ffad 	bl	8004b50 <SX1276SetModem>
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8004bf6:	4b05      	ldr	r3, [pc, #20]	@ (8004c0c <SX1276SetPublicNetwork+0x20>)
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 8004bf8:	2134      	movs	r1, #52	@ 0x34
    SX1276.Settings.LoRa.PublicNetwork = enable;
 8004bfa:	701c      	strb	r4, [r3, #0]
    if( enable == true )
 8004bfc:	2c00      	cmp	r4, #0
 8004bfe:	d100      	bne.n	8004c02 <SX1276SetPublicNetwork+0x16>
        SX1276Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8004c00:	2112      	movs	r1, #18
 8004c02:	2039      	movs	r0, #57	@ 0x39
 8004c04:	f7ff fd19 	bl	800463a <SX1276Write>
}
 8004c08:	bd10      	pop	{r4, pc}
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	20000514 	.word	0x20000514

08004c10 <SX1276SetRxConfig>:
{
 8004c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c12:	b08b      	sub	sp, #44	@ 0x2c
 8004c14:	9305      	str	r3, [sp, #20]
 8004c16:	ab10      	add	r3, sp, #64	@ 0x40
 8004c18:	cb80      	ldmia	r3!, {r7}
 8004c1a:	0014      	movs	r4, r2
 8004c1c:	881b      	ldrh	r3, [r3, #0]
 8004c1e:	aa0a      	add	r2, sp, #40	@ 0x28
 8004c20:	9300      	str	r3, [sp, #0]
 8004c22:	ab12      	add	r3, sp, #72	@ 0x48
 8004c24:	881b      	ldrh	r3, [r3, #0]
 8004c26:	0005      	movs	r5, r0
 8004c28:	9304      	str	r3, [sp, #16]
 8004c2a:	ab13      	add	r3, sp, #76	@ 0x4c
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	000e      	movs	r6, r1
 8004c30:	9301      	str	r3, [sp, #4]
 8004c32:	ab14      	add	r3, sp, #80	@ 0x50
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	9302      	str	r3, [sp, #8]
 8004c38:	ab15      	add	r3, sp, #84	@ 0x54
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	9303      	str	r3, [sp, #12]
 8004c3e:	ab16      	add	r3, sp, #88	@ 0x58
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	9308      	str	r3, [sp, #32]
 8004c44:	ab17      	add	r3, sp, #92	@ 0x5c
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c4a:	2319      	movs	r3, #25
 8004c4c:	189b      	adds	r3, r3, r2
 8004c4e:	7fdb      	ldrb	r3, [r3, #31]
 8004c50:	9306      	str	r3, [sp, #24]
 8004c52:	231d      	movs	r3, #29
 8004c54:	189b      	adds	r3, r3, r2
 8004c56:	7fdb      	ldrb	r3, [r3, #31]
 8004c58:	9307      	str	r3, [sp, #28]
    SX1276SetModem( modem );
 8004c5a:	f7ff ff79 	bl	8004b50 <SX1276SetModem>
    switch( modem )
 8004c5e:	2d00      	cmp	r5, #0
 8004c60:	d003      	beq.n	8004c6a <SX1276SetRxConfig+0x5a>
 8004c62:	2d01      	cmp	r5, #1
 8004c64:	d067      	beq.n	8004d36 <SX1276SetRxConfig+0x126>
}
 8004c66:	b00b      	add	sp, #44	@ 0x2c
 8004c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8004c6a:	20fa      	movs	r0, #250	@ 0xfa
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8004c6c:	4d9a      	ldr	r5, [pc, #616]	@ (8004ed8 <SX1276SetRxConfig+0x2c8>)
            SX1276.Settings.Fsk.FixLen = fixLen;
 8004c6e:	9a01      	ldr	r2, [sp, #4]
 8004c70:	1ceb      	adds	r3, r5, #3
 8004c72:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 8004c74:	9a02      	ldr	r2, [sp, #8]
 8004c76:	1d2b      	adds	r3, r5, #4
 8004c78:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8004c7a:	9a03      	ldr	r2, [sp, #12]
 8004c7c:	1d6b      	adds	r3, r5, #5
 8004c7e:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8004c80:	9a06      	ldr	r2, [sp, #24]
 8004c82:	1dab      	adds	r3, r5, #6
 8004c84:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 8004c86:	9a07      	ldr	r2, [sp, #28]
 8004c88:	1deb      	adds	r3, r5, #7
 8004c8a:	77da      	strb	r2, [r3, #31]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8004c8c:	9b00      	ldr	r3, [sp, #0]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8004c8e:	0140      	lsls	r0, r0, #5
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8004c90:	842b      	strh	r3, [r5, #32]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8004c92:	9b04      	ldr	r3, [sp, #16]
 8004c94:	0021      	movs	r1, r4
 8004c96:	4358      	muls	r0, r3
            SX1276.Settings.Fsk.Datarate = datarate;
 8004c98:	61ec      	str	r4, [r5, #28]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8004c9a:	616e      	str	r6, [r5, #20]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8004c9c:	61af      	str	r7, [r5, #24]
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8004c9e:	f7fb fa4f 	bl	8000140 <__udivsi3>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8004ca2:	0021      	movs	r1, r4
            SX1276.Settings.Fsk.RxSingleTimeout = ( uint32_t )symbTimeout * 8000UL / datarate;
 8004ca4:	62e8      	str	r0, [r5, #44]	@ 0x2c
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 8004ca6:	488d      	ldr	r0, [pc, #564]	@ (8004edc <SX1276SetRxConfig+0x2cc>)
 8004ca8:	f7fb fa4a 	bl	8000140 <__udivsi3>
 8004cac:	0004      	movs	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8004cae:	0a01      	lsrs	r1, r0, #8
 8004cb0:	b2c9      	uxtb	r1, r1
 8004cb2:	2002      	movs	r0, #2
 8004cb4:	f7ff fcc1 	bl	800463a <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 8004cb8:	b2e1      	uxtb	r1, r4
 8004cba:	2003      	movs	r0, #3
 8004cbc:	f7ff fcbd 	bl	800463a <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8004cc0:	0030      	movs	r0, r6
 8004cc2:	f7ff fc11 	bl	80044e8 <GetFskBandwidthRegValue>
 8004cc6:	0001      	movs	r1, r0
 8004cc8:	2012      	movs	r0, #18
 8004cca:	f7ff fcb6 	bl	800463a <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8004cce:	0038      	movs	r0, r7
 8004cd0:	f7ff fc0a 	bl	80044e8 <GetFskBandwidthRegValue>
 8004cd4:	0001      	movs	r1, r0
 8004cd6:	2013      	movs	r0, #19
 8004cd8:	f7ff fcaf 	bl	800463a <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8004cdc:	9b00      	ldr	r3, [sp, #0]
 8004cde:	2025      	movs	r0, #37	@ 0x25
 8004ce0:	0a19      	lsrs	r1, r3, #8
 8004ce2:	f7ff fcaa 	bl	800463a <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8004ce6:	466b      	mov	r3, sp
 8004ce8:	2026      	movs	r0, #38	@ 0x26
 8004cea:	7819      	ldrb	r1, [r3, #0]
 8004cec:	f7ff fca5 	bl	800463a <SX1276Write>
            if( fixLen == 1 )
 8004cf0:	9b01      	ldr	r3, [sp, #4]
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 8004cf2:	9902      	ldr	r1, [sp, #8]
            if( fixLen == 1 )
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d100      	bne.n	8004cfa <SX1276SetRxConfig+0xea>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 8004cf8:	21ff      	movs	r1, #255	@ 0xff
 8004cfa:	2032      	movs	r0, #50	@ 0x32
 8004cfc:	f7ff fc9d 	bl	800463a <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8004d00:	2030      	movs	r0, #48	@ 0x30
 8004d02:	f7ff fce5 	bl	80046d0 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8004d06:	2101      	movs	r1, #1
 8004d08:	9b01      	ldr	r3, [sp, #4]
 8004d0a:	4059      	eors	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8004d0c:	9b03      	ldr	r3, [sp, #12]
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8004d0e:	01c9      	lsls	r1, r1, #7
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8004d10:	011b      	lsls	r3, r3, #4
            SX1276Write( REG_PACKETCONFIG1,
 8004d12:	4319      	orrs	r1, r3
 8004d14:	236f      	movs	r3, #111	@ 0x6f
 8004d16:	4018      	ands	r0, r3
 8004d18:	4301      	orrs	r1, r0
 8004d1a:	b2c9      	uxtb	r1, r1
 8004d1c:	2030      	movs	r0, #48	@ 0x30
 8004d1e:	f7ff fc8c 	bl	800463a <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8004d22:	2031      	movs	r0, #49	@ 0x31
 8004d24:	f7ff fcd4 	bl	80046d0 <SX1276Read>
 8004d28:	2140      	movs	r1, #64	@ 0x40
 8004d2a:	4301      	orrs	r1, r0
 8004d2c:	2031      	movs	r0, #49	@ 0x31
 8004d2e:	b2c9      	uxtb	r1, r1
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8004d30:	f7ff fc83 	bl	800463a <SX1276Write>
}
 8004d34:	e797      	b.n	8004c66 <SX1276SetRxConfig+0x56>
            if( bandwidth > 2 )
 8004d36:	2e02      	cmp	r6, #2
 8004d38:	d900      	bls.n	8004d3c <SX1276SetRxConfig+0x12c>
                while( 1 );
 8004d3a:	e7fe      	b.n	8004d3a <SX1276SetRxConfig+0x12a>
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8004d3c:	4b66      	ldr	r3, [pc, #408]	@ (8004ed8 <SX1276SetRxConfig+0x2c8>)
            SX1276.Settings.LoRa.Coderate = coderate;
 8004d3e:	9905      	ldr	r1, [sp, #20]
 8004d40:	001a      	movs	r2, r3
 8004d42:	324d      	adds	r2, #77	@ 0x4d
 8004d44:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8004d46:	001a      	movs	r2, r3
 8004d48:	9900      	ldr	r1, [sp, #0]
 8004d4a:	324e      	adds	r2, #78	@ 0x4e
 8004d4c:	8011      	strh	r1, [r2, #0]
            SX1276.Settings.LoRa.FixLen = fixLen;
 8004d4e:	001a      	movs	r2, r3
 8004d50:	9901      	ldr	r1, [sp, #4]
 8004d52:	3250      	adds	r2, #80	@ 0x50
 8004d54:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 8004d56:	001a      	movs	r2, r3
 8004d58:	9902      	ldr	r1, [sp, #8]
 8004d5a:	3251      	adds	r2, #81	@ 0x51
 8004d5c:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8004d5e:	001a      	movs	r2, r3
 8004d60:	9903      	ldr	r1, [sp, #12]
 8004d62:	3252      	adds	r2, #82	@ 0x52
 8004d64:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8004d66:	001a      	movs	r2, r3
 8004d68:	9908      	ldr	r1, [sp, #32]
 8004d6a:	3253      	adds	r2, #83	@ 0x53
 8004d6c:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8004d6e:	001a      	movs	r2, r3
 8004d70:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004d72:	3254      	adds	r2, #84	@ 0x54
 8004d74:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8004d76:	001a      	movs	r2, r3
 8004d78:	9906      	ldr	r1, [sp, #24]
 8004d7a:	3255      	adds	r2, #85	@ 0x55
            bandwidth += 7;
 8004d7c:	1df7      	adds	r7, r6, #7
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8004d7e:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8004d80:	9a07      	ldr	r2, [sp, #28]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8004d82:	645f      	str	r7, [r3, #68]	@ 0x44
            SX1276.Settings.LoRa.Datarate = datarate;
 8004d84:	649c      	str	r4, [r3, #72]	@ 0x48
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8004d86:	3356      	adds	r3, #86	@ 0x56
            else if( datarate < 6 )
 8004d88:	0025      	movs	r5, r4
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 8004d8a:	701a      	strb	r2, [r3, #0]
            else if( datarate < 6 )
 8004d8c:	2c06      	cmp	r4, #6
 8004d8e:	d300      	bcc.n	8004d92 <SX1276SetRxConfig+0x182>
 8004d90:	e082      	b.n	8004e98 <SX1276SetRxConfig+0x288>
 8004d92:	2506      	movs	r5, #6
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8004d94:	2f07      	cmp	r7, #7
 8004d96:	d000      	beq.n	8004d9a <SX1276SetRxConfig+0x18a>
 8004d98:	e083      	b.n	8004ea2 <SX1276SetRxConfig+0x292>
 8004d9a:	002a      	movs	r2, r5
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	2101      	movs	r1, #1
 8004da0:	3a0b      	subs	r2, #11
 8004da2:	4291      	cmp	r1, r2
 8004da4:	415b      	adcs	r3, r3
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	4a4d      	ldr	r2, [pc, #308]	@ (8004ee0 <SX1276SetRxConfig+0x2d0>)
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8004daa:	201d      	movs	r0, #29
 8004dac:	7013      	strb	r3, [r2, #0]
            SX1276Write( REG_LR_MODEMCONFIG1,
 8004dae:	9206      	str	r2, [sp, #24]
 8004db0:	4e49      	ldr	r6, [pc, #292]	@ (8004ed8 <SX1276SetRxConfig+0x2c8>)
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8004db2:	f7ff fc8d 	bl	80046d0 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8004db6:	9b05      	ldr	r3, [sp, #20]
            SX1276Write( REG_LR_MODEMCONFIG1,
 8004db8:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8004dba:	0059      	lsls	r1, r3, #1
 8004dbc:	9b01      	ldr	r3, [sp, #4]
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8004dbe:	012d      	lsls	r5, r5, #4
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8004dc0:	4319      	orrs	r1, r3
 8004dc2:	013b      	lsls	r3, r7, #4
 8004dc4:	4319      	orrs	r1, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8004dc6:	b2c9      	uxtb	r1, r1
 8004dc8:	f7ff fc37 	bl	800463a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8004dcc:	201e      	movs	r0, #30
 8004dce:	f7ff fc7f 	bl	80046d0 <SX1276Read>
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8004dd2:	9b04      	ldr	r3, [sp, #16]
 8004dd4:	0599      	lsls	r1, r3, #22
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8004dd6:	9b03      	ldr	r3, [sp, #12]
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 8004dd8:	0f89      	lsrs	r1, r1, #30
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8004dda:	009b      	lsls	r3, r3, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 8004ddc:	4319      	orrs	r1, r3
 8004dde:	4329      	orrs	r1, r5
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 8004de0:	2508      	movs	r5, #8
 8004de2:	4028      	ands	r0, r5
            SX1276Write( REG_LR_MODEMCONFIG2,
 8004de4:	4301      	orrs	r1, r0
 8004de6:	b2c9      	uxtb	r1, r1
 8004de8:	201e      	movs	r0, #30
 8004dea:	f7ff fc26 	bl	800463a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8004dee:	2026      	movs	r0, #38	@ 0x26
 8004df0:	f7ff fc6e 	bl	80046d0 <SX1276Read>
            SX1276Write( REG_LR_MODEMCONFIG3,
 8004df4:	9b06      	ldr	r3, [sp, #24]
 8004df6:	43a8      	bics	r0, r5
 8004df8:	7819      	ldrb	r1, [r3, #0]
 8004dfa:	00c9      	lsls	r1, r1, #3
 8004dfc:	4301      	orrs	r1, r0
 8004dfe:	b2c9      	uxtb	r1, r1
 8004e00:	2026      	movs	r0, #38	@ 0x26
 8004e02:	f7ff fc1a 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8004e06:	466b      	mov	r3, sp
 8004e08:	201f      	movs	r0, #31
 8004e0a:	7c19      	ldrb	r1, [r3, #16]
 8004e0c:	f7ff fc15 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8004e10:	9b00      	ldr	r3, [sp, #0]
 8004e12:	2020      	movs	r0, #32
 8004e14:	0a19      	lsrs	r1, r3, #8
 8004e16:	f7ff fc10 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8004e1a:	466b      	mov	r3, sp
 8004e1c:	2021      	movs	r0, #33	@ 0x21
 8004e1e:	7819      	ldrb	r1, [r3, #0]
 8004e20:	f7ff fc0b 	bl	800463a <SX1276Write>
            if( fixLen == 1 )
 8004e24:	9b01      	ldr	r3, [sp, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <SX1276SetRxConfig+0x222>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8004e2a:	2022      	movs	r0, #34	@ 0x22
 8004e2c:	9902      	ldr	r1, [sp, #8]
 8004e2e:	f7ff fc04 	bl	800463a <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8004e32:	0033      	movs	r3, r6
 8004e34:	3353      	adds	r3, #83	@ 0x53
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00f      	beq.n	8004e5c <SX1276SetRxConfig+0x24c>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8004e3c:	2044      	movs	r0, #68	@ 0x44
 8004e3e:	f7ff fc47 	bl	80046d0 <SX1276Read>
 8004e42:	2180      	movs	r1, #128	@ 0x80
 8004e44:	4249      	negs	r1, r1
 8004e46:	4301      	orrs	r1, r0
 8004e48:	b2c9      	uxtb	r1, r1
 8004e4a:	2044      	movs	r0, #68	@ 0x44
 8004e4c:	f7ff fbf5 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8004e50:	0033      	movs	r3, r6
 8004e52:	3354      	adds	r3, #84	@ 0x54
 8004e54:	2024      	movs	r0, #36	@ 0x24
 8004e56:	7819      	ldrb	r1, [r3, #0]
 8004e58:	f7ff fbef 	bl	800463a <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8004e5c:	2f09      	cmp	r7, #9
 8004e5e:	d12d      	bne.n	8004ebc <SX1276SetRxConfig+0x2ac>
 8004e60:	4b20      	ldr	r3, [pc, #128]	@ (8004ee4 <SX1276SetRxConfig+0x2d4>)
 8004e62:	68b2      	ldr	r2, [r6, #8]
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8004e64:	2102      	movs	r1, #2
 8004e66:	2036      	movs	r0, #54	@ 0x36
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d923      	bls.n	8004eb4 <SX1276SetRxConfig+0x2a4>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8004e6c:	f7ff fbe5 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x64 );
 8004e70:	2164      	movs	r1, #100	@ 0x64
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8004e72:	203a      	movs	r0, #58	@ 0x3a
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8004e74:	f7ff fbe1 	bl	800463a <SX1276Write>
            if( datarate == 6 )
 8004e78:	2507      	movs	r5, #7
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8004e7a:	2031      	movs	r0, #49	@ 0x31
            if( datarate == 6 )
 8004e7c:	2c06      	cmp	r4, #6
 8004e7e:	d820      	bhi.n	8004ec2 <SX1276SetRxConfig+0x2b2>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8004e80:	f7ff fc26 	bl	80046d0 <SX1276Read>
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8004e84:	2105      	movs	r1, #5
 8004e86:	43a8      	bics	r0, r5
 8004e88:	4301      	orrs	r1, r0
 8004e8a:	b2c9      	uxtb	r1, r1
 8004e8c:	2031      	movs	r0, #49	@ 0x31
 8004e8e:	f7ff fbd4 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8004e92:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8004e94:	2037      	movs	r0, #55	@ 0x37
 8004e96:	e74b      	b.n	8004d30 <SX1276SetRxConfig+0x120>
 8004e98:	2c0c      	cmp	r4, #12
 8004e9a:	d800      	bhi.n	8004e9e <SX1276SetRxConfig+0x28e>
 8004e9c:	e77a      	b.n	8004d94 <SX1276SetRxConfig+0x184>
 8004e9e:	250c      	movs	r5, #12
 8004ea0:	e778      	b.n	8004d94 <SX1276SetRxConfig+0x184>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8004ea2:	2300      	movs	r3, #0
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8004ea4:	2f08      	cmp	r7, #8
 8004ea6:	d000      	beq.n	8004eaa <SX1276SetRxConfig+0x29a>
 8004ea8:	e77e      	b.n	8004da8 <SX1276SetRxConfig+0x198>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8004eaa:	330b      	adds	r3, #11
 8004eac:	42a3      	cmp	r3, r4
 8004eae:	419b      	sbcs	r3, r3
 8004eb0:	425b      	negs	r3, r3
 8004eb2:	e779      	b.n	8004da8 <SX1276SetRxConfig+0x198>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x02 );
 8004eb4:	f7ff fbc1 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE2, 0x7F );
 8004eb8:	217f      	movs	r1, #127	@ 0x7f
 8004eba:	e7da      	b.n	8004e72 <SX1276SetRxConfig+0x262>
                SX1276Write( REG_LR_HIGHBWOPTIMIZE1, 0x03 );
 8004ebc:	2103      	movs	r1, #3
 8004ebe:	2036      	movs	r0, #54	@ 0x36
 8004ec0:	e7d8      	b.n	8004e74 <SX1276SetRxConfig+0x264>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8004ec2:	f7ff fc05 	bl	80046d0 <SX1276Read>
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8004ec6:	2103      	movs	r1, #3
 8004ec8:	43a8      	bics	r0, r5
 8004eca:	4301      	orrs	r1, r0
 8004ecc:	b2c9      	uxtb	r1, r1
 8004ece:	2031      	movs	r0, #49	@ 0x31
 8004ed0:	f7ff fbb3 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8004ed4:	210a      	movs	r1, #10
 8004ed6:	e7dd      	b.n	8004e94 <SX1276SetRxConfig+0x284>
 8004ed8:	200004b8 	.word	0x200004b8
 8004edc:	01e84800 	.word	0x01e84800
 8004ee0:	20000504 	.word	0x20000504
 8004ee4:	1f4add40 	.word	0x1f4add40

08004ee8 <SX1276SetSleep>:
{
 8004ee8:	b510      	push	{r4, lr}
    TimerStop( &RxTimeoutTimer );
 8004eea:	4c0a      	ldr	r4, [pc, #40]	@ (8004f14 <SX1276SetSleep+0x2c>)
 8004eec:	480a      	ldr	r0, [pc, #40]	@ (8004f18 <SX1276SetSleep+0x30>)
 8004eee:	f001 f8c1 	bl	8006074 <UTIL_TIMER_Stop>
    TimerStop( &TxTimeoutTimer );
 8004ef2:	0020      	movs	r0, r4
 8004ef4:	301c      	adds	r0, #28
 8004ef6:	f001 f8bd 	bl	8006074 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutSyncWord );
 8004efa:	4808      	ldr	r0, [pc, #32]	@ (8004f1c <SX1276SetSleep+0x34>)
 8004efc:	4c08      	ldr	r4, [pc, #32]	@ (8004f20 <SX1276SetSleep+0x38>)
 8004efe:	f001 f8b9 	bl	8006074 <UTIL_TIMER_Stop>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8004f02:	f7ff fe15 	bl	8004b30 <SX1276SetOpMode.constprop.0>
    Sx_Board_SetXO( RESET );
 8004f06:	2000      	movs	r0, #0
 8004f08:	f7fc fc76 	bl	80017f8 <CMWX1ZZABZ0XX_RADIO_SetXO>
    SX1276.Settings.State = RF_IDLE;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	7123      	strb	r3, [r4, #4]
}
 8004f10:	bd10      	pop	{r4, pc}
 8004f12:	46c0      	nop			@ (mov r8, r8)
 8004f14:	20000538 	.word	0x20000538
 8004f18:	2000053c 	.word	0x2000053c
 8004f1c:	20000520 	.word	0x20000520
 8004f20:	200004b8 	.word	0x200004b8

08004f24 <SX1276IsChannelFree>:
{
 8004f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f26:	0007      	movs	r7, r0
 8004f28:	000c      	movs	r4, r1
 8004f2a:	0016      	movs	r6, r2
 8004f2c:	001d      	movs	r5, r3
    SX1276SetSleep( );
 8004f2e:	f7ff ffdb 	bl	8004ee8 <SX1276SetSleep>
    SX1276SetModem( MODEM_FSK );
 8004f32:	2000      	movs	r0, #0
 8004f34:	f7ff fe0c 	bl	8004b50 <SX1276SetModem>
    SX1276SetChannel( freq );
 8004f38:	0038      	movs	r0, r7
 8004f3a:	f7ff fb87 	bl	800464c <SX1276SetChannel>
    SX1276Write( REG_RXBW, GetFskBandwidthRegValue( rxBandwidth ) );
 8004f3e:	0020      	movs	r0, r4
 8004f40:	f7ff fad2 	bl	80044e8 <GetFskBandwidthRegValue>
 8004f44:	0004      	movs	r4, r0
 8004f46:	0001      	movs	r1, r0
 8004f48:	2012      	movs	r0, #18
 8004f4a:	f7ff fb76 	bl	800463a <SX1276Write>
    SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( rxBandwidth ) );
 8004f4e:	0021      	movs	r1, r4
 8004f50:	2013      	movs	r0, #19
 8004f52:	f7ff fb72 	bl	800463a <SX1276Write>
    if( opMode == RF_OPMODE_SLEEP )
 8004f56:	2005      	movs	r0, #5
 8004f58:	f7ff fc5c 	bl	8004814 <SX1276SetOpMode.part.0>
    RADIO_DELAY_MS( 1 );
 8004f5c:	2001      	movs	r0, #1
 8004f5e:	f7fc f9b9 	bl	80012d4 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 8004f62:	f001 f845 	bl	8005ff0 <UTIL_TIMER_GetCurrentTime>
 8004f66:	0004      	movs	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8004f68:	0020      	movs	r0, r4
 8004f6a:	f001 f84b 	bl	8006004 <UTIL_TIMER_GetElapsedTime>
 8004f6e:	42a8      	cmp	r0, r5
 8004f70:	d304      	bcc.n	8004f7c <SX1276IsChannelFree+0x58>
    bool status = true;
 8004f72:	2401      	movs	r4, #1
    SX1276SetSleep( );
 8004f74:	f7ff ffb8 	bl	8004ee8 <SX1276SetSleep>
}
 8004f78:	0020      	movs	r0, r4
 8004f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        rssi = SX1276ReadRssi( MODEM_FSK );
 8004f7c:	2000      	movs	r0, #0
 8004f7e:	f7ff fdb5 	bl	8004aec <SX1276ReadRssi>
        if( rssi > rssiThresh )
 8004f82:	42b0      	cmp	r0, r6
 8004f84:	ddf0      	ble.n	8004f68 <SX1276IsChannelFree+0x44>
            status = false;
 8004f86:	2400      	movs	r4, #0
 8004f88:	e7f4      	b.n	8004f74 <SX1276IsChannelFree+0x50>

08004f8a <SX1276Random>:
{
 8004f8a:	b570      	push	{r4, r5, r6, lr}
 8004f8c:	2400      	movs	r4, #0
    SX1276SetModem( MODEM_LORA );
 8004f8e:	2001      	movs	r0, #1
 8004f90:	f7ff fdde 	bl	8004b50 <SX1276SetModem>
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8004f94:	21ff      	movs	r1, #255	@ 0xff
 8004f96:	2011      	movs	r0, #17
 8004f98:	f7ff fb4f 	bl	800463a <SX1276Write>
    if( opMode == RF_OPMODE_SLEEP )
 8004f9c:	2005      	movs	r0, #5
 8004f9e:	f7ff fc39 	bl	8004814 <SX1276SetOpMode.part.0>
    uint32_t rnd = 0;
 8004fa2:	0025      	movs	r5, r4
        RADIO_DELAY_MS( 1 );
 8004fa4:	2601      	movs	r6, #1
 8004fa6:	0030      	movs	r0, r6
 8004fa8:	f7fc f994 	bl	80012d4 <HAL_Delay>
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8004fac:	202c      	movs	r0, #44	@ 0x2c
 8004fae:	f7ff fb8f 	bl	80046d0 <SX1276Read>
 8004fb2:	4030      	ands	r0, r6
 8004fb4:	40a0      	lsls	r0, r4
    for( i = 0; i < 32; i++ )
 8004fb6:	3401      	adds	r4, #1
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 8004fb8:	4305      	orrs	r5, r0
    for( i = 0; i < 32; i++ )
 8004fba:	2c20      	cmp	r4, #32
 8004fbc:	d1f3      	bne.n	8004fa6 <SX1276Random+0x1c>
    SX1276SetSleep( );
 8004fbe:	f7ff ff93 	bl	8004ee8 <SX1276SetSleep>
}
 8004fc2:	0028      	movs	r0, r5
 8004fc4:	bd70      	pop	{r4, r5, r6, pc}
	...

08004fc8 <SX1276SetTxConfig>:
{
 8004fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fca:	b08d      	sub	sp, #52	@ 0x34
 8004fcc:	9306      	str	r3, [sp, #24]
 8004fce:	ab12      	add	r3, sp, #72	@ 0x48
 8004fd0:	cb40      	ldmia	r3!, {r6}
 8004fd2:	9002      	str	r0, [sp, #8]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	9205      	str	r2, [sp, #20]
 8004fd8:	9307      	str	r3, [sp, #28]
 8004fda:	ab14      	add	r3, sp, #80	@ 0x50
 8004fdc:	881b      	ldrh	r3, [r3, #0]
 8004fde:	000c      	movs	r4, r1
 8004fe0:	9301      	str	r3, [sp, #4]
 8004fe2:	ab15      	add	r3, sp, #84	@ 0x54
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	9303      	str	r3, [sp, #12]
 8004fe8:	ab16      	add	r3, sp, #88	@ 0x58
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	9304      	str	r3, [sp, #16]
 8004fee:	ab17      	add	r3, sp, #92	@ 0x5c
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	9308      	str	r3, [sp, #32]
 8004ff4:	ab18      	add	r3, sp, #96	@ 0x60
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ffa:	ab19      	add	r3, sp, #100	@ 0x64
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	9309      	str	r3, [sp, #36]	@ 0x24
    if( ( SX1276.Settings.State == RF_RX_RUNNING ) && ( modem == MODEM_FSK ) )
 8005000:	4bb6      	ldr	r3, [pc, #728]	@ (80052dc <SX1276SetTxConfig+0x314>)
 8005002:	791d      	ldrb	r5, [r3, #4]
 8005004:	2d01      	cmp	r5, #1
 8005006:	d106      	bne.n	8005016 <SX1276SetTxConfig+0x4e>
 8005008:	2800      	cmp	r0, #0
 800500a:	d104      	bne.n	8005016 <SX1276SetTxConfig+0x4e>
        SX1276SetSleep( );
 800500c:	f7ff ff6c 	bl	8004ee8 <SX1276SetSleep>
        RADIO_DELAY_MS( 1 );
 8005010:	0028      	movs	r0, r5
 8005012:	f7fc f95f 	bl	80012d4 <HAL_Delay>
    SX1276SetModem( modem );
 8005016:	9802      	ldr	r0, [sp, #8]
 8005018:	f7ff fd9a 	bl	8004b50 <SX1276SetModem>
    paConfig = SX1276Read( REG_PACONFIG );
 800501c:	2009      	movs	r0, #9
 800501e:	f7ff fb57 	bl	80046d0 <SX1276Read>
 8005022:	900b      	str	r0, [sp, #44]	@ 0x2c
    paDac = SX1276Read( REG_PADAC );
 8005024:	204d      	movs	r0, #77	@ 0x4d
 8005026:	f7ff fb53 	bl	80046d0 <SX1276Read>
    switch( Sx_Board_GetPaSelect(SX1276.Settings.Channel) )
 800502a:	4bac      	ldr	r3, [pc, #688]	@ (80052dc <SX1276SetTxConfig+0x314>)
    paDac = SX1276Read( REG_PADAC );
 800502c:	0007      	movs	r7, r0
 800502e:	0005      	movs	r5, r0
    switch( Sx_Board_GetPaSelect(SX1276.Settings.Channel) )
 8005030:	6898      	ldr	r0, [r3, #8]
 8005032:	f7fc fd53 	bl	8001adc <CMWX1ZZABZ0XX_RADIO_GetPaSelect>
 8005036:	2800      	cmp	r0, #0
 8005038:	d02b      	beq.n	8005092 <SX1276SetTxConfig+0xca>
 800503a:	2300      	movs	r3, #0
 800503c:	2201      	movs	r2, #1
 800503e:	3802      	subs	r0, #2
 8005040:	b2c0      	uxtb	r0, r0
 8005042:	4282      	cmp	r2, r0
 8005044:	415b      	adcs	r3, r3
 8005046:	217f      	movs	r1, #127	@ 0x7f
 8005048:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
        if (power > 14)
 800504a:	01db      	lsls	r3, r3, #7
 800504c:	400a      	ands	r2, r1
 800504e:	0011      	movs	r1, r2
 8005050:	b2db      	uxtb	r3, r3
    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8005052:	4319      	orrs	r1, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d02b      	beq.n	80050b0 <SX1276SetTxConfig+0xe8>
        if( power > 17 )
 8005058:	230f      	movs	r3, #15
 800505a:	2507      	movs	r5, #7
 800505c:	4399      	bics	r1, r3
 800505e:	2c11      	cmp	r4, #17
 8005060:	dd1c      	ble.n	800509c <SX1276SetTxConfig+0xd4>
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 8005062:	433d      	orrs	r5, r7
 8005064:	b2ed      	uxtb	r5, r5
            if( power > 20 )
 8005066:	1c23      	adds	r3, r4, #0
 8005068:	2c14      	cmp	r4, #20
 800506a:	dd00      	ble.n	800506e <SX1276SetTxConfig+0xa6>
 800506c:	2314      	movs	r3, #20
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 800506e:	3b05      	subs	r3, #5
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 7 << 4 ) | ( power );
 8005070:	4319      	orrs	r1, r3
    SX1276Write( REG_PACONFIG, paConfig );
 8005072:	2009      	movs	r0, #9
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 0 << 4 ) | ( power + 4 );
 8005074:	b2c9      	uxtb	r1, r1
    SX1276Write( REG_PACONFIG, paConfig );
 8005076:	f7ff fae0 	bl	800463a <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 800507a:	0029      	movs	r1, r5
 800507c:	204d      	movs	r0, #77	@ 0x4d
 800507e:	f7ff fadc 	bl	800463a <SX1276Write>
    switch( modem )
 8005082:	9b02      	ldr	r3, [sp, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d022      	beq.n	80050ce <SX1276SetTxConfig+0x106>
 8005088:	2b01      	cmp	r3, #1
 800508a:	d100      	bne.n	800508e <SX1276SetTxConfig+0xc6>
 800508c:	e080      	b.n	8005190 <SX1276SetTxConfig+0x1c8>
}
 800508e:	b00d      	add	sp, #52	@ 0x34
 8005090:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (power > 14)
 8005092:	2301      	movs	r3, #1
 8005094:	2c0e      	cmp	r4, #14
 8005096:	dcd6      	bgt.n	8005046 <SX1276SetTxConfig+0x7e>
 8005098:	1c03      	adds	r3, r0, #0
 800509a:	e7d4      	b.n	8005046 <SX1276SetTxConfig+0x7e>
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 800509c:	43af      	bics	r7, r5
 800509e:	2504      	movs	r5, #4
 80050a0:	433d      	orrs	r5, r7
 80050a2:	b2ed      	uxtb	r5, r5
            if( power < 2 )
 80050a4:	1c23      	adds	r3, r4, #0
 80050a6:	2c02      	cmp	r4, #2
 80050a8:	da00      	bge.n	80050ac <SX1276SetTxConfig+0xe4>
 80050aa:	2302      	movs	r3, #2
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 80050ac:	3b02      	subs	r3, #2
 80050ae:	e7df      	b.n	8005070 <SX1276SetTxConfig+0xa8>
        if( power > 0 )
 80050b0:	2c00      	cmp	r4, #0
 80050b2:	dd05      	ble.n	80050c0 <SX1276SetTxConfig+0xf8>
            if( power > 15 )
 80050b4:	1c23      	adds	r3, r4, #0
 80050b6:	2c0f      	cmp	r4, #15
 80050b8:	dd00      	ble.n	80050bc <SX1276SetTxConfig+0xf4>
 80050ba:	230f      	movs	r3, #15
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 7 << 4 ) | ( power );
 80050bc:	2170      	movs	r1, #112	@ 0x70
 80050be:	e7d7      	b.n	8005070 <SX1276SetTxConfig+0xa8>
            if( power < -4 )
 80050c0:	1c21      	adds	r1, r4, #0
 80050c2:	1d23      	adds	r3, r4, #4
 80050c4:	da01      	bge.n	80050ca <SX1276SetTxConfig+0x102>
 80050c6:	4b86      	ldr	r3, [pc, #536]	@ (80052e0 <SX1276SetTxConfig+0x318>)
 80050c8:	7819      	ldrb	r1, [r3, #0]
            paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( 0 << 4 ) | ( power + 4 );
 80050ca:	3104      	adds	r1, #4
 80050cc:	e7d1      	b.n	8005072 <SX1276SetTxConfig+0xaa>
            SX1276.Settings.Fsk.Power = power;
 80050ce:	4b83      	ldr	r3, [pc, #524]	@ (80052dc <SX1276SetTxConfig+0x314>)
            SX1276.Settings.Fsk.Fdev = fdev;
 80050d0:	9a05      	ldr	r2, [sp, #20]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80050d2:	9903      	ldr	r1, [sp, #12]
            SX1276.Settings.Fsk.Fdev = fdev;
 80050d4:	611a      	str	r2, [r3, #16]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80050d6:	9a06      	ldr	r2, [sp, #24]
            SX1276.Settings.Fsk.Power = power;
 80050d8:	731c      	strb	r4, [r3, #12]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80050da:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80050dc:	9a01      	ldr	r2, [sp, #4]
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 80050de:	9805      	ldr	r0, [sp, #20]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 80050e0:	841a      	strh	r2, [r3, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80050e2:	1cda      	adds	r2, r3, #3
 80050e4:	77d1      	strb	r1, [r2, #31]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80050e6:	9904      	ldr	r1, [sp, #16]
 80050e8:	1d5a      	adds	r2, r3, #5
 80050ea:	77d1      	strb	r1, [r2, #31]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80050ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80050ee:	1d9a      	adds	r2, r3, #6
 80050f0:	77d1      	strb	r1, [r2, #31]
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80050f2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
            SX1276.Settings.Fsk.Datarate = datarate;
 80050f4:	61de      	str	r6, [r3, #28]
            SX1276.Settings.Fsk.TxTimeout = timeout;
 80050f6:	629a      	str	r2, [r3, #40]	@ 0x28
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 80050f8:	497a      	ldr	r1, [pc, #488]	@ (80052e4 <SX1276SetTxConfig+0x31c>)
 80050fa:	f7fb f8a7 	bl	800024c <__aeabi_uidivmod>
 80050fe:	4b7a      	ldr	r3, [pc, #488]	@ (80052e8 <SX1276SetTxConfig+0x320>)
 8005100:	0208      	lsls	r0, r1, #8
 8005102:	18c0      	adds	r0, r0, r3
 8005104:	4977      	ldr	r1, [pc, #476]	@ (80052e4 <SX1276SetTxConfig+0x31c>)
 8005106:	f7fb f81b 	bl	8000140 <__udivsi3>
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 800510a:	4976      	ldr	r1, [pc, #472]	@ (80052e4 <SX1276SetTxConfig+0x31c>)
           ( ( ( stepsFrac << SX1276_PLL_STEP_SHIFT_AMOUNT ) + ( SX1276_PLL_STEP_SCALED >> 1 ) ) /
 800510c:	0004      	movs	r4, r0
    stepsInt = freqInHz / SX1276_PLL_STEP_SCALED;
 800510e:	9805      	ldr	r0, [sp, #20]
 8005110:	f7fb f816 	bl	8000140 <__udivsi3>
    return ( stepsInt << SX1276_PLL_STEP_SHIFT_AMOUNT ) + 
 8005114:	0200      	lsls	r0, r0, #8
 8005116:	1824      	adds	r4, r4, r0
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdevInPllSteps >> 8 ) );
 8005118:	0a21      	lsrs	r1, r4, #8
 800511a:	2004      	movs	r0, #4
 800511c:	b2c9      	uxtb	r1, r1
 800511e:	f7ff fa8c 	bl	800463a <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdevInPllSteps & 0xFF ) );
 8005122:	b2e1      	uxtb	r1, r4
 8005124:	2005      	movs	r0, #5
 8005126:	f7ff fa88 	bl	800463a <SX1276Write>
            uint32_t bitRate = ( uint32_t )( SX1276_XTAL_FREQ / datarate );
 800512a:	0031      	movs	r1, r6
 800512c:	486f      	ldr	r0, [pc, #444]	@ (80052ec <SX1276SetTxConfig+0x324>)
 800512e:	f7fb f807 	bl	8000140 <__udivsi3>
 8005132:	0004      	movs	r4, r0
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( bitRate >> 8 ) );
 8005134:	0a01      	lsrs	r1, r0, #8
 8005136:	b2c9      	uxtb	r1, r1
 8005138:	2002      	movs	r0, #2
 800513a:	f7ff fa7e 	bl	800463a <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( bitRate & 0xFF ) );
 800513e:	2003      	movs	r0, #3
 8005140:	b2e1      	uxtb	r1, r4
 8005142:	f7ff fa7a 	bl	800463a <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8005146:	9b01      	ldr	r3, [sp, #4]
 8005148:	2025      	movs	r0, #37	@ 0x25
 800514a:	0a19      	lsrs	r1, r3, #8
 800514c:	f7ff fa75 	bl	800463a <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8005150:	466b      	mov	r3, sp
 8005152:	2026      	movs	r0, #38	@ 0x26
 8005154:	7919      	ldrb	r1, [r3, #4]
 8005156:	f7ff fa70 	bl	800463a <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 800515a:	2030      	movs	r0, #48	@ 0x30
 800515c:	f7ff fab8 	bl	80046d0 <SX1276Read>
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8005160:	2101      	movs	r1, #1
 8005162:	9b03      	ldr	r3, [sp, #12]
 8005164:	4059      	eors	r1, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8005166:	9b04      	ldr	r3, [sp, #16]
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8005168:	01c9      	lsls	r1, r1, #7
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 800516a:	011b      	lsls	r3, r3, #4
            SX1276Write( REG_PACKETCONFIG1,
 800516c:	4319      	orrs	r1, r3
 800516e:	236f      	movs	r3, #111	@ 0x6f
 8005170:	4018      	ands	r0, r3
 8005172:	4301      	orrs	r1, r0
 8005174:	b2c9      	uxtb	r1, r1
 8005176:	2030      	movs	r0, #48	@ 0x30
 8005178:	f7ff fa5f 	bl	800463a <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800517c:	2031      	movs	r0, #49	@ 0x31
 800517e:	f7ff faa7 	bl	80046d0 <SX1276Read>
 8005182:	2140      	movs	r1, #64	@ 0x40
 8005184:	4301      	orrs	r1, r0
 8005186:	2031      	movs	r0, #49	@ 0x31
 8005188:	b2c9      	uxtb	r1, r1
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 800518a:	f7ff fa56 	bl	800463a <SX1276Write>
}
 800518e:	e77e      	b.n	800508e <SX1276SetTxConfig+0xc6>
            SX1276.Settings.LoRa.Power = power;
 8005190:	4a57      	ldr	r2, [pc, #348]	@ (80052f0 <SX1276SetTxConfig+0x328>)
 8005192:	4b52      	ldr	r3, [pc, #328]	@ (80052dc <SX1276SetTxConfig+0x314>)
 8005194:	7014      	strb	r4, [r2, #0]
            if( bandwidth > 2 )
 8005196:	9a06      	ldr	r2, [sp, #24]
 8005198:	2a02      	cmp	r2, #2
 800519a:	d900      	bls.n	800519e <SX1276SetTxConfig+0x1d6>
                while( 1 );
 800519c:	e7fe      	b.n	800519c <SX1276SetTxConfig+0x1d4>
            SX1276.Settings.LoRa.Coderate = coderate;
 800519e:	001a      	movs	r2, r3
 80051a0:	9907      	ldr	r1, [sp, #28]
 80051a2:	324d      	adds	r2, #77	@ 0x4d
 80051a4:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 80051a6:	001a      	movs	r2, r3
 80051a8:	9901      	ldr	r1, [sp, #4]
 80051aa:	324e      	adds	r2, #78	@ 0x4e
 80051ac:	8011      	strh	r1, [r2, #0]
            SX1276.Settings.LoRa.FixLen = fixLen;
 80051ae:	001a      	movs	r2, r3
 80051b0:	9903      	ldr	r1, [sp, #12]
 80051b2:	3250      	adds	r2, #80	@ 0x50
 80051b4:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 80051b6:	001a      	movs	r2, r3
 80051b8:	9908      	ldr	r1, [sp, #32]
 80051ba:	3253      	adds	r2, #83	@ 0x53
 80051bc:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 80051be:	001a      	movs	r2, r3
 80051c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051c2:	3254      	adds	r2, #84	@ 0x54
 80051c4:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 80051c6:	001a      	movs	r2, r3
 80051c8:	9904      	ldr	r1, [sp, #16]
 80051ca:	3252      	adds	r2, #82	@ 0x52
 80051cc:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80051ce:	001a      	movs	r2, r3
 80051d0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80051d2:	3255      	adds	r2, #85	@ 0x55
            bandwidth += 7;
 80051d4:	9d06      	ldr	r5, [sp, #24]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 80051d6:	7011      	strb	r1, [r2, #0]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80051d8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
            bandwidth += 7;
 80051da:	3507      	adds	r5, #7
            else if( datarate < 6 )
 80051dc:	0034      	movs	r4, r6
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 80051de:	645d      	str	r5, [r3, #68]	@ 0x44
            SX1276.Settings.LoRa.Datarate = datarate;
 80051e0:	649e      	str	r6, [r3, #72]	@ 0x48
            SX1276.Settings.LoRa.TxTimeout = timeout;
 80051e2:	659a      	str	r2, [r3, #88]	@ 0x58
            else if( datarate < 6 )
 80051e4:	2e06      	cmp	r6, #6
 80051e6:	d262      	bcs.n	80052ae <SX1276SetTxConfig+0x2e6>
 80051e8:	2406      	movs	r4, #6
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80051ea:	2d07      	cmp	r5, #7
 80051ec:	d163      	bne.n	80052b6 <SX1276SetTxConfig+0x2ee>
 80051ee:	0022      	movs	r2, r4
 80051f0:	2300      	movs	r3, #0
 80051f2:	2101      	movs	r1, #1
 80051f4:	3a0b      	subs	r2, #11
 80051f6:	4291      	cmp	r1, r2
 80051f8:	415b      	adcs	r3, r3
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	4a3d      	ldr	r2, [pc, #244]	@ (80052f4 <SX1276SetTxConfig+0x32c>)
 80051fe:	4f37      	ldr	r7, [pc, #220]	@ (80052dc <SX1276SetTxConfig+0x314>)
 8005200:	7013      	strb	r3, [r2, #0]
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8005202:	9b08      	ldr	r3, [sp, #32]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00f      	beq.n	8005228 <SX1276SetTxConfig+0x260>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8005208:	2044      	movs	r0, #68	@ 0x44
 800520a:	f7ff fa61 	bl	80046d0 <SX1276Read>
 800520e:	2180      	movs	r1, #128	@ 0x80
 8005210:	4249      	negs	r1, r1
 8005212:	4301      	orrs	r1, r0
 8005214:	b2c9      	uxtb	r1, r1
 8005216:	2044      	movs	r0, #68	@ 0x44
 8005218:	f7ff fa0f 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 800521c:	003b      	movs	r3, r7
 800521e:	3354      	adds	r3, #84	@ 0x54
 8005220:	2024      	movs	r0, #36	@ 0x24
 8005222:	7819      	ldrb	r1, [r3, #0]
 8005224:	f7ff fa09 	bl	800463a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8005228:	201d      	movs	r0, #29
 800522a:	f7ff fa51 	bl	80046d0 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 800522e:	9b07      	ldr	r3, [sp, #28]
 8005230:	012d      	lsls	r5, r5, #4
 8005232:	0059      	lsls	r1, r3, #1
 8005234:	9b03      	ldr	r3, [sp, #12]
            SX1276Write( REG_LR_MODEMCONFIG1,
 8005236:	201d      	movs	r0, #29
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8005238:	430b      	orrs	r3, r1
 800523a:	0019      	movs	r1, r3
 800523c:	4329      	orrs	r1, r5
            SX1276Write( REG_LR_MODEMCONFIG1,
 800523e:	b2c9      	uxtb	r1, r1
 8005240:	f7ff f9fb 	bl	800463a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8005244:	201e      	movs	r0, #30
 8005246:	f7ff fa43 	bl	80046d0 <SX1276Read>
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 800524a:	9b04      	ldr	r3, [sp, #16]
 800524c:	0124      	lsls	r4, r4, #4
 800524e:	009b      	lsls	r3, r3, #2
            SX1276Write( REG_LR_MODEMCONFIG2,
 8005250:	431c      	orrs	r4, r3
                           RFLR_MODEMCONFIG2_SF_MASK &
 8005252:	230b      	movs	r3, #11
 8005254:	4018      	ands	r0, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8005256:	4304      	orrs	r4, r0
 8005258:	b2e1      	uxtb	r1, r4
 800525a:	201e      	movs	r0, #30
 800525c:	f7ff f9ed 	bl	800463a <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8005260:	2026      	movs	r0, #38	@ 0x26
 8005262:	f7ff fa35 	bl	80046d0 <SX1276Read>
            SX1276Write( REG_LR_MODEMCONFIG3,
 8005266:	2308      	movs	r3, #8
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8005268:	374c      	adds	r7, #76	@ 0x4c
            SX1276Write( REG_LR_MODEMCONFIG3,
 800526a:	7839      	ldrb	r1, [r7, #0]
 800526c:	4398      	bics	r0, r3
 800526e:	00c9      	lsls	r1, r1, #3
 8005270:	4301      	orrs	r1, r0
 8005272:	b2c9      	uxtb	r1, r1
 8005274:	2026      	movs	r0, #38	@ 0x26
 8005276:	f7ff f9e0 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 800527a:	9b01      	ldr	r3, [sp, #4]
 800527c:	2020      	movs	r0, #32
 800527e:	0a19      	lsrs	r1, r3, #8
 8005280:	f7ff f9db 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8005284:	466b      	mov	r3, sp
 8005286:	2021      	movs	r0, #33	@ 0x21
 8005288:	7919      	ldrb	r1, [r3, #4]
 800528a:	f7ff f9d6 	bl	800463a <SX1276Write>
            if( datarate == 6 )
 800528e:	2407      	movs	r4, #7
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8005290:	2031      	movs	r0, #49	@ 0x31
            if( datarate == 6 )
 8005292:	2e06      	cmp	r6, #6
 8005294:	d817      	bhi.n	80052c6 <SX1276SetTxConfig+0x2fe>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8005296:	f7ff fa1b 	bl	80046d0 <SX1276Read>
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 800529a:	2105      	movs	r1, #5
 800529c:	43a0      	bics	r0, r4
 800529e:	4301      	orrs	r1, r0
 80052a0:	b2c9      	uxtb	r1, r1
 80052a2:	2031      	movs	r0, #49	@ 0x31
 80052a4:	f7ff f9c9 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80052a8:	210c      	movs	r1, #12
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80052aa:	2037      	movs	r0, #55	@ 0x37
 80052ac:	e76d      	b.n	800518a <SX1276SetTxConfig+0x1c2>
 80052ae:	2e0c      	cmp	r6, #12
 80052b0:	d99b      	bls.n	80051ea <SX1276SetTxConfig+0x222>
 80052b2:	240c      	movs	r4, #12
 80052b4:	e799      	b.n	80051ea <SX1276SetTxConfig+0x222>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80052b6:	2300      	movs	r3, #0
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80052b8:	2d08      	cmp	r5, #8
 80052ba:	d19f      	bne.n	80051fc <SX1276SetTxConfig+0x234>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80052bc:	330b      	adds	r3, #11
 80052be:	42b3      	cmp	r3, r6
 80052c0:	419b      	sbcs	r3, r3
 80052c2:	425b      	negs	r3, r3
 80052c4:	e79a      	b.n	80051fc <SX1276SetTxConfig+0x234>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80052c6:	f7ff fa03 	bl	80046d0 <SX1276Read>
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80052ca:	2103      	movs	r1, #3
 80052cc:	43a0      	bics	r0, r4
 80052ce:	4301      	orrs	r1, r0
 80052d0:	b2c9      	uxtb	r1, r1
 80052d2:	2031      	movs	r0, #49	@ 0x31
 80052d4:	f7ff f9b1 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80052d8:	210a      	movs	r1, #10
 80052da:	e7e6      	b.n	80052aa <SX1276SetTxConfig+0x2e2>
 80052dc:	200004b8 	.word	0x200004b8
 80052e0:	0800737c 	.word	0x0800737c
 80052e4:	00003d09 	.word	0x00003d09
 80052e8:	00001e84 	.word	0x00001e84
 80052ec:	01e84800 	.word	0x01e84800
 80052f0:	200004f8 	.word	0x200004f8
 80052f4:	20000504 	.word	0x20000504

080052f8 <SX1276SetTxContinuousWave>:
{
 80052f8:	b530      	push	{r4, r5, lr}
    uint32_t timeout = ( uint32_t )time * 1000;
 80052fa:	24fa      	movs	r4, #250	@ 0xfa
{
 80052fc:	b08b      	sub	sp, #44	@ 0x2c
    uint32_t timeout = ( uint32_t )time * 1000;
 80052fe:	00a4      	lsls	r4, r4, #2
 8005300:	4354      	muls	r4, r2
{
 8005302:	000d      	movs	r5, r1
    SX1276SetChannel( freq );
 8005304:	f7ff f9a2 	bl	800464c <SX1276SetChannel>
    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8005308:	2305      	movs	r3, #5
 800530a:	9302      	str	r3, [sp, #8]
 800530c:	2396      	movs	r3, #150	@ 0x96
 800530e:	2000      	movs	r0, #0
 8005310:	015b      	lsls	r3, r3, #5
 8005312:	0002      	movs	r2, r0
 8005314:	0029      	movs	r1, r5
 8005316:	9408      	str	r4, [sp, #32]
 8005318:	9007      	str	r0, [sp, #28]
 800531a:	9006      	str	r0, [sp, #24]
 800531c:	9005      	str	r0, [sp, #20]
 800531e:	9004      	str	r0, [sp, #16]
 8005320:	9003      	str	r0, [sp, #12]
 8005322:	9001      	str	r0, [sp, #4]
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	0003      	movs	r3, r0
 8005328:	f7ff fe4e 	bl	8004fc8 <SX1276SetTxConfig>
    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 800532c:	2031      	movs	r0, #49	@ 0x31
 800532e:	f7ff f9cf 	bl	80046d0 <SX1276Read>
 8005332:	2540      	movs	r5, #64	@ 0x40
 8005334:	43a8      	bics	r0, r5
 8005336:	b2c1      	uxtb	r1, r0
 8005338:	2031      	movs	r0, #49	@ 0x31
 800533a:	f7ff f97e 	bl	800463a <SX1276Write>
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 800533e:	0028      	movs	r0, r5
 8005340:	21f0      	movs	r1, #240	@ 0xf0
 8005342:	f7ff f97a 	bl	800463a <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8005346:	21a0      	movs	r1, #160	@ 0xa0
 8005348:	2041      	movs	r0, #65	@ 0x41
 800534a:	f7ff f976 	bl	800463a <SX1276Write>
    TimerSetValue( &TxTimeoutTimer, timeout );
 800534e:	4b08      	ldr	r3, [pc, #32]	@ (8005370 <SX1276SetTxContinuousWave+0x78>)
 8005350:	0021      	movs	r1, r4
 8005352:	0018      	movs	r0, r3
 8005354:	001c      	movs	r4, r3
 8005356:	f000 ff1f 	bl	8006198 <UTIL_TIMER_SetPeriod>
    SX1276.Settings.State = RF_TX_RUNNING;
 800535a:	2202      	movs	r2, #2
 800535c:	4b05      	ldr	r3, [pc, #20]	@ (8005374 <SX1276SetTxContinuousWave+0x7c>)
    TimerStart( &TxTimeoutTimer );
 800535e:	0020      	movs	r0, r4
    SX1276.Settings.State = RF_TX_RUNNING;
 8005360:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8005362:	f000 fedb 	bl	800611c <UTIL_TIMER_Start>
    if( opMode == RF_OPMODE_SLEEP )
 8005366:	2003      	movs	r0, #3
 8005368:	f7ff fa54 	bl	8004814 <SX1276SetOpMode.part.0>
}
 800536c:	b00b      	add	sp, #44	@ 0x2c
 800536e:	bd30      	pop	{r4, r5, pc}
 8005370:	20000554 	.word	0x20000554
 8005374:	200004b8 	.word	0x200004b8

08005378 <RxChainCalibration>:
{
 8005378:	b570      	push	{r4, r5, r6, lr}
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 800537a:	2009      	movs	r0, #9
 800537c:	f7ff f9a8 	bl	80046d0 <SX1276Read>
 8005380:	0005      	movs	r5, r0
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8005382:	2006      	movs	r0, #6
 8005384:	f7ff f9a4 	bl	80046d0 <SX1276Read>
 8005388:	0004      	movs	r4, r0
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 800538a:	2007      	movs	r0, #7
 800538c:	f7ff f9a0 	bl	80046d0 <SX1276Read>
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8005390:	0424      	lsls	r4, r4, #16
                                                    ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8005392:	0200      	lsls	r0, r0, #8
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8005394:	4304      	orrs	r4, r0
                                                    ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) ) );
 8005396:	2008      	movs	r0, #8
 8005398:	f7ff f99a 	bl	80046d0 <SX1276Read>
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 800539c:	4b1a      	ldr	r3, [pc, #104]	@ (8005408 <RxChainCalibration+0x90>)
    initialFreq = SX1276ConvertPllStepToFreqInHz( ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 800539e:	4304      	orrs	r4, r0
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 80053a0:	b2c0      	uxtb	r0, r0
 80053a2:	4358      	muls	r0, r3
    freqInHzInt = pllSteps >> SX1276_PLL_STEP_SHIFT_AMOUNT;
 80053a4:	0a24      	lsrs	r4, r4, #8
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 80053a6:	435c      	muls	r4, r3
           ( ( freqInHzFrac * SX1276_PLL_STEP_SCALED + ( 128 ) ) >> SX1276_PLL_STEP_SHIFT_AMOUNT );
 80053a8:	3080      	adds	r0, #128	@ 0x80
 80053aa:	0a00      	lsrs	r0, r0, #8
    SX1276Write( REG_PACONFIG, 0x00 );
 80053ac:	2100      	movs	r1, #0
    return freqInHzInt * SX1276_PLL_STEP_SCALED + 
 80053ae:	1904      	adds	r4, r0, r4
    SX1276Write( REG_PACONFIG, 0x00 );
 80053b0:	2009      	movs	r0, #9
 80053b2:	f7ff f942 	bl	800463a <SX1276Write>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80053b6:	203b      	movs	r0, #59	@ 0x3b
 80053b8:	f7ff f98a 	bl	80046d0 <SX1276Read>
 80053bc:	2140      	movs	r1, #64	@ 0x40
 80053be:	4301      	orrs	r1, r0
 80053c0:	b2c9      	uxtb	r1, r1
 80053c2:	203b      	movs	r0, #59	@ 0x3b
 80053c4:	f7ff f939 	bl	800463a <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80053c8:	2620      	movs	r6, #32
 80053ca:	203b      	movs	r0, #59	@ 0x3b
 80053cc:	f7ff f980 	bl	80046d0 <SX1276Read>
 80053d0:	4230      	tst	r0, r6
 80053d2:	d1fa      	bne.n	80053ca <RxChainCalibration+0x52>
    SX1276SetChannel( 868000000 );
 80053d4:	480d      	ldr	r0, [pc, #52]	@ (800540c <RxChainCalibration+0x94>)
 80053d6:	f7ff f939 	bl	800464c <SX1276SetChannel>
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80053da:	203b      	movs	r0, #59	@ 0x3b
 80053dc:	f7ff f978 	bl	80046d0 <SX1276Read>
 80053e0:	2140      	movs	r1, #64	@ 0x40
 80053e2:	4301      	orrs	r1, r0
 80053e4:	b2c9      	uxtb	r1, r1
 80053e6:	203b      	movs	r0, #59	@ 0x3b
 80053e8:	f7ff f927 	bl	800463a <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80053ec:	2620      	movs	r6, #32
 80053ee:	203b      	movs	r0, #59	@ 0x3b
 80053f0:	f7ff f96e 	bl	80046d0 <SX1276Read>
 80053f4:	4230      	tst	r0, r6
 80053f6:	d1fa      	bne.n	80053ee <RxChainCalibration+0x76>
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 80053f8:	0029      	movs	r1, r5
 80053fa:	2009      	movs	r0, #9
 80053fc:	f7ff f91d 	bl	800463a <SX1276Write>
    SX1276SetChannel( initialFreq );
 8005400:	0020      	movs	r0, r4
 8005402:	f7ff f923 	bl	800464c <SX1276SetChannel>
}
 8005406:	bd70      	pop	{r4, r5, r6, pc}
 8005408:	00003d09 	.word	0x00003d09
 800540c:	33bca100 	.word	0x33bca100

08005410 <SX1276Init>:
{
 8005410:	b573      	push	{r0, r1, r4, r5, r6, lr}
    RadioEvents = events;
 8005412:	4e1f      	ldr	r6, [pc, #124]	@ (8005490 <SX1276Init+0x80>)
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8005414:	2400      	movs	r4, #0
    RadioEvents = events;
 8005416:	6030      	str	r0, [r6, #0]
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 8005418:	2101      	movs	r1, #1
 800541a:	0030      	movs	r0, r6
 800541c:	4d1d      	ldr	r5, [pc, #116]	@ (8005494 <SX1276Init+0x84>)
 800541e:	0022      	movs	r2, r4
 8005420:	002b      	movs	r3, r5
 8005422:	9400      	str	r4, [sp, #0]
 8005424:	4249      	negs	r1, r1
 8005426:	301c      	adds	r0, #28
 8005428:	f000 fdc6 	bl	8005fb8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 800542c:	2101      	movs	r1, #1
 800542e:	002b      	movs	r3, r5
 8005430:	0022      	movs	r2, r4
 8005432:	1d30      	adds	r0, r6, #4
 8005434:	9400      	str	r4, [sp, #0]
 8005436:	4249      	negs	r1, r1
 8005438:	f000 fdbe 	bl	8005fb8 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 800543c:	2101      	movs	r1, #1
 800543e:	002b      	movs	r3, r5
 8005440:	0022      	movs	r2, r4
 8005442:	4249      	negs	r1, r1
 8005444:	9400      	str	r4, [sp, #0]
 8005446:	4814      	ldr	r0, [pc, #80]	@ (8005498 <SX1276Init+0x88>)
 8005448:	4e14      	ldr	r6, [pc, #80]	@ (800549c <SX1276Init+0x8c>)
 800544a:	f000 fdb5 	bl	8005fb8 <UTIL_TIMER_Create>
    Sx_Board_SetXO( SET );
 800544e:	2001      	movs	r0, #1
 8005450:	f7fc f9d2 	bl	80017f8 <CMWX1ZZABZ0XX_RADIO_SetXO>
    Sx_Board_Reset();
 8005454:	f7fc fb6c 	bl	8001b30 <CMWX1ZZABZ0XX_RADIO_Reset>
    RxChainCalibration( );
 8005458:	f7ff ff8e 	bl	8005378 <RxChainCalibration>
    SX1276SetOpMode( RF_OPMODE_SLEEP );
 800545c:	f7ff fb68 	bl	8004b30 <SX1276SetOpMode.constprop.0>
    Sx_Board_IoIrqInit( DioIrq );
 8005460:	480f      	ldr	r0, [pc, #60]	@ (80054a0 <SX1276Init+0x90>)
 8005462:	f7fc fb0d 	bl	8001a80 <CMWX1ZZABZ0XX_RADIO_IoIrqInit>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8005466:	4c0f      	ldr	r4, [pc, #60]	@ (80054a4 <SX1276Init+0x94>)
 8005468:	4d0f      	ldr	r5, [pc, #60]	@ (80054a8 <SX1276Init+0x98>)
        SX1276SetModem( RadioRegsInit[i].Modem );
 800546a:	7820      	ldrb	r0, [r4, #0]
 800546c:	f7ff fb70 	bl	8004b50 <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8005470:	78a1      	ldrb	r1, [r4, #2]
 8005472:	7860      	ldrb	r0, [r4, #1]
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8005474:	3403      	adds	r4, #3
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8005476:	f7ff f8e0 	bl	800463a <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800547a:	42ac      	cmp	r4, r5
 800547c:	d1f5      	bne.n	800546a <SX1276Init+0x5a>
    SX1276SetModem( MODEM_FSK );
 800547e:	2000      	movs	r0, #0
 8005480:	f7ff fb66 	bl	8004b50 <SX1276SetModem>
    SX1276.Settings.State = RF_IDLE;
 8005484:	2300      	movs	r3, #0
 8005486:	7133      	strb	r3, [r6, #4]
    return ( uint32_t )Sx_Board_GetWakeUpTime( ) + RADIO_WAKEUP_TIME;
 8005488:	f7fc f9b4 	bl	80017f4 <CMWX1ZZABZ0XX_RADIO_GetWakeUpTime>
 800548c:	3002      	adds	r0, #2
}
 800548e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8005490:	20000538 	.word	0x20000538
 8005494:	080054ad 	.word	0x080054ad
 8005498:	20000520 	.word	0x20000520
 800549c:	200004b8 	.word	0x200004b8
 80054a0:	20000020 	.word	0x20000020
 80054a4:	08006f54 	.word	0x08006f54
 80054a8:	08006f84 	.word	0x08006f84

080054ac <SX1276OnTimeoutIrq>:
{
 80054ac:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 80054ae:	4c29      	ldr	r4, [pc, #164]	@ (8005554 <SX1276OnTimeoutIrq+0xa8>)
 80054b0:	7923      	ldrb	r3, [r4, #4]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d002      	beq.n	80054bc <SX1276OnTimeoutIrq+0x10>
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d02a      	beq.n	8005510 <SX1276OnTimeoutIrq+0x64>
}
 80054ba:	bd70      	pop	{r4, r5, r6, pc}
        if( SX1276.Settings.Modem == MODEM_FSK )
 80054bc:	7963      	ldrb	r3, [r4, #5]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d117      	bne.n	80054f2 <SX1276OnTimeoutIrq+0x46>
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80054c2:	210b      	movs	r1, #11
 80054c4:	203e      	movs	r0, #62	@ 0x3e
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80054c6:	8623      	strh	r3, [r4, #48]	@ 0x30
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80054c8:	87a3      	strh	r3, [r4, #60]	@ 0x3c
            SX1276.Settings.FskPacketHandler.Size = 0;
 80054ca:	8763      	strh	r3, [r4, #58]	@ 0x3a
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80054cc:	f7ff f8b5 	bl	800463a <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80054d0:	2110      	movs	r1, #16
 80054d2:	203f      	movs	r0, #63	@ 0x3f
 80054d4:	f7ff f8b1 	bl	800463a <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 80054d8:	1de3      	adds	r3, r4, #7
 80054da:	7fdb      	ldrb	r3, [r3, #31]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d011      	beq.n	8005504 <SX1276OnTimeoutIrq+0x58>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80054e0:	200d      	movs	r0, #13
 80054e2:	f7ff f8f5 	bl	80046d0 <SX1276Read>
 80054e6:	2140      	movs	r1, #64	@ 0x40
 80054e8:	4301      	orrs	r1, r0
 80054ea:	b2c9      	uxtb	r1, r1
 80054ec:	200d      	movs	r0, #13
 80054ee:	f7ff f8a4 	bl	800463a <SX1276Write>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80054f2:	4b19      	ldr	r3, [pc, #100]	@ (8005558 <SX1276OnTimeoutIrq+0xac>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d0df      	beq.n	80054ba <SX1276OnTimeoutIrq+0xe>
 80054fa:	68db      	ldr	r3, [r3, #12]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0dc      	beq.n	80054ba <SX1276OnTimeoutIrq+0xe>
            RadioEvents->TxTimeout( );
 8005500:	4798      	blx	r3
}
 8005502:	e7da      	b.n	80054ba <SX1276OnTimeoutIrq+0xe>
                TimerStop( &RxTimeoutSyncWord );
 8005504:	0020      	movs	r0, r4
 8005506:	3068      	adds	r0, #104	@ 0x68
                SX1276.Settings.State = RF_IDLE;
 8005508:	7123      	strb	r3, [r4, #4]
                TimerStop( &RxTimeoutSyncWord );
 800550a:	f000 fdb3 	bl	8006074 <UTIL_TIMER_Stop>
 800550e:	e7f0      	b.n	80054f2 <SX1276OnTimeoutIrq+0x46>
    Sx_Board_Reset();
 8005510:	f7fc fb0e 	bl	8001b30 <CMWX1ZZABZ0XX_RADIO_Reset>
        RxChainCalibration( );
 8005514:	f7ff ff30 	bl	8005378 <RxChainCalibration>
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8005518:	f7ff fb0a 	bl	8004b30 <SX1276SetOpMode.constprop.0>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800551c:	4d0f      	ldr	r5, [pc, #60]	@ (800555c <SX1276OnTimeoutIrq+0xb0>)
 800551e:	4e10      	ldr	r6, [pc, #64]	@ (8005560 <SX1276OnTimeoutIrq+0xb4>)
            SX1276SetModem( RadioRegsInit[i].Modem );
 8005520:	7828      	ldrb	r0, [r5, #0]
 8005522:	f7ff fb15 	bl	8004b50 <SX1276SetModem>
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8005526:	78a9      	ldrb	r1, [r5, #2]
 8005528:	7868      	ldrb	r0, [r5, #1]
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 800552a:	3503      	adds	r5, #3
            SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 800552c:	f7ff f885 	bl	800463a <SX1276Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8005530:	42b5      	cmp	r5, r6
 8005532:	d1f5      	bne.n	8005520 <SX1276OnTimeoutIrq+0x74>
        SX1276SetModem( MODEM_FSK );
 8005534:	2000      	movs	r0, #0
 8005536:	f7ff fb0b 	bl	8004b50 <SX1276SetModem>
        SX1276SetPublicNetwork( SX1276.Settings.LoRa.PublicNetwork );
 800553a:	0023      	movs	r3, r4
 800553c:	335c      	adds	r3, #92	@ 0x5c
 800553e:	7818      	ldrb	r0, [r3, #0]
 8005540:	f7ff fb54 	bl	8004bec <SX1276SetPublicNetwork>
        SX1276.Settings.State = RF_IDLE;
 8005544:	2300      	movs	r3, #0
 8005546:	7123      	strb	r3, [r4, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8005548:	4b03      	ldr	r3, [pc, #12]	@ (8005558 <SX1276OnTimeoutIrq+0xac>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d0b4      	beq.n	80054ba <SX1276OnTimeoutIrq+0xe>
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	e7d3      	b.n	80054fc <SX1276OnTimeoutIrq+0x50>
 8005554:	200004b8 	.word	0x200004b8
 8005558:	20000538 	.word	0x20000538
 800555c:	08006f54 	.word	0x08006f54
 8005560:	08006f84 	.word	0x08006f84

08005564 <SX1276OnDio0Irq>:
{
 8005564:	b573      	push	{r0, r1, r4, r5, r6, lr}
    volatile uint8_t irqFlags = 0;
 8005566:	466b      	mov	r3, sp
 8005568:	1dde      	adds	r6, r3, #7
 800556a:	2300      	movs	r3, #0
    switch( SX1276.Settings.State )
 800556c:	4c8c      	ldr	r4, [pc, #560]	@ (80057a0 <SX1276OnDio0Irq+0x23c>)
    volatile uint8_t irqFlags = 0;
 800556e:	7033      	strb	r3, [r6, #0]
    switch( SX1276.Settings.State )
 8005570:	7923      	ldrb	r3, [r4, #4]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d003      	beq.n	800557e <SX1276OnDio0Irq+0x1a>
 8005576:	2b02      	cmp	r3, #2
 8005578:	d100      	bne.n	800557c <SX1276OnDio0Irq+0x18>
 800557a:	e0fd      	b.n	8005778 <SX1276OnDio0Irq+0x214>
}
 800557c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 800557e:	7963      	ldrb	r3, [r4, #5]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d023      	beq.n	80055cc <SX1276OnDio0Irq+0x68>
 8005584:	2b01      	cmp	r3, #1
 8005586:	d1f9      	bne.n	800557c <SX1276OnDio0Irq+0x18>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8005588:	2140      	movs	r1, #64	@ 0x40
 800558a:	2012      	movs	r0, #18
 800558c:	f7ff f855 	bl	800463a <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8005590:	2012      	movs	r0, #18
 8005592:	f7ff f89d 	bl	80046d0 <SX1276Read>
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8005596:	2120      	movs	r1, #32
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8005598:	7030      	strb	r0, [r6, #0]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 800559a:	7833      	ldrb	r3, [r6, #0]
 800559c:	4d81      	ldr	r5, [pc, #516]	@ (80057a4 <SX1276OnDio0Irq+0x240>)
 800559e:	420b      	tst	r3, r1
 80055a0:	d100      	bne.n	80055a4 <SX1276OnDio0Irq+0x40>
 80055a2:	e08a      	b.n	80056ba <SX1276OnDio0Irq+0x156>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 80055a4:	2012      	movs	r0, #18
 80055a6:	f7ff f848 	bl	800463a <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 80055aa:	0023      	movs	r3, r4
 80055ac:	3356      	adds	r3, #86	@ 0x56
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d100      	bne.n	80055b6 <SX1276OnDio0Irq+0x52>
                            SX1276.Settings.State = RF_IDLE;
 80055b4:	7123      	strb	r3, [r4, #4]
                        TimerStop( &RxTimeoutTimer );
 80055b6:	1d28      	adds	r0, r5, #4
 80055b8:	f000 fd5c 	bl	8006074 <UTIL_TIMER_Stop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 80055bc:	682b      	ldr	r3, [r5, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d0dc      	beq.n	800557c <SX1276OnDio0Irq+0x18>
 80055c2:	691b      	ldr	r3, [r3, #16]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d0d9      	beq.n	800557c <SX1276OnDio0Irq+0x18>
                    RadioEvents->TxDone( );
 80055c8:	4798      	blx	r3
}
 80055ca:	e7d7      	b.n	800557c <SX1276OnDio0Irq+0x18>
                if( SX1276.Settings.Fsk.CrcOn == true )
 80055cc:	1d63      	adds	r3, r4, #5
 80055ce:	7fdb      	ldrb	r3, [r3, #31]
 80055d0:	4d74      	ldr	r5, [pc, #464]	@ (80057a4 <SX1276OnDio0Irq+0x240>)
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d030      	beq.n	8005638 <SX1276OnDio0Irq+0xd4>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 80055d6:	203f      	movs	r0, #63	@ 0x3f
 80055d8:	f7ff f87a 	bl	80046d0 <SX1276Read>
 80055dc:	7030      	strb	r0, [r6, #0]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80055de:	7833      	ldrb	r3, [r6, #0]
 80055e0:	079b      	lsls	r3, r3, #30
 80055e2:	d429      	bmi.n	8005638 <SX1276OnDio0Irq+0xd4>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80055e4:	210b      	movs	r1, #11
 80055e6:	203e      	movs	r0, #62	@ 0x3e
 80055e8:	f7ff f827 	bl	800463a <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80055ec:	2110      	movs	r1, #16
 80055ee:	203f      	movs	r0, #63	@ 0x3f
 80055f0:	f7ff f823 	bl	800463a <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 80055f4:	1d28      	adds	r0, r5, #4
 80055f6:	f000 fd3d 	bl	8006074 <UTIL_TIMER_Stop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 80055fa:	1de3      	adds	r3, r4, #7
 80055fc:	7fde      	ldrb	r6, [r3, #31]
 80055fe:	2e00      	cmp	r6, #0
 8005600:	d110      	bne.n	8005624 <SX1276OnDio0Irq+0xc0>
                            TimerStop( &RxTimeoutSyncWord );
 8005602:	0020      	movs	r0, r4
 8005604:	3068      	adds	r0, #104	@ 0x68
 8005606:	f000 fd35 	bl	8006074 <UTIL_TIMER_Stop>
                            SX1276.Settings.State = RF_IDLE;
 800560a:	7126      	strb	r6, [r4, #4]
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800560c:	682b      	ldr	r3, [r5, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <SX1276OnDio0Irq+0xb6>
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d000      	beq.n	800561a <SX1276OnDio0Irq+0xb6>
                            RadioEvents->RxError( );
 8005618:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 800561a:	2300      	movs	r3, #0
 800561c:	8623      	strh	r3, [r4, #48]	@ 0x30
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800561e:	87a3      	strh	r3, [r4, #60]	@ 0x3c
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8005620:	8763      	strh	r3, [r4, #58]	@ 0x3a
                        break;
 8005622:	e7ab      	b.n	800557c <SX1276OnDio0Irq+0x18>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8005624:	200d      	movs	r0, #13
 8005626:	f7ff f853 	bl	80046d0 <SX1276Read>
 800562a:	2140      	movs	r1, #64	@ 0x40
 800562c:	4301      	orrs	r1, r0
 800562e:	b2c9      	uxtb	r1, r1
 8005630:	200d      	movs	r0, #13
 8005632:	f7ff f802 	bl	800463a <SX1276Write>
 8005636:	e7e9      	b.n	800560c <SX1276OnDio0Irq+0xa8>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8005638:	8f62      	ldrh	r2, [r4, #58]	@ 0x3a
 800563a:	8fa1      	ldrh	r1, [r4, #60]	@ 0x3c
 800563c:	0013      	movs	r3, r2
 800563e:	4e5a      	ldr	r6, [pc, #360]	@ (80057a8 <SX1276OnDio0Irq+0x244>)
 8005640:	430b      	orrs	r3, r1
 8005642:	d10a      	bne.n	800565a <SX1276OnDio0Irq+0xf6>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8005644:	1ce3      	adds	r3, r4, #3
 8005646:	7fd8      	ldrb	r0, [r3, #31]
 8005648:	2800      	cmp	r0, #0
 800564a:	d127      	bne.n	800569c <SX1276OnDio0Irq+0x138>
    SX1276ReadBuffer( 0, buffer, size );
 800564c:	0021      	movs	r1, r4
 800564e:	2201      	movs	r2, #1
 8005650:	313a      	adds	r1, #58	@ 0x3a
 8005652:	f7ff f825 	bl	80046a0 <SX1276ReadBuffer>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005656:	8fa1      	ldrh	r1, [r4, #60]	@ 0x3c
 8005658:	8f62      	ldrh	r2, [r4, #58]	@ 0x3a
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800565a:	1a52      	subs	r2, r2, r1
    SX1276ReadBuffer( 0, buffer, size );
 800565c:	2000      	movs	r0, #0
 800565e:	b2d2      	uxtb	r2, r2
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005660:	1871      	adds	r1, r6, r1
    SX1276ReadBuffer( 0, buffer, size );
 8005662:	f7ff f81d 	bl	80046a0 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8005666:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
                TimerStop( &RxTimeoutTimer );
 8005668:	1d28      	adds	r0, r5, #4
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 800566a:	87a3      	strh	r3, [r4, #60]	@ 0x3c
                TimerStop( &RxTimeoutTimer );
 800566c:	f000 fd02 	bl	8006074 <UTIL_TIMER_Stop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8005670:	1de3      	adds	r3, r4, #7
 8005672:	7fdb      	ldrb	r3, [r3, #31]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d116      	bne.n	80056a6 <SX1276OnDio0Irq+0x142>
                    TimerStop( &RxTimeoutSyncWord );
 8005678:	0020      	movs	r0, r4
 800567a:	3068      	adds	r0, #104	@ 0x68
                    SX1276.Settings.State = RF_IDLE;
 800567c:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutSyncWord );
 800567e:	f000 fcf9 	bl	8006074 <UTIL_TIMER_Stop>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8005682:	682b      	ldr	r3, [r5, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0c8      	beq.n	800561a <SX1276OnDio0Irq+0xb6>
 8005688:	689d      	ldr	r5, [r3, #8]
 800568a:	2d00      	cmp	r5, #0
 800568c:	d0c5      	beq.n	800561a <SX1276OnDio0Irq+0xb6>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 800568e:	2232      	movs	r2, #50	@ 0x32
 8005690:	2300      	movs	r3, #0
 8005692:	0030      	movs	r0, r6
 8005694:	56a2      	ldrsb	r2, [r4, r2]
 8005696:	8f61      	ldrh	r1, [r4, #58]	@ 0x3a
 8005698:	47a8      	blx	r5
 800569a:	e7be      	b.n	800561a <SX1276OnDio0Irq+0xb6>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 800569c:	2032      	movs	r0, #50	@ 0x32
 800569e:	f7ff f817 	bl	80046d0 <SX1276Read>
 80056a2:	8760      	strh	r0, [r4, #58]	@ 0x3a
 80056a4:	e7d7      	b.n	8005656 <SX1276OnDio0Irq+0xf2>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80056a6:	200d      	movs	r0, #13
 80056a8:	f7ff f812 	bl	80046d0 <SX1276Read>
 80056ac:	2140      	movs	r1, #64	@ 0x40
 80056ae:	4301      	orrs	r1, r0
 80056b0:	b2c9      	uxtb	r1, r1
 80056b2:	200d      	movs	r0, #13
 80056b4:	f7fe ffc1 	bl	800463a <SX1276Write>
 80056b8:	e7e3      	b.n	8005682 <SX1276OnDio0Irq+0x11e>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1276Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 80056ba:	2019      	movs	r0, #25
 80056bc:	f7ff f808 	bl	80046d0 <SX1276Read>
 80056c0:	0026      	movs	r6, r4
 80056c2:	b240      	sxtb	r0, r0
 80056c4:	3002      	adds	r0, #2
 80056c6:	1080      	asrs	r0, r0, #2
 80056c8:	3660      	adds	r6, #96	@ 0x60
 80056ca:	7030      	strb	r0, [r6, #0]
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 80056cc:	201a      	movs	r0, #26
 80056ce:	f7fe ffff 	bl	80046d0 <SX1276Read>
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80056d2:	2200      	movs	r2, #0
 80056d4:	56b2      	ldrsb	r2, [r6, r2]
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 80056d6:	b203      	sxth	r3, r0
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue < 0 )
 80056d8:	4934      	ldr	r1, [pc, #208]	@ (80057ac <SX1276OnDio0Irq+0x248>)
 80056da:	111b      	asrs	r3, r3, #4
 80056dc:	2a00      	cmp	r2, #0
 80056de:	da41      	bge.n	8005764 <SX1276OnDio0Irq+0x200>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80056e0:	68a6      	ldr	r6, [r4, #8]
                                                                          SX1276.Settings.LoRaPacketHandler.SnrValue;
 80056e2:	b292      	uxth	r2, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80056e4:	b29b      	uxth	r3, r3
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80056e6:	428e      	cmp	r6, r1
 80056e8:	d937      	bls.n	800575a <SX1276OnDio0Irq+0x1f6>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 80056ea:	3a9d      	subs	r2, #157	@ 0x9d
 80056ec:	1882      	adds	r2, r0, r2
 80056ee:	189a      	adds	r2, r3, r2
 80056f0:	b210      	sxth	r0, r2
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 80056f2:	0023      	movs	r3, r4
 80056f4:	3362      	adds	r3, #98	@ 0x62
 80056f6:	8018      	strh	r0, [r3, #0]
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 80056f8:	0026      	movs	r6, r4
 80056fa:	2013      	movs	r0, #19
 80056fc:	f7fe ffe8 	bl	80046d0 <SX1276Read>
 8005700:	3664      	adds	r6, #100	@ 0x64
 8005702:	7030      	strb	r0, [r6, #0]
                    SX1276Write( REG_LR_FIFOADDRPTR, SX1276Read( REG_LR_FIFORXCURRENTADDR ) );
 8005704:	2010      	movs	r0, #16
 8005706:	f7fe ffe3 	bl	80046d0 <SX1276Read>
 800570a:	0001      	movs	r1, r0
 800570c:	200d      	movs	r0, #13
 800570e:	f7fe ff94 	bl	800463a <SX1276Write>
    SX1276ReadBuffer( 0, buffer, size );
 8005712:	7832      	ldrb	r2, [r6, #0]
 8005714:	4e24      	ldr	r6, [pc, #144]	@ (80057a8 <SX1276OnDio0Irq+0x244>)
 8005716:	2000      	movs	r0, #0
 8005718:	0031      	movs	r1, r6
 800571a:	f7fe ffc1 	bl	80046a0 <SX1276ReadBuffer>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 800571e:	0023      	movs	r3, r4
 8005720:	3356      	adds	r3, #86	@ 0x56
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d100      	bne.n	800572a <SX1276OnDio0Irq+0x1c6>
                        SX1276.Settings.State = RF_IDLE;
 8005728:	7123      	strb	r3, [r4, #4]
                    TimerStop( &RxTimeoutTimer );
 800572a:	1d28      	adds	r0, r5, #4
 800572c:	f000 fca2 	bl	8006074 <UTIL_TIMER_Stop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8005730:	682b      	ldr	r3, [r5, #0]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d100      	bne.n	8005738 <SX1276OnDio0Irq+0x1d4>
 8005736:	e721      	b.n	800557c <SX1276OnDio0Irq+0x18>
 8005738:	689d      	ldr	r5, [r3, #8]
 800573a:	2d00      	cmp	r5, #0
 800573c:	d100      	bne.n	8005740 <SX1276OnDio0Irq+0x1dc>
 800573e:	e71d      	b.n	800557c <SX1276OnDio0Irq+0x18>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8005740:	0023      	movs	r3, r4
 8005742:	0022      	movs	r2, r4
 8005744:	3360      	adds	r3, #96	@ 0x60
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	3464      	adds	r4, #100	@ 0x64
 800574a:	3262      	adds	r2, #98	@ 0x62
 800574c:	2100      	movs	r1, #0
 800574e:	5e52      	ldrsh	r2, [r2, r1]
 8005750:	0030      	movs	r0, r6
 8005752:	7821      	ldrb	r1, [r4, #0]
 8005754:	b25b      	sxtb	r3, r3
 8005756:	47a8      	blx	r5
 8005758:	e710      	b.n	800557c <SX1276OnDio0Irq+0x18>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 800575a:	3aa4      	subs	r2, #164	@ 0xa4
 800575c:	1882      	adds	r2, r0, r2
 800575e:	189b      	adds	r3, r3, r2
 8005760:	b218      	sxth	r0, r3
 8005762:	e7c6      	b.n	80056f2 <SX1276OnDio0Irq+0x18e>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8005764:	68a2      	ldr	r2, [r4, #8]
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 8005766:	b29b      	uxth	r3, r3
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8005768:	428a      	cmp	r2, r1
 800576a:	d903      	bls.n	8005774 <SX1276OnDio0Irq+0x210>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 800576c:	389d      	subs	r0, #157	@ 0x9d
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 800576e:	1818      	adds	r0, r3, r0
 8005770:	b200      	sxth	r0, r0
 8005772:	e7be      	b.n	80056f2 <SX1276OnDio0Irq+0x18e>
 8005774:	38a4      	subs	r0, #164	@ 0xa4
 8005776:	e7fa      	b.n	800576e <SX1276OnDio0Irq+0x20a>
            TimerStop( &TxTimeoutTimer );
 8005778:	480d      	ldr	r0, [pc, #52]	@ (80057b0 <SX1276OnDio0Irq+0x24c>)
 800577a:	4d0a      	ldr	r5, [pc, #40]	@ (80057a4 <SX1276OnDio0Irq+0x240>)
 800577c:	f000 fc7a 	bl	8006074 <UTIL_TIMER_Stop>
            switch( SX1276.Settings.Modem )
 8005780:	7963      	ldrb	r3, [r4, #5]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d103      	bne.n	800578e <SX1276OnDio0Irq+0x22a>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8005786:	2108      	movs	r1, #8
 8005788:	2012      	movs	r0, #18
 800578a:	f7fe ff56 	bl	800463a <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 800578e:	2300      	movs	r3, #0
 8005790:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8005792:	682b      	ldr	r3, [r5, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d100      	bne.n	800579a <SX1276OnDio0Irq+0x236>
 8005798:	e6f0      	b.n	800557c <SX1276OnDio0Irq+0x18>
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	e712      	b.n	80055c4 <SX1276OnDio0Irq+0x60>
 800579e:	46c0      	nop			@ (mov r8, r8)
 80057a0:	200004b8 	.word	0x200004b8
 80057a4:	20000538 	.word	0x20000538
 80057a8:	2000056c 	.word	0x2000056c
 80057ac:	1f4add40 	.word	0x1f4add40
 80057b0:	20000554 	.word	0x20000554

080057b4 <SX1276Send>:
{
 80057b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057b6:	466b      	mov	r3, sp
    switch( SX1276.Settings.Modem )
 80057b8:	4c5f      	ldr	r4, [pc, #380]	@ (8005938 <SX1276Send+0x184>)
{
 80057ba:	71d9      	strb	r1, [r3, #7]
    switch( SX1276.Settings.Modem )
 80057bc:	7965      	ldrb	r5, [r4, #5]
{
 80057be:	1ddf      	adds	r7, r3, #7
 80057c0:	0006      	movs	r6, r0
    switch( SX1276.Settings.Modem )
 80057c2:	2d00      	cmp	r5, #0
 80057c4:	d01c      	beq.n	8005800 <SX1276Send+0x4c>
 80057c6:	2d01      	cmp	r5, #1
 80057c8:	d041      	beq.n	800584e <SX1276Send+0x9a>
 80057ca:	2600      	movs	r6, #0
    TimerStop( &RxTimeoutTimer );
 80057cc:	4d5b      	ldr	r5, [pc, #364]	@ (800593c <SX1276Send+0x188>)
 80057ce:	485c      	ldr	r0, [pc, #368]	@ (8005940 <SX1276Send+0x18c>)
 80057d0:	f000 fc50 	bl	8006074 <UTIL_TIMER_Stop>
    TimerSetValue( &TxTimeoutTimer, timeout );
 80057d4:	0028      	movs	r0, r5
 80057d6:	0031      	movs	r1, r6
 80057d8:	301c      	adds	r0, #28
 80057da:	f000 fcdd 	bl	8006198 <UTIL_TIMER_SetPeriod>
    switch( SX1276.Settings.Modem )
 80057de:	7963      	ldrb	r3, [r4, #5]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d100      	bne.n	80057e6 <SX1276Send+0x32>
 80057e4:	e072      	b.n	80058cc <SX1276Send+0x118>
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d100      	bne.n	80057ec <SX1276Send+0x38>
 80057ea:	e088      	b.n	80058fe <SX1276Send+0x14a>
    TimerStart( &TxTimeoutTimer );
 80057ec:	0028      	movs	r0, r5
    SX1276.Settings.State = RF_TX_RUNNING;
 80057ee:	2302      	movs	r3, #2
    TimerStart( &TxTimeoutTimer );
 80057f0:	301c      	adds	r0, #28
    SX1276.Settings.State = RF_TX_RUNNING;
 80057f2:	7123      	strb	r3, [r4, #4]
    TimerStart( &TxTimeoutTimer );
 80057f4:	f000 fc92 	bl	800611c <UTIL_TIMER_Start>
    if( opMode == RF_OPMODE_SLEEP )
 80057f8:	2003      	movs	r0, #3
 80057fa:	f7ff f80b 	bl	8004814 <SX1276SetOpMode.part.0>
}
 80057fe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8005800:	87a5      	strh	r5, [r4, #60]	@ 0x3c
            SX1276.Settings.FskPacketHandler.Size = size;
 8005802:	783d      	ldrb	r5, [r7, #0]
            if( SX1276.Settings.Fsk.FixLen == false )
 8005804:	1ce3      	adds	r3, r4, #3
            SX1276.Settings.FskPacketHandler.Size = size;
 8005806:	8765      	strh	r5, [r4, #58]	@ 0x3a
            if( SX1276.Settings.Fsk.FixLen == false )
 8005808:	7fd8      	ldrb	r0, [r3, #31]
 800580a:	2800      	cmp	r0, #0
 800580c:	d11a      	bne.n	8005844 <SX1276Send+0x90>
    SX1276WriteBuffer( 0, buffer, size );
 800580e:	2201      	movs	r2, #1
 8005810:	0039      	movs	r1, r7
 8005812:	f7fe fefa 	bl	800460a <SX1276WriteBuffer>
            if( ( size > 0 ) && ( size <= 64 ) )
 8005816:	1e6b      	subs	r3, r5, #1
 8005818:	2b3f      	cmp	r3, #63	@ 0x3f
 800581a:	d905      	bls.n	8005828 <SX1276Send+0x74>
                RADIO_MEMCPY8( RxTxBuffer, buffer, size );
 800581c:	002a      	movs	r2, r5
 800581e:	0031      	movs	r1, r6
 8005820:	4848      	ldr	r0, [pc, #288]	@ (8005944 <SX1276Send+0x190>)
 8005822:	f000 fad5 	bl	8005dd0 <UTIL_MEM_cpy_8>
 8005826:	2520      	movs	r5, #32
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8005828:	0027      	movs	r7, r4
    SX1276WriteBuffer( 0, buffer, size );
 800582a:	002a      	movs	r2, r5
 800582c:	0031      	movs	r1, r6
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 800582e:	373f      	adds	r7, #63	@ 0x3f
    SX1276WriteBuffer( 0, buffer, size );
 8005830:	2000      	movs	r0, #0
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 8005832:	703d      	strb	r5, [r7, #0]
    SX1276WriteBuffer( 0, buffer, size );
 8005834:	f7fe fee9 	bl	800460a <SX1276WriteBuffer>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8005838:	783b      	ldrb	r3, [r7, #0]
 800583a:	8fa2      	ldrh	r2, [r4, #60]	@ 0x3c
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 800583c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 800583e:	189b      	adds	r3, r3, r2
 8005840:	87a3      	strh	r3, [r4, #60]	@ 0x3c
        break;
 8005842:	e7c3      	b.n	80057cc <SX1276Send+0x18>
                SX1276Write( REG_PAYLOADLENGTH, size );
 8005844:	0029      	movs	r1, r5
 8005846:	2032      	movs	r0, #50	@ 0x32
 8005848:	f7fe fef7 	bl	800463a <SX1276Write>
 800584c:	e7e3      	b.n	8005816 <SX1276Send+0x62>
            if( SX1276.Settings.LoRa.IqInverted == true )
 800584e:	0023      	movs	r3, r4
 8005850:	3355      	adds	r3, #85	@ 0x55
 8005852:	781b      	ldrb	r3, [r3, #0]
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8005854:	2033      	movs	r0, #51	@ 0x33
            if( SX1276.Settings.LoRa.IqInverted == true )
 8005856:	2b00      	cmp	r3, #0
 8005858:	d02d      	beq.n	80058b6 <SX1276Send+0x102>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 800585a:	f7fe ff39 	bl	80046d0 <SX1276Read>
 800585e:	2341      	movs	r3, #65	@ 0x41
 8005860:	4398      	bics	r0, r3
 8005862:	b2c1      	uxtb	r1, r0
 8005864:	2033      	movs	r0, #51	@ 0x33
 8005866:	f7fe fee8 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 800586a:	2119      	movs	r1, #25
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800586c:	203b      	movs	r0, #59	@ 0x3b
 800586e:	f7fe fee4 	bl	800463a <SX1276Write>
            SX1276.Settings.LoRaPacketHandler.Size = size;
 8005872:	0023      	movs	r3, r4
 8005874:	783d      	ldrb	r5, [r7, #0]
 8005876:	3364      	adds	r3, #100	@ 0x64
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 8005878:	0029      	movs	r1, r5
 800587a:	2022      	movs	r0, #34	@ 0x22
            SX1276.Settings.LoRaPacketHandler.Size = size;
 800587c:	701d      	strb	r5, [r3, #0]
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 800587e:	f7fe fedc 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 8005882:	2100      	movs	r1, #0
 8005884:	200e      	movs	r0, #14
 8005886:	f7fe fed8 	bl	800463a <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 800588a:	2100      	movs	r1, #0
 800588c:	200d      	movs	r0, #13
 800588e:	f7fe fed4 	bl	800463a <SX1276Write>
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8005892:	2001      	movs	r0, #1
 8005894:	f7fe ff1c 	bl	80046d0 <SX1276Read>
 8005898:	23f8      	movs	r3, #248	@ 0xf8
 800589a:	4398      	bics	r0, r3
 800589c:	d104      	bne.n	80058a8 <SX1276Send+0xf4>
                SX1276SetStby( );
 800589e:	f7fe ffe5 	bl	800486c <SX1276SetStby>
                RADIO_DELAY_MS( 1 );
 80058a2:	2001      	movs	r0, #1
 80058a4:	f7fb fd16 	bl	80012d4 <HAL_Delay>
    SX1276WriteBuffer( 0, buffer, size );
 80058a8:	0031      	movs	r1, r6
 80058aa:	002a      	movs	r2, r5
 80058ac:	2000      	movs	r0, #0
 80058ae:	f7fe feac 	bl	800460a <SX1276WriteBuffer>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 80058b2:	6da6      	ldr	r6, [r4, #88]	@ 0x58
        break;
 80058b4:	e78a      	b.n	80057cc <SX1276Send+0x18>
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 80058b6:	f7fe ff0b 	bl	80046d0 <SX1276Read>
 80058ba:	2341      	movs	r3, #65	@ 0x41
 80058bc:	4398      	bics	r0, r3
 80058be:	4305      	orrs	r5, r0
 80058c0:	b2e9      	uxtb	r1, r5
 80058c2:	2033      	movs	r0, #51	@ 0x33
 80058c4:	f7fe feb9 	bl	800463a <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80058c8:	211d      	movs	r1, #29
 80058ca:	e7cf      	b.n	800586c <SX1276Send+0xb8>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80058cc:	2040      	movs	r0, #64	@ 0x40
 80058ce:	f7fe feff 	bl	80046d0 <SX1276Read>
 80058d2:	2103      	movs	r1, #3
 80058d4:	4001      	ands	r1, r0
 80058d6:	2040      	movs	r0, #64	@ 0x40
 80058d8:	f7fe feaf 	bl	800463a <SX1276Write>
            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80058dc:	2041      	movs	r0, #65	@ 0x41
 80058de:	f7fe fef7 	bl	80046d0 <SX1276Read>
 80058e2:	213e      	movs	r1, #62	@ 0x3e
 80058e4:	4001      	ands	r1, r0
 80058e6:	2041      	movs	r0, #65	@ 0x41
 80058e8:	f7fe fea7 	bl	800463a <SX1276Write>
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 80058ec:	2035      	movs	r0, #53	@ 0x35
 80058ee:	f7fe feef 	bl	80046d0 <SX1276Read>
 80058f2:	233f      	movs	r3, #63	@ 0x3f
 80058f4:	4018      	ands	r0, r3
 80058f6:	0023      	movs	r3, r4
 80058f8:	333e      	adds	r3, #62	@ 0x3e
 80058fa:	7018      	strb	r0, [r3, #0]
        break;
 80058fc:	e776      	b.n	80057ec <SX1276Send+0x38>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80058fe:	0023      	movs	r3, r4
 8005900:	3353      	adds	r3, #83	@ 0x53
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00e      	beq.n	8005926 <SX1276Send+0x172>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8005908:	21f5      	movs	r1, #245	@ 0xf5
 800590a:	2011      	movs	r0, #17
 800590c:	f7fe fe95 	bl	800463a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8005910:	2040      	movs	r0, #64	@ 0x40
 8005912:	f7fe fedd 	bl	80046d0 <SX1276Read>
 8005916:	2333      	movs	r3, #51	@ 0x33
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8005918:	0001      	movs	r1, r0
 800591a:	2040      	movs	r0, #64	@ 0x40
 800591c:	4019      	ands	r1, r3
 800591e:	4301      	orrs	r1, r0
 8005920:	f7fe fe8b 	bl	800463a <SX1276Write>
 8005924:	e762      	b.n	80057ec <SX1276Send+0x38>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8005926:	21f7      	movs	r1, #247	@ 0xf7
 8005928:	2011      	movs	r0, #17
 800592a:	f7fe fe86 	bl	800463a <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 800592e:	2040      	movs	r0, #64	@ 0x40
 8005930:	f7fe fece 	bl	80046d0 <SX1276Read>
 8005934:	233f      	movs	r3, #63	@ 0x3f
 8005936:	e7ef      	b.n	8005918 <SX1276Send+0x164>
 8005938:	200004b8 	.word	0x200004b8
 800593c:	20000538 	.word	0x20000538
 8005940:	2000053c 	.word	0x2000053c
 8005944:	2000056c 	.word	0x2000056c

08005948 <SX1276OnDio1Irq>:
{
 8005948:	b570      	push	{r4, r5, r6, lr}
    switch( SX1276.Settings.State )
 800594a:	4c39      	ldr	r4, [pc, #228]	@ (8005a30 <SX1276OnDio1Irq+0xe8>)
 800594c:	7925      	ldrb	r5, [r4, #4]
 800594e:	2d01      	cmp	r5, #1
 8005950:	d002      	beq.n	8005958 <SX1276OnDio1Irq+0x10>
 8005952:	2d02      	cmp	r5, #2
 8005954:	d050      	beq.n	80059f8 <SX1276OnDio1Irq+0xb0>
}
 8005956:	bd70      	pop	{r4, r5, r6, pc}
            switch( SX1276.Settings.Modem )
 8005958:	7963      	ldrb	r3, [r4, #5]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d017      	beq.n	800598e <SX1276OnDio1Irq+0x46>
 800595e:	2b01      	cmp	r3, #1
 8005960:	d1f9      	bne.n	8005956 <SX1276OnDio1Irq+0xe>
                if( Sx_Board_GetDio1PinState( ) == 0 )
 8005962:	f7fc f92b 	bl	8001bbc <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>
 8005966:	2800      	cmp	r0, #0
 8005968:	d0f5      	beq.n	8005956 <SX1276OnDio1Irq+0xe>
                TimerStop( &RxTimeoutTimer );
 800596a:	4832      	ldr	r0, [pc, #200]	@ (8005a34 <SX1276OnDio1Irq+0xec>)
 800596c:	4d32      	ldr	r5, [pc, #200]	@ (8005a38 <SX1276OnDio1Irq+0xf0>)
 800596e:	f000 fb81 	bl	8006074 <UTIL_TIMER_Stop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8005972:	2180      	movs	r1, #128	@ 0x80
 8005974:	2012      	movs	r0, #18
 8005976:	f7fe fe60 	bl	800463a <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 800597a:	2300      	movs	r3, #0
 800597c:	7123      	strb	r3, [r4, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800597e:	682b      	ldr	r3, [r5, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d0e8      	beq.n	8005956 <SX1276OnDio1Irq+0xe>
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d0e5      	beq.n	8005956 <SX1276OnDio1Irq+0xe>
                    RadioEvents->RxTimeout( );
 800598a:	4798      	blx	r3
 800598c:	e7e3      	b.n	8005956 <SX1276OnDio1Irq+0xe>
                if( Sx_Board_GetDio1PinState( ) == 0 )
 800598e:	f7fc f915 	bl	8001bbc <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>
 8005992:	2800      	cmp	r0, #0
 8005994:	d0df      	beq.n	8005956 <SX1276OnDio1Irq+0xe>
                TimerStop( &RxTimeoutSyncWord );
 8005996:	0020      	movs	r0, r4
 8005998:	3068      	adds	r0, #104	@ 0x68
 800599a:	f000 fb6b 	bl	8006074 <UTIL_TIMER_Stop>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 800599e:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
 80059a0:	8fa2      	ldrh	r2, [r4, #60]	@ 0x3c
 80059a2:	4313      	orrs	r3, r2
 80059a4:	d108      	bne.n	80059b8 <SX1276OnDio1Irq+0x70>
                    if( SX1276.Settings.Fsk.FixLen == false )
 80059a6:	1ce3      	adds	r3, r4, #3
 80059a8:	7fd8      	ldrb	r0, [r3, #31]
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d119      	bne.n	80059e2 <SX1276OnDio1Irq+0x9a>
    SX1276ReadBuffer( 0, buffer, size );
 80059ae:	0021      	movs	r1, r4
 80059b0:	002a      	movs	r2, r5
 80059b2:	313a      	adds	r1, #58	@ 0x3a
 80059b4:	f7fe fe74 	bl	80046a0 <SX1276ReadBuffer>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80059b8:	0025      	movs	r5, r4
 80059ba:	353e      	adds	r5, #62	@ 0x3e
 80059bc:	8fa0      	ldrh	r0, [r4, #60]	@ 0x3c
 80059be:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80059c0:	491e      	ldr	r1, [pc, #120]	@ (8005a3c <SX1276OnDio1Irq+0xf4>)
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80059c2:	782a      	ldrb	r2, [r5, #0]
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80059c4:	1841      	adds	r1, r0, r1
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) >= SX1276.Settings.FskPacketHandler.FifoThresh )
 80059c6:	1a1b      	subs	r3, r3, r0
 80059c8:	4293      	cmp	r3, r2
 80059ca:	db0f      	blt.n	80059ec <SX1276OnDio1Irq+0xa4>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh - 1 );
 80059cc:	3a01      	subs	r2, #1
    SX1276ReadBuffer( 0, buffer, size );
 80059ce:	b2d2      	uxtb	r2, r2
 80059d0:	2000      	movs	r0, #0
 80059d2:	f7fe fe65 	bl	80046a0 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh - 1;
 80059d6:	8fa2      	ldrh	r2, [r4, #60]	@ 0x3c
 80059d8:	782b      	ldrb	r3, [r5, #0]
 80059da:	3a01      	subs	r2, #1
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 80059dc:	189b      	adds	r3, r3, r2
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 80059de:	87a3      	strh	r3, [r4, #60]	@ 0x3c
}
 80059e0:	e7b9      	b.n	8005956 <SX1276OnDio1Irq+0xe>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 80059e2:	2032      	movs	r0, #50	@ 0x32
 80059e4:	f7fe fe74 	bl	80046d0 <SX1276Read>
 80059e8:	8760      	strh	r0, [r4, #58]	@ 0x3a
 80059ea:	e7e5      	b.n	80059b8 <SX1276OnDio1Irq+0x70>
    SX1276ReadBuffer( 0, buffer, size );
 80059ec:	2000      	movs	r0, #0
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	f7fe fe56 	bl	80046a0 <SX1276ReadBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 80059f4:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
 80059f6:	e7f2      	b.n	80059de <SX1276OnDio1Irq+0x96>
            switch( SX1276.Settings.Modem )
 80059f8:	7965      	ldrb	r5, [r4, #5]
 80059fa:	2d00      	cmp	r5, #0
 80059fc:	d1ab      	bne.n	8005956 <SX1276OnDio1Irq+0xe>
                if( Sx_Board_GetDio1PinState( ) == 1 )
 80059fe:	f7fc f8dd 	bl	8001bbc <CMWX1ZZABZ0XX_RADIO_GetDio1PinState>
 8005a02:	2801      	cmp	r0, #1
 8005a04:	d0a7      	beq.n	8005956 <SX1276OnDio1Irq+0xe>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8005a06:	0026      	movs	r6, r4
 8005a08:	363f      	adds	r6, #63	@ 0x3f
 8005a0a:	8fa0      	ldrh	r0, [r4, #60]	@ 0x3c
 8005a0c:	8f63      	ldrh	r3, [r4, #58]	@ 0x3a
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8005a0e:	490b      	ldr	r1, [pc, #44]	@ (8005a3c <SX1276OnDio1Irq+0xf4>)
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8005a10:	7832      	ldrb	r2, [r6, #0]
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 8005a12:	1841      	adds	r1, r0, r1
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 8005a14:	1a1b      	subs	r3, r3, r0
 8005a16:	4293      	cmp	r3, r2
 8005a18:	dd05      	ble.n	8005a26 <SX1276OnDio1Irq+0xde>
    SX1276WriteBuffer( 0, buffer, size );
 8005a1a:	0028      	movs	r0, r5
 8005a1c:	f7fe fdf5 	bl	800460a <SX1276WriteBuffer>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8005a20:	7833      	ldrb	r3, [r6, #0]
 8005a22:	8fa2      	ldrh	r2, [r4, #60]	@ 0x3c
 8005a24:	e7da      	b.n	80059dc <SX1276OnDio1Irq+0x94>
    SX1276WriteBuffer( 0, buffer, size );
 8005a26:	0028      	movs	r0, r5
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	f7fe fdee 	bl	800460a <SX1276WriteBuffer>
 8005a2e:	e7e1      	b.n	80059f4 <SX1276OnDio1Irq+0xac>
 8005a30:	200004b8 	.word	0x200004b8
 8005a34:	2000053c 	.word	0x2000053c
 8005a38:	20000538 	.word	0x20000538
 8005a3c:	2000056c 	.word	0x2000056c

08005a40 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8005a40:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a42:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005a46:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8005a48:	4b16      	ldr	r3, [pc, #88]	@ (8005aa4 <TRACE_AllocateBufer+0x64>)
 8005a4a:	8a5d      	ldrh	r5, [r3, #18]
 8005a4c:	8a1a      	ldrh	r2, [r3, #16]
 8005a4e:	4295      	cmp	r5, r2
 8005a50:	d114      	bne.n	8005a7c <TRACE_AllocateBufer+0x3c>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8005a52:	2280      	movs	r2, #128	@ 0x80
 8005a54:	0092      	lsls	r2, r2, #2
 8005a56:	1b52      	subs	r2, r2, r5
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8005a58:	b292      	uxth	r2, r2
 8005a5a:	4290      	cmp	r0, r2
 8005a5c:	d306      	bcc.n	8005a6c <TRACE_AllocateBufer+0x2c>
 8005a5e:	4285      	cmp	r5, r0
 8005a60:	d916      	bls.n	8005a90 <TRACE_AllocateBufer+0x50>
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8005a62:	2201      	movs	r2, #1
 8005a64:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8005a66:	2200      	movs	r2, #0
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8005a68:	801d      	strh	r5, [r3, #0]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8005a6a:	825a      	strh	r2, [r3, #18]
#endif
  }

  if(freesize > Size)
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8005a6c:	8a5a      	ldrh	r2, [r3, #18]
 8005a6e:	800a      	strh	r2, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8005a70:	1812      	adds	r2, r2, r0
 8005a72:	05d2      	lsls	r2, r2, #23
 8005a74:	0dd2      	lsrs	r2, r2, #23
    ret = 0;
 8005a76:	2000      	movs	r0, #0
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8005a78:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8005a7a:	e00b      	b.n	8005a94 <TRACE_AllocateBufer+0x54>
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8005a7c:	4295      	cmp	r5, r2
 8005a7e:	d90c      	bls.n	8005a9a <TRACE_AllocateBufer+0x5a>
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8005a80:	2680      	movs	r6, #128	@ 0x80
 8005a82:	00b6      	lsls	r6, r6, #2
 8005a84:	1b76      	subs	r6, r6, r5
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8005a86:	b2b6      	uxth	r6, r6
 8005a88:	4286      	cmp	r6, r0
 8005a8a:	d8ef      	bhi.n	8005a6c <TRACE_AllocateBufer+0x2c>
 8005a8c:	4282      	cmp	r2, r0
 8005a8e:	d8e8      	bhi.n	8005a62 <TRACE_AllocateBufer+0x22>
  int16_t ret = -1;
 8005a90:	2001      	movs	r0, #1
 8005a92:	4240      	negs	r0, r0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a94:	f384 8810 	msr	PRIMASK, r4
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 8005a98:	bd70      	pop	{r4, r5, r6, pc}
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8005a9a:	1b52      	subs	r2, r2, r5
  if(freesize > Size)
 8005a9c:	b292      	uxth	r2, r2
 8005a9e:	4282      	cmp	r2, r0
 8005aa0:	d8e4      	bhi.n	8005a6c <TRACE_AllocateBufer+0x2c>
 8005aa2:	e7f5      	b.n	8005a90 <TRACE_AllocateBufer+0x50>
 8005aa4:	2000066c 	.word	0x2000066c

08005aa8 <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aa8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005aac:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 8005aae:	4a03      	ldr	r2, [pc, #12]	@ (8005abc <TRACE_Lock+0x14>)
 8005ab0:	8ad3      	ldrh	r3, [r2, #22]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ab6:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8005aba:	4770      	bx	lr
 8005abc:	2000066c 	.word	0x2000066c

08005ac0 <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ac0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005ac4:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 8005ac6:	4a03      	ldr	r2, [pc, #12]	@ (8005ad4 <TRACE_UnLock+0x14>)
 8005ac8:	8ad3      	ldrh	r3, [r2, #22]
 8005aca:	3b01      	subs	r3, #1
 8005acc:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ace:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8005ad2:	4770      	bx	lr
 8005ad4:	2000066c 	.word	0x2000066c

08005ad8 <UTIL_ADV_TRACE_Init>:
{
 8005ad8:	b510      	push	{r4, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8005ada:	2218      	movs	r2, #24
 8005adc:	2100      	movs	r1, #0
 8005ade:	4807      	ldr	r0, [pc, #28]	@ (8005afc <UTIL_ADV_TRACE_Init+0x24>)
 8005ae0:	f000 f980 	bl	8005de4 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8005ae4:	2280      	movs	r2, #128	@ 0x80
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	4805      	ldr	r0, [pc, #20]	@ (8005b00 <UTIL_ADV_TRACE_Init+0x28>)
 8005aea:	0092      	lsls	r2, r2, #2
 8005aec:	f000 f97a 	bl	8005de4 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8005af0:	4b04      	ldr	r3, [pc, #16]	@ (8005b04 <UTIL_ADV_TRACE_Init+0x2c>)
 8005af2:	4805      	ldr	r0, [pc, #20]	@ (8005b08 <UTIL_ADV_TRACE_Init+0x30>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4798      	blx	r3
}
 8005af8:	bd10      	pop	{r4, pc}
 8005afa:	46c0      	nop			@ (mov r8, r8)
 8005afc:	2000066c 	.word	0x2000066c
 8005b00:	20000784 	.word	0x20000784
 8005b04:	08006ec4 	.word	0x08006ec4
 8005b08:	08005c71 	.word	0x08005c71

08005b0c <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8005b0c:	4b01      	ldr	r3, [pc, #4]	@ (8005b14 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 8005b0e:	6058      	str	r0, [r3, #4]
}
 8005b10:	4770      	bx	lr
 8005b12:	46c0      	nop			@ (mov r8, r8)
 8005b14:	2000066c 	.word	0x2000066c

08005b18 <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8005b18:	4b01      	ldr	r3, [pc, #4]	@ (8005b20 <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 8005b1a:	7218      	strb	r0, [r3, #8]
}
 8005b1c:	4770      	bx	lr
 8005b1e:	46c0      	nop			@ (mov r8, r8)
 8005b20:	2000066c 	.word	0x2000066c

08005b24 <TRACE_Send>:
{
 8005b24:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b26:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005b2a:	b672      	cpsid	i
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8005b2c:	4c1b      	ldr	r4, [pc, #108]	@ (8005b9c <TRACE_Send+0x78>)
  if(TRACE_IsLocked() == 0u)
 8005b2e:	8ae6      	ldrh	r6, [r4, #22]
 8005b30:	2e00      	cmp	r6, #0
 8005b32:	d12f      	bne.n	8005b94 <TRACE_Send+0x70>
    TRACE_Lock();
 8005b34:	f7ff ffb8 	bl	8005aa8 <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8005b38:	8a21      	ldrh	r1, [r4, #16]
 8005b3a:	8a62      	ldrh	r2, [r4, #18]
 8005b3c:	4291      	cmp	r1, r2
 8005b3e:	d027      	beq.n	8005b90 <TRACE_Send+0x6c>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8005b40:	78a3      	ldrb	r3, [r4, #2]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d110      	bne.n	8005b68 <TRACE_Send+0x44>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8005b46:	8823      	ldrh	r3, [r4, #0]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8005b48:	8026      	strh	r6, [r4, #0]
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8005b4a:	1a5b      	subs	r3, r3, r1
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8005b4c:	2102      	movs	r1, #2
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	82a3      	strh	r3, [r4, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8005b52:	70a1      	strb	r1, [r4, #2]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d109      	bne.n	8005b6c <TRACE_Send+0x48>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8005b58:	70a3      	strb	r3, [r4, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8005b5a:	8223      	strh	r3, [r4, #16]
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8005b5c:	8a21      	ldrh	r1, [r4, #16]
 8005b5e:	428a      	cmp	r2, r1
 8005b60:	d911      	bls.n	8005b86 <TRACE_Send+0x62>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8005b62:	1a52      	subs	r2, r2, r1
 8005b64:	82a2      	strh	r2, [r4, #20]
 8005b66:	e001      	b.n	8005b6c <TRACE_Send+0x48>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d0f7      	beq.n	8005b5c <TRACE_Send+0x38>
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8005b6c:	8a26      	ldrh	r6, [r4, #16]
 8005b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba0 <TRACE_Send+0x7c>)
 8005b70:	18f6      	adds	r6, r6, r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b72:	f385 8810 	msr	PRIMASK, r5
      UTIL_ADV_TRACE_PreSendHook();
 8005b76:	f7fb fb9b 	bl	80012b0 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8005b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba4 <TRACE_Send+0x80>)
 8005b7c:	0030      	movs	r0, r6
 8005b7e:	8aa1      	ldrh	r1, [r4, #20]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	4798      	blx	r3
}
 8005b84:	bd70      	pop	{r4, r5, r6, pc}
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8005b86:	2380      	movs	r3, #128	@ 0x80
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	1a5b      	subs	r3, r3, r1
 8005b8c:	82a3      	strh	r3, [r4, #20]
 8005b8e:	e7ed      	b.n	8005b6c <TRACE_Send+0x48>
      TRACE_UnLock();
 8005b90:	f7ff ff96 	bl	8005ac0 <TRACE_UnLock>
 8005b94:	f385 8810 	msr	PRIMASK, r5
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8005b98:	2000      	movs	r0, #0
 8005b9a:	e7f3      	b.n	8005b84 <TRACE_Send+0x60>
 8005b9c:	2000066c 	.word	0x2000066c
 8005ba0:	20000784 	.word	0x20000784
 8005ba4:	08006ec4 	.word	0x08006ec4

08005ba8 <UTIL_ADV_TRACE_COND_FSend>:
{
 8005ba8:	b408      	push	{r3}
 8005baa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bac:	b086      	sub	sp, #24
  uint16_t timestamp_size = 0u;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	466c      	mov	r4, sp
 8005bb2:	8023      	strh	r3, [r4, #0]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8005bb4:	4b2b      	ldr	r3, [pc, #172]	@ (8005c64 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8005bb6:	7a1c      	ldrb	r4, [r3, #8]
 8005bb8:	4284      	cmp	r4, r0
 8005bba:	d34f      	bcc.n	8005c5c <UTIL_ADV_TRACE_COND_FSend+0xb4>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8005bbc:	68d8      	ldr	r0, [r3, #12]
 8005bbe:	4008      	ands	r0, r1
 8005bc0:	4288      	cmp	r0, r1
 8005bc2:	d14d      	bne.n	8005c60 <UTIL_ADV_TRACE_COND_FSend+0xb8>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d004      	beq.n	8005bd4 <UTIL_ADV_TRACE_COND_FSend+0x2c>
 8005bca:	2a00      	cmp	r2, #0
 8005bcc:	d002      	beq.n	8005bd4 <UTIL_ADV_TRACE_COND_FSend+0x2c>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8005bce:	4669      	mov	r1, sp
 8005bd0:	a802      	add	r0, sp, #8
 8005bd2:	4798      	blx	r3
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8005bd4:	2180      	movs	r1, #128	@ 0x80
  va_start( vaArgs, strFormat);
 8005bd6:	ab0c      	add	r3, sp, #48	@ 0x30
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8005bd8:	0049      	lsls	r1, r1, #1
 8005bda:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005bdc:	4822      	ldr	r0, [pc, #136]	@ (8005c68 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
  va_start( vaArgs, strFormat);
 8005bde:	9301      	str	r3, [sp, #4]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8005be0:	f000 fb38 	bl	8006254 <tiny_vsnprintf_like>
 8005be4:	0005      	movs	r5, r0
  TRACE_Lock();
 8005be6:	f7ff ff5f 	bl	8005aa8 <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8005bea:	466b      	mov	r3, sp
 8005bec:	8818      	ldrh	r0, [r3, #0]
 8005bee:	1c9c      	adds	r4, r3, #2
 8005bf0:	1940      	adds	r0, r0, r5
 8005bf2:	0021      	movs	r1, r4
 8005bf4:	b280      	uxth	r0, r0
 8005bf6:	f7ff ff23 	bl	8005a40 <TRACE_AllocateBufer>
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d029      	beq.n	8005c52 <UTIL_ADV_TRACE_COND_FSend+0xaa>
    for (idx = 0u; idx < timestamp_size; idx++)
 8005bfe:	466b      	mov	r3, sp
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8005c00:	2101      	movs	r1, #1
    for (idx = 0u; idx < timestamp_size; idx++)
 8005c02:	881a      	ldrh	r2, [r3, #0]
 8005c04:	2300      	movs	r3, #0
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8005c06:	468c      	mov	ip, r1
    for (idx = 0u; idx < timestamp_size; idx++)
 8005c08:	001e      	movs	r6, r3
 8005c0a:	8825      	ldrh	r5, [r4, #0]
 8005c0c:	4817      	ldr	r0, [pc, #92]	@ (8005c6c <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 8005c0e:	b29f      	uxth	r7, r3
 8005c10:	19e9      	adds	r1, r5, r7
 8005c12:	b289      	uxth	r1, r1
 8005c14:	42ba      	cmp	r2, r7
 8005c16:	d814      	bhi.n	8005c42 <UTIL_ADV_TRACE_COND_FSend+0x9a>
 8005c18:	2e00      	cmp	r6, #0
 8005c1a:	d001      	beq.n	8005c20 <UTIL_ADV_TRACE_COND_FSend+0x78>
 8005c1c:	1952      	adds	r2, r2, r5
 8005c1e:	8022      	strh	r2, [r4, #0]
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8005c20:	2180      	movs	r1, #128	@ 0x80
 8005c22:	8823      	ldrh	r3, [r4, #0]
 8005c24:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005c26:	0049      	lsls	r1, r1, #1
 8005c28:	18c0      	adds	r0, r0, r3
 8005c2a:	9b01      	ldr	r3, [sp, #4]
 8005c2c:	f000 fb12 	bl	8006254 <tiny_vsnprintf_like>
    TRACE_UnLock();
 8005c30:	f7ff ff46 	bl	8005ac0 <TRACE_UnLock>
    return TRACE_Send();
 8005c34:	f7ff ff76 	bl	8005b24 <TRACE_Send>
}
 8005c38:	b006      	add	sp, #24
 8005c3a:	bcf0      	pop	{r4, r5, r6, r7}
 8005c3c:	bc08      	pop	{r3}
 8005c3e:	b001      	add	sp, #4
 8005c40:	4718      	bx	r3
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8005c42:	466e      	mov	r6, sp
 8005c44:	2708      	movs	r7, #8
 8005c46:	19f6      	adds	r6, r6, r7
 8005c48:	5cf6      	ldrb	r6, [r6, r3]
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	5446      	strb	r6, [r0, r1]
 8005c4e:	4666      	mov	r6, ip
 8005c50:	e7dd      	b.n	8005c0e <UTIL_ADV_TRACE_COND_FSend+0x66>
  TRACE_UnLock();
 8005c52:	f7ff ff35 	bl	8005ac0 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 8005c56:	2003      	movs	r0, #3
    return UTIL_ADV_TRACE_REGIONMASKED;
 8005c58:	4240      	negs	r0, r0
 8005c5a:	e7ed      	b.n	8005c38 <UTIL_ADV_TRACE_COND_FSend+0x90>
    return UTIL_ADV_TRACE_GIVEUP;
 8005c5c:	2005      	movs	r0, #5
 8005c5e:	e7fb      	b.n	8005c58 <UTIL_ADV_TRACE_COND_FSend+0xb0>
    return UTIL_ADV_TRACE_REGIONMASKED;
 8005c60:	2006      	movs	r0, #6
 8005c62:	e7f9      	b.n	8005c58 <UTIL_ADV_TRACE_COND_FSend+0xb0>
 8005c64:	2000066c 	.word	0x2000066c
 8005c68:	20000684 	.word	0x20000684
 8005c6c:	20000784 	.word	0x20000784

08005c70 <TRACE_TxCpltCallback>:
{
 8005c70:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c72:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005c76:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8005c78:	4b1f      	ldr	r3, [pc, #124]	@ (8005cf8 <TRACE_TxCpltCallback+0x88>)
 8005c7a:	789a      	ldrb	r2, [r3, #2]
 8005c7c:	2a02      	cmp	r2, #2
 8005c7e:	d11d      	bne.n	8005cbc <TRACE_TxCpltCallback+0x4c>
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8005c80:	2200      	movs	r2, #0
 8005c82:	709a      	strb	r2, [r3, #2]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8005c84:	8a5c      	ldrh	r4, [r3, #18]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8005c86:	821a      	strh	r2, [r3, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8005c88:	4294      	cmp	r4, r2
 8005c8a:	d02e      	beq.n	8005cea <TRACE_TxCpltCallback+0x7a>
 8005c8c:	8ad8      	ldrh	r0, [r3, #22]
 8005c8e:	2801      	cmp	r0, #1
 8005c90:	d12b      	bne.n	8005cea <TRACE_TxCpltCallback+0x7a>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8005c92:	7898      	ldrb	r0, [r3, #2]
 8005c94:	2801      	cmp	r0, #1
 8005c96:	d117      	bne.n	8005cc8 <TRACE_TxCpltCallback+0x58>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8005c98:	8818      	ldrh	r0, [r3, #0]
 8005c9a:	1a82      	subs	r2, r0, r2
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8005c9c:	2002      	movs	r0, #2
 8005c9e:	7098      	strb	r0, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8005ca0:	2000      	movs	r0, #0
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8005ca2:	b292      	uxth	r2, r2
 8005ca4:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8005ca6:	8018      	strh	r0, [r3, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8005ca8:	4282      	cmp	r2, r0
 8005caa:	d10f      	bne.n	8005ccc <TRACE_TxCpltCallback+0x5c>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8005cac:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8005cae:	821a      	strh	r2, [r3, #16]
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8005cb0:	8a18      	ldrh	r0, [r3, #16]
 8005cb2:	4284      	cmp	r4, r0
 8005cb4:	d914      	bls.n	8005ce0 <TRACE_TxCpltCallback+0x70>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8005cb6:	1a24      	subs	r4, r4, r0
 8005cb8:	829c      	strh	r4, [r3, #20]
 8005cba:	e007      	b.n	8005ccc <TRACE_TxCpltCallback+0x5c>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8005cbc:	8a1a      	ldrh	r2, [r3, #16]
 8005cbe:	8a98      	ldrh	r0, [r3, #20]
 8005cc0:	1812      	adds	r2, r2, r0
 8005cc2:	05d2      	lsls	r2, r2, #23
 8005cc4:	0dd2      	lsrs	r2, r2, #23
 8005cc6:	e7dd      	b.n	8005c84 <TRACE_TxCpltCallback+0x14>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d0f1      	beq.n	8005cb0 <TRACE_TxCpltCallback+0x40>
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8005ccc:	8a18      	ldrh	r0, [r3, #16]
 8005cce:	4a0b      	ldr	r2, [pc, #44]	@ (8005cfc <TRACE_TxCpltCallback+0x8c>)
 8005cd0:	1880      	adds	r0, r0, r2
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd2:	f381 8810 	msr	PRIMASK, r1
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8005cd6:	8a99      	ldrh	r1, [r3, #20]
 8005cd8:	4b09      	ldr	r3, [pc, #36]	@ (8005d00 <TRACE_TxCpltCallback+0x90>)
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	4798      	blx	r3
}
 8005cde:	bd10      	pop	{r4, pc}
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8005ce0:	2280      	movs	r2, #128	@ 0x80
 8005ce2:	0092      	lsls	r2, r2, #2
 8005ce4:	1a12      	subs	r2, r2, r0
 8005ce6:	829a      	strh	r2, [r3, #20]
 8005ce8:	e7f0      	b.n	8005ccc <TRACE_TxCpltCallback+0x5c>
 8005cea:	f381 8810 	msr	PRIMASK, r1
    UTIL_ADV_TRACE_PostSendHook();
 8005cee:	f7fb fae5 	bl	80012bc <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8005cf2:	f7ff fee5 	bl	8005ac0 <TRACE_UnLock>
}
 8005cf6:	e7f2      	b.n	8005cde <TRACE_TxCpltCallback+0x6e>
 8005cf8:	2000066c 	.word	0x2000066c
 8005cfc:	20000784 	.word	0x20000784
 8005d00:	08006ec4 	.word	0x08006ec4

08005d04 <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8005d04:	2200      	movs	r2, #0
 8005d06:	4b02      	ldr	r3, [pc, #8]	@ (8005d10 <UTIL_LPM_Init+0xc>)
 8005d08:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8005d0a:	605a      	str	r2, [r3, #4]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8005d0c:	4770      	bx	lr
 8005d0e:	46c0      	nop			@ (mov r8, r8)
 8005d10:	20000984 	.word	0x20000984

08005d14 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8005d14:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d16:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005d1a:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8005d1c:	2900      	cmp	r1, #0
 8005d1e:	d008      	beq.n	8005d32 <UTIL_LPM_SetStopMode+0x1e>
 8005d20:	2901      	cmp	r1, #1
 8005d22:	d103      	bne.n	8005d2c <UTIL_LPM_SetStopMode+0x18>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8005d24:	4a05      	ldr	r2, [pc, #20]	@ (8005d3c <UTIL_LPM_SetStopMode+0x28>)
 8005d26:	6813      	ldr	r3, [r2, #0]
 8005d28:	4303      	orrs	r3, r0
      break;
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8005d2a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d2c:	f384 8810 	msr	PRIMASK, r4
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8005d30:	bd10      	pop	{r4, pc}
      StopModeDisable &= ( ~lpm_id_bm );
 8005d32:	4a02      	ldr	r2, [pc, #8]	@ (8005d3c <UTIL_LPM_SetStopMode+0x28>)
 8005d34:	6813      	ldr	r3, [r2, #0]
 8005d36:	4383      	bics	r3, r0
 8005d38:	e7f7      	b.n	8005d2a <UTIL_LPM_SetStopMode+0x16>
 8005d3a:	46c0      	nop			@ (mov r8, r8)
 8005d3c:	20000984 	.word	0x20000984

08005d40 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8005d40:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d42:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005d46:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 8005d48:	2900      	cmp	r1, #0
 8005d4a:	d008      	beq.n	8005d5e <UTIL_LPM_SetOffMode+0x1e>
 8005d4c:	2901      	cmp	r1, #1
 8005d4e:	d103      	bne.n	8005d58 <UTIL_LPM_SetOffMode+0x18>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8005d50:	4a05      	ldr	r2, [pc, #20]	@ (8005d68 <UTIL_LPM_SetOffMode+0x28>)
 8005d52:	6853      	ldr	r3, [r2, #4]
 8005d54:	4303      	orrs	r3, r0
      break;
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8005d56:	6053      	str	r3, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d58:	f384 8810 	msr	PRIMASK, r4
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8005d5c:	bd10      	pop	{r4, pc}
      OffModeDisable &= ( ~lpm_id_bm );
 8005d5e:	4a02      	ldr	r2, [pc, #8]	@ (8005d68 <UTIL_LPM_SetOffMode+0x28>)
 8005d60:	6853      	ldr	r3, [r2, #4]
 8005d62:	4383      	bics	r3, r0
 8005d64:	e7f7      	b.n	8005d56 <UTIL_LPM_SetOffMode+0x16>
 8005d66:	46c0      	nop			@ (mov r8, r8)
 8005d68:	20000984 	.word	0x20000984

08005d6c <UTIL_LPM_GetMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d6c:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005d70:	b672      	cpsid	i
  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
  {
    /**
     * At least one user disallows Stop Mode
     */
    mode_selected = UTIL_LPM_SLEEPMODE;
 8005d72:	2000      	movs	r0, #0
  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8005d74:	4b05      	ldr	r3, [pc, #20]	@ (8005d8c <UTIL_LPM_GetMode+0x20>)
 8005d76:	6819      	ldr	r1, [r3, #0]
 8005d78:	4281      	cmp	r1, r0
 8005d7a:	d103      	bne.n	8005d84 <UTIL_LPM_GetMode+0x18>
  }
  else
  {
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8005d7c:	6858      	ldr	r0, [r3, #4]
    {
      /**
       * At least one user disallows Off Mode
       */
      mode_selected = UTIL_LPM_STOPMODE;
 8005d7e:	4243      	negs	r3, r0
 8005d80:	4158      	adcs	r0, r3
 8005d82:	3001      	adds	r0, #1
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d84:	f382 8810 	msr	PRIMASK, r2
  }

  UTIL_LPM_EXIT_CRITICAL_SECTION( );

  return mode_selected;
}
 8005d88:	4770      	bx	lr
 8005d8a:	46c0      	nop			@ (mov r8, r8)
 8005d8c:	20000984 	.word	0x20000984

08005d90 <UTIL_LPM_EnterLowPower>:

void UTIL_LPM_EnterLowPower( void )
{
 8005d90:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d92:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005d96:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8005d98:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc8 <UTIL_LPM_EnterLowPower+0x38>)
 8005d9a:	4c0c      	ldr	r4, [pc, #48]	@ (8005dcc <UTIL_LPM_EnterLowPower+0x3c>)
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	2a00      	cmp	r2, #0
 8005da0:	d006      	beq.n	8005db0 <UTIL_LPM_EnterLowPower+0x20>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8005da6:	6863      	ldr	r3, [r4, #4]
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
      UTIL_PowerDriver.ExitOffMode( );
 8005da8:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005daa:	f385 8810 	msr	PRIMASK, r5
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8005dae:	bd70      	pop	{r4, r5, r6, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <UTIL_LPM_EnterLowPower+0x2e>
        UTIL_PowerDriver.EnterStopMode( );
 8005db6:	68a3      	ldr	r3, [r4, #8]
 8005db8:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8005dba:	68e3      	ldr	r3, [r4, #12]
 8005dbc:	e7f4      	b.n	8005da8 <UTIL_LPM_EnterLowPower+0x18>
      UTIL_PowerDriver.EnterOffMode( );
 8005dbe:	6923      	ldr	r3, [r4, #16]
 8005dc0:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8005dc2:	6963      	ldr	r3, [r4, #20]
 8005dc4:	e7f0      	b.n	8005da8 <UTIL_LPM_EnterLowPower+0x18>
 8005dc6:	46c0      	nop			@ (mov r8, r8)
 8005dc8:	20000984 	.word	0x20000984
 8005dcc:	08006eac 	.word	0x08006eac

08005dd0 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 8005dd0:	2300      	movs	r3, #0
{
 8005dd2:	b510      	push	{r4, lr}
  while( size-- )
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d100      	bne.n	8005dda <UTIL_MEM_cpy_8+0xa>
    {
        *dst8++ = *src8++;
    }
}
 8005dd8:	bd10      	pop	{r4, pc}
        *dst8++ = *src8++;
 8005dda:	5ccc      	ldrb	r4, [r1, r3]
 8005ddc:	54c4      	strb	r4, [r0, r3]
 8005dde:	3301      	adds	r3, #1
 8005de0:	e7f8      	b.n	8005dd4 <UTIL_MEM_cpy_8+0x4>
	...

08005de4 <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 8005de4:	4b04      	ldr	r3, [pc, #16]	@ (8005df8 <UTIL_MEM_set_8+0x14>)
 8005de6:	3a01      	subs	r2, #1
 8005de8:	b292      	uxth	r2, r2
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d100      	bne.n	8005df0 <UTIL_MEM_set_8+0xc>
  {
    *dst8++ = value;
  }
}
 8005dee:	4770      	bx	lr
    *dst8++ = value;
 8005df0:	7001      	strb	r1, [r0, #0]
 8005df2:	3001      	adds	r0, #1
 8005df4:	e7f7      	b.n	8005de6 <UTIL_MEM_set_8+0x2>
 8005df6:	46c0      	nop			@ (mov r8, r8)
 8005df8:	0000ffff 	.word	0x0000ffff

08005dfc <UTIL_SEQ_SetTask>:

  return;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8005dfc:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dfe:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005e02:	b672      	cpsid	i
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 8005e04:	4b05      	ldr	r3, [pc, #20]	@ (8005e1c <UTIL_SEQ_SetTask+0x20>)
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8005e06:	00c9      	lsls	r1, r1, #3
  TaskSet |= TaskId_bm;
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	4302      	orrs	r2, r0
 8005e0c:	601a      	str	r2, [r3, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8005e0e:	185b      	adds	r3, r3, r1
 8005e10:	691a      	ldr	r2, [r3, #16]
 8005e12:	4302      	orrs	r2, r0
 8005e14:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e16:	f384 8810 	msr	PRIMASK, r4

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 8005e1a:	bd10      	pop	{r4, pc}
 8005e1c:	2000098c 	.word	0x2000098c

08005e20 <UTIL_SEQ_PreIdle>:
__WEAK void UTIL_SEQ_Idle( void )
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
 8005e20:	4770      	bx	lr

08005e22 <UTIL_SEQ_PostIdle>:
   * Unless specified by the application, there is nothing to be done
   */
  return;
}

__WEAK void UTIL_SEQ_PostIdle( void )
 8005e22:	4770      	bx	lr

08005e24 <SEQ_BitPosition>:
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
  uint8_t n = 0U;

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8005e24:	2280      	movs	r2, #128	@ 0x80
  uint8_t n = 0U;
 8005e26:	2300      	movs	r3, #0
  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8005e28:	0252      	lsls	r2, r2, #9
 8005e2a:	4290      	cmp	r0, r2
 8005e2c:	d201      	bcs.n	8005e32 <SEQ_BitPosition+0xe>
 8005e2e:	0400      	lsls	r0, r0, #16
 8005e30:	3310      	adds	r3, #16
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8005e32:	2280      	movs	r2, #128	@ 0x80
 8005e34:	0452      	lsls	r2, r2, #17
 8005e36:	4290      	cmp	r0, r2
 8005e38:	d202      	bcs.n	8005e40 <SEQ_BitPosition+0x1c>
 8005e3a:	3308      	adds	r3, #8
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	0200      	lsls	r0, r0, #8
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8005e40:	2280      	movs	r2, #128	@ 0x80
 8005e42:	0552      	lsls	r2, r2, #21
 8005e44:	4290      	cmp	r0, r2
 8005e46:	d202      	bcs.n	8005e4e <SEQ_BitPosition+0x2a>
 8005e48:	3304      	adds	r3, #4
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	0100      	lsls	r0, r0, #4

  n += SEQ_clz_table_4bit[Value >> (32-4)];

  return (uint8_t)(31U-n);
 8005e4e:	221f      	movs	r2, #31
 8005e50:	1ad3      	subs	r3, r2, r3
  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8005e52:	4a03      	ldr	r2, [pc, #12]	@ (8005e60 <SEQ_BitPosition+0x3c>)
 8005e54:	0f00      	lsrs	r0, r0, #28
  return (uint8_t)(31U-n);
 8005e56:	5c10      	ldrb	r0, [r2, r0]
 8005e58:	1a18      	subs	r0, r3, r0
 8005e5a:	b2c0      	uxtb	r0, r0
}
 8005e5c:	4770      	bx	lr
 8005e5e:	46c0      	nop			@ (mov r8, r8)
 8005e60:	080070a0 	.word	0x080070a0

08005e64 <UTIL_SEQ_Run>:
{
 8005e64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  super_mask_backup = SuperMask;
 8005e66:	4e2f      	ldr	r6, [pc, #188]	@ (8005f24 <UTIL_SEQ_Run+0xc0>)
 8005e68:	6873      	ldr	r3, [r6, #4]
  SuperMask &= Mask_bm;
 8005e6a:	4018      	ands	r0, r3
  super_mask_backup = SuperMask;
 8005e6c:	9301      	str	r3, [sp, #4]
  SuperMask &= Mask_bm;
 8005e6e:	6070      	str	r0, [r6, #4]
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8005e70:	4c2d      	ldr	r4, [pc, #180]	@ (8005f28 <UTIL_SEQ_Run+0xc4>)
 8005e72:	6831      	ldr	r1, [r6, #0]
 8005e74:	6822      	ldr	r2, [r4, #0]
 8005e76:	6873      	ldr	r3, [r6, #4]
 8005e78:	400a      	ands	r2, r1
 8005e7a:	4213      	tst	r3, r2
 8005e7c:	d037      	beq.n	8005eee <UTIL_SEQ_Run+0x8a>
 8005e7e:	68a0      	ldr	r0, [r4, #8]
 8005e80:	6862      	ldr	r2, [r4, #4]
 8005e82:	0005      	movs	r5, r0
 8005e84:	4015      	ands	r5, r2
 8005e86:	4210      	tst	r0, r2
 8005e88:	d131      	bne.n	8005eee <UTIL_SEQ_Run+0x8a>
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8005e8a:	6922      	ldr	r2, [r4, #16]
 8005e8c:	400b      	ands	r3, r1
 8005e8e:	0010      	movs	r0, r2
 8005e90:	4018      	ands	r0, r3
 8005e92:	421a      	tst	r2, r3
 8005e94:	d102      	bne.n	8005e9c <UTIL_SEQ_Run+0x38>
 8005e96:	2501      	movs	r5, #1
 8005e98:	69a0      	ldr	r0, [r4, #24]
 8005e9a:	4018      	ands	r0, r3
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8005e9c:	00ed      	lsls	r5, r5, #3
 8005e9e:	1963      	adds	r3, r4, r5
 8005ea0:	695a      	ldr	r2, [r3, #20]
 8005ea2:	4202      	tst	r2, r0
 8005ea4:	d102      	bne.n	8005eac <UTIL_SEQ_Run+0x48>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	4252      	negs	r2, r2
 8005eaa:	615a      	str	r2, [r3, #20]
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8005eac:	1965      	adds	r5, r4, r5
 8005eae:	696f      	ldr	r7, [r5, #20]
 8005eb0:	4038      	ands	r0, r7
 8005eb2:	f7ff ffb7 	bl	8005e24 <SEQ_BitPosition>
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	4083      	lsls	r3, r0
 8005eba:	439f      	bics	r7, r3
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8005ebc:	60e0      	str	r0, [r4, #12]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8005ebe:	616f      	str	r7, [r5, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ec0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005ec4:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	68e3      	ldr	r3, [r4, #12]
 8005eca:	409a      	lsls	r2, r3
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	4393      	bics	r3, r2
 8005ed0:	6023      	str	r3, [r4, #0]
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8005ed2:	69a3      	ldr	r3, [r4, #24]
 8005ed4:	4393      	bics	r3, r2
 8005ed6:	61a3      	str	r3, [r4, #24]
 8005ed8:	6923      	ldr	r3, [r4, #16]
 8005eda:	4393      	bics	r3, r2
 8005edc:	6123      	str	r3, [r4, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ede:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 8005ee2:	68e2      	ldr	r2, [r4, #12]
 8005ee4:	4b11      	ldr	r3, [pc, #68]	@ (8005f2c <UTIL_SEQ_Run+0xc8>)
 8005ee6:	0092      	lsls	r2, r2, #2
 8005ee8:	58d3      	ldr	r3, [r2, r3]
 8005eea:	4798      	blx	r3
 8005eec:	e7c0      	b.n	8005e70 <UTIL_SEQ_Run+0xc>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	425b      	negs	r3, r3
 8005ef2:	60e3      	str	r3, [r4, #12]
  UTIL_SEQ_PreIdle( );
 8005ef4:	f7ff ff94 	bl	8005e20 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ef8:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005efc:	b672      	cpsid	i
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	6832      	ldr	r2, [r6, #0]
 8005f02:	6861      	ldr	r1, [r4, #4]
 8005f04:	401a      	ands	r2, r3
 8005f06:	6873      	ldr	r3, [r6, #4]
 8005f08:	4013      	ands	r3, r2
 8005f0a:	68a2      	ldr	r2, [r4, #8]
 8005f0c:	400a      	ands	r2, r1
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	d101      	bne.n	8005f16 <UTIL_SEQ_Run+0xb2>
	UTIL_SEQ_Idle( );
 8005f12:	f7fb f9c9 	bl	80012a8 <UTIL_SEQ_Idle>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f16:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 8005f1a:	f7ff ff82 	bl	8005e22 <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 8005f1e:	9b01      	ldr	r3, [sp, #4]
 8005f20:	6073      	str	r3, [r6, #4]
}
 8005f22:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005f24:	20000038 	.word	0x20000038
 8005f28:	2000098c 	.word	0x2000098c
 8005f2c:	200009ac 	.word	0x200009ac

08005f30 <UTIL_SEQ_RegTask>:
{
 8005f30:	b570      	push	{r4, r5, r6, lr}
 8005f32:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f34:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8005f38:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8005f3a:	f7ff ff73 	bl	8005e24 <SEQ_BitPosition>
 8005f3e:	4b03      	ldr	r3, [pc, #12]	@ (8005f4c <UTIL_SEQ_RegTask+0x1c>)
 8005f40:	0080      	lsls	r0, r0, #2
 8005f42:	50c4      	str	r4, [r0, r3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f44:	f385 8810 	msr	PRIMASK, r5
}
 8005f48:	bd70      	pop	{r4, r5, r6, pc}
 8005f4a:	46c0      	nop			@ (mov r8, r8)
 8005f4c:	200009ac 	.word	0x200009ac

08005f50 <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 8005f50:	b573      	push	{r0, r1, r4, r5, r6, lr}
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8005f52:	2300      	movs	r3, #0
 8005f54:	466a      	mov	r2, sp
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8005f56:	4e10      	ldr	r6, [pc, #64]	@ (8005f98 <SysTimeGet+0x48>)
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8005f58:	8093      	strh	r3, [r2, #4]
 8005f5a:	9300      	str	r3, [sp, #0]
{
 8005f5c:	0004      	movs	r4, r0
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8005f5e:	6933      	ldr	r3, [r6, #16]
 8005f60:	a801      	add	r0, sp, #4
 8005f62:	4798      	blx	r3

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8005f64:	68f3      	ldr	r3, [r6, #12]
  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8005f66:	9000      	str	r0, [sp, #0]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8005f68:	4798      	blx	r3
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8005f6a:	6873      	ldr	r3, [r6, #4]
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8005f6c:	0005      	movs	r5, r0
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8005f6e:	4798      	blx	r3
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8005f70:	466b      	mov	r3, sp
  c.Seconds = a.Seconds + b.Seconds;
 8005f72:	9a00      	ldr	r2, [sp, #0]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8005f74:	889b      	ldrh	r3, [r3, #4]
  c.Seconds = a.Seconds + b.Seconds;
 8005f76:	1882      	adds	r2, r0, r2
  if( c.SubSeconds >= 1000 )
 8005f78:	20fa      	movs	r0, #250	@ 0xfa
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8005f7a:	195b      	adds	r3, r3, r5
 8005f7c:	b299      	uxth	r1, r3
 8005f7e:	b21b      	sxth	r3, r3
  if( c.SubSeconds >= 1000 )
 8005f80:	0080      	lsls	r0, r0, #2
 8005f82:	4283      	cmp	r3, r0
 8005f84:	db03      	blt.n	8005f8e <SysTimeGet+0x3e>
    c.SubSeconds -= 1000;
 8005f86:	4b05      	ldr	r3, [pc, #20]	@ (8005f9c <SysTimeGet+0x4c>)
    c.Seconds++;
 8005f88:	3201      	adds	r2, #1
    c.SubSeconds -= 1000;
 8005f8a:	18cb      	adds	r3, r1, r3
 8005f8c:	b21b      	sxth	r3, r3

  sysTime = SysTimeAdd( DeltaTime, calendarTime );

  return sysTime;
}
 8005f8e:	0020      	movs	r0, r4
  return sysTime;
 8005f90:	6022      	str	r2, [r4, #0]
 8005f92:	80a3      	strh	r3, [r4, #4]
}
 8005f94:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8005f96:	46c0      	nop			@ (mov r8, r8)
 8005f98:	08006e6c 	.word	0x08006e6c
 8005f9c:	fffffc18 	.word	0xfffffc18

08005fa0 <UTIL_TIMER_Init>:
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8005fa0:	2200      	movs	r2, #0
{
 8005fa2:	b510      	push	{r4, lr}
  TimerListHead = NULL;
 8005fa4:	4b02      	ldr	r3, [pc, #8]	@ (8005fb0 <UTIL_TIMER_Init+0x10>)
 8005fa6:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8005fa8:	4b02      	ldr	r3, [pc, #8]	@ (8005fb4 <UTIL_TIMER_Init+0x14>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4798      	blx	r3
}
 8005fae:	bd10      	pop	{r4, pc}
 8005fb0:	20000a2c 	.word	0x20000a2c
 8005fb4:	08006e80 	.word	0x08006e80

08005fb8 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8005fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fba:	0004      	movs	r4, r0
 8005fbc:	0017      	movs	r7, r2
 8005fbe:	0008      	movs	r0, r1
 8005fc0:	001e      	movs	r6, r3
    TimerObject->Next = NULL;
    return UTIL_TIMER_OK;
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8005fc2:	2501      	movs	r5, #1
  if((TimerObject != NULL) && (Callback != NULL))
 8005fc4:	2c00      	cmp	r4, #0
 8005fc6:	d00e      	beq.n	8005fe6 <UTIL_TIMER_Create+0x2e>
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00c      	beq.n	8005fe6 <UTIL_TIMER_Create+0x2e>
    TimerObject->Timestamp = 0U;
 8005fcc:	2500      	movs	r5, #0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8005fce:	4b07      	ldr	r3, [pc, #28]	@ (8005fec <UTIL_TIMER_Create+0x34>)
    TimerObject->Timestamp = 0U;
 8005fd0:	6025      	str	r5, [r4, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd4:	4798      	blx	r3
    TimerObject->argument = Argument;
 8005fd6:	9b06      	ldr	r3, [sp, #24]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8005fd8:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 8005fda:	8125      	strh	r5, [r4, #8]
    TimerObject->IsReloadStopped = 0U;
 8005fdc:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 8005fde:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 8005fe0:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 8005fe2:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 8005fe4:	6165      	str	r5, [r4, #20]
  }
}
 8005fe6:	0028      	movs	r0, r5
 8005fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fea:	46c0      	nop			@ (mov r8, r8)
 8005fec:	08006e80 	.word	0x08006e80

08005ff0 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8005ff0:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8005ff2:	4c03      	ldr	r4, [pc, #12]	@ (8006000 <UTIL_TIMER_GetCurrentTime+0x10>)
 8005ff4:	69e3      	ldr	r3, [r4, #28]
 8005ff6:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8005ff8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005ffa:	4798      	blx	r3
}
 8005ffc:	bd10      	pop	{r4, pc}
 8005ffe:	46c0      	nop			@ (mov r8, r8)
 8006000:	08006e80 	.word	0x08006e80

08006004 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8006004:	b570      	push	{r4, r5, r6, lr}
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8006006:	4d06      	ldr	r5, [pc, #24]	@ (8006020 <UTIL_TIMER_GetElapsedTime+0x1c>)
{
 8006008:	0006      	movs	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 800600a:	69eb      	ldr	r3, [r5, #28]
 800600c:	4798      	blx	r3
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 800600e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8006010:	0004      	movs	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8006012:	0030      	movs	r0, r6
 8006014:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8006016:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8006018:	1a20      	subs	r0, r4, r0
 800601a:	4798      	blx	r3
}
 800601c:	bd70      	pop	{r4, r5, r6, pc}
 800601e:	46c0      	nop			@ (mov r8, r8)
 8006020:	08006e80 	.word	0x08006e80

08006024 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8006024:	4b05      	ldr	r3, [pc, #20]	@ (800603c <TimerExists+0x18>)
 8006026:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8006028:	2b00      	cmp	r3, #0
 800602a:	d101      	bne.n	8006030 <TimerExists+0xc>
    {
      return true;
    }
    cur = cur->Next;
  }
  return false;
 800602c:	0018      	movs	r0, r3
}
 800602e:	4770      	bx	lr
    if( cur == TimerObject )
 8006030:	4283      	cmp	r3, r0
 8006032:	d001      	beq.n	8006038 <TimerExists+0x14>
    cur = cur->Next;
 8006034:	695b      	ldr	r3, [r3, #20]
 8006036:	e7f7      	b.n	8006028 <TimerExists+0x4>
      return true;
 8006038:	2001      	movs	r0, #1
 800603a:	e7f8      	b.n	800602e <TimerExists+0xa>
 800603c:	20000a2c 	.word	0x20000a2c

08006040 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8006040:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8006042:	4e0b      	ldr	r6, [pc, #44]	@ (8006070 <TimerSetTimeout+0x30>)
{
 8006044:	0004      	movs	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8006046:	6a33      	ldr	r3, [r6, #32]
 8006048:	4798      	blx	r3
  TimerObject->IsPending = 1;
 800604a:	2301      	movs	r3, #1
 800604c:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 800604e:	6823      	ldr	r3, [r4, #0]
 8006050:	69b7      	ldr	r7, [r6, #24]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8006052:	0005      	movs	r5, r0
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8006054:	9301      	str	r3, [sp, #4]
 8006056:	47b8      	blx	r7
 8006058:	9b01      	ldr	r3, [sp, #4]
 800605a:	1940      	adds	r0, r0, r5
 800605c:	4283      	cmp	r3, r0
 800605e:	d202      	bcs.n	8006066 <TimerSetTimeout+0x26>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8006060:	47b8      	blx	r7
 8006062:	1940      	adds	r0, r0, r5
 8006064:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8006066:	68b3      	ldr	r3, [r6, #8]
 8006068:	6820      	ldr	r0, [r4, #0]
 800606a:	4798      	blx	r3
}
 800606c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800606e:	46c0      	nop			@ (mov r8, r8)
 8006070:	08006e80 	.word	0x08006e80

08006074 <UTIL_TIMER_Stop>:
{
 8006074:	0003      	movs	r3, r0
 8006076:	b570      	push	{r4, r5, r6, lr}
    ret = UTIL_TIMER_INVALID_PARAM;
 8006078:	2001      	movs	r0, #1
  if (NULL != TimerObject)
 800607a:	2b00      	cmp	r3, #0
 800607c:	d016      	beq.n	80060ac <UTIL_TIMER_Stop+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800607e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006082:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8006084:	4d11      	ldr	r5, [pc, #68]	@ (80060cc <UTIL_TIMER_Stop+0x58>)
    TimerObject->IsReloadStopped = 1U;
 8006086:	7298      	strb	r0, [r3, #10]
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8006088:	682a      	ldr	r2, [r5, #0]
    if(NULL != TimerListHead)
 800608a:	2a00      	cmp	r2, #0
 800608c:	d00b      	beq.n	80060a6 <UTIL_TIMER_Stop+0x32>
      TimerObject->IsRunning = 0U;
 800608e:	2100      	movs	r1, #0
 8006090:	7259      	strb	r1, [r3, #9]
          if( TimerListHead->Next != NULL )
 8006092:	6954      	ldr	r4, [r2, #20]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8006094:	4293      	cmp	r3, r2
 8006096:	d10f      	bne.n	80060b8 <UTIL_TIMER_Stop+0x44>
          TimerListHead->IsPending = 0;
 8006098:	7219      	strb	r1, [r3, #8]
          if( TimerListHead->Next != NULL )
 800609a:	428c      	cmp	r4, r1
 800609c:	d007      	beq.n	80060ae <UTIL_TIMER_Stop+0x3a>
            TimerSetTimeout( TimerListHead );
 800609e:	0020      	movs	r0, r4
            TimerListHead = TimerListHead->Next;
 80060a0:	602c      	str	r4, [r5, #0]
            TimerSetTimeout( TimerListHead );
 80060a2:	f7ff ffcd 	bl	8006040 <TimerSetTimeout>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060a6:	f386 8810 	msr	PRIMASK, r6
}
 80060aa:	2000      	movs	r0, #0
}
 80060ac:	bd70      	pop	{r4, r5, r6, pc}
            UTIL_TimerDriver.StopTimerEvt( );
 80060ae:	4b08      	ldr	r3, [pc, #32]	@ (80060d0 <UTIL_TIMER_Stop+0x5c>)
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	4798      	blx	r3
            TimerListHead = NULL;
 80060b4:	602c      	str	r4, [r5, #0]
 80060b6:	e7f6      	b.n	80060a6 <UTIL_TIMER_Stop+0x32>
            cur = cur->Next;
 80060b8:	0011      	movs	r1, r2
 80060ba:	6952      	ldr	r2, [r2, #20]
        while( cur != NULL )
 80060bc:	2a00      	cmp	r2, #0
 80060be:	d0f2      	beq.n	80060a6 <UTIL_TIMER_Stop+0x32>
          if( cur == TimerObject )
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d1f9      	bne.n	80060b8 <UTIL_TIMER_Stop+0x44>
            if( cur->Next != NULL )
 80060c4:	695b      	ldr	r3, [r3, #20]
              prev->Next = cur;
 80060c6:	614b      	str	r3, [r1, #20]
 80060c8:	e7ed      	b.n	80060a6 <UTIL_TIMER_Stop+0x32>
 80060ca:	46c0      	nop			@ (mov r8, r8)
 80060cc:	20000a2c 	.word	0x20000a2c
 80060d0:	08006e80 	.word	0x08006e80

080060d4 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80060d4:	4b09      	ldr	r3, [pc, #36]	@ (80060fc <TimerInsertTimer+0x28>)
{
 80060d6:	b510      	push	{r4, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80060d8:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 80060da:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 80060dc:	6951      	ldr	r1, [r2, #20]
 80060de:	2900      	cmp	r1, #0
 80060e0:	d102      	bne.n	80060e8 <TimerInsertTimer+0x14>
        cur = next;
        next = next->Next;
    }
    else
    {
        cur->Next = TimerObject;
 80060e2:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 80060e4:	6141      	str	r1, [r0, #20]

    }
  }
  cur->Next = TimerObject;
  TimerObject->Next = NULL;
}
 80060e6:	bd10      	pop	{r4, pc}
    if( TimerObject->Timestamp  > next->Timestamp )
 80060e8:	6804      	ldr	r4, [r0, #0]
 80060ea:	6819      	ldr	r1, [r3, #0]
 80060ec:	428c      	cmp	r4, r1
 80060ee:	d902      	bls.n	80060f6 <TimerInsertTimer+0x22>
        cur = next;
 80060f0:	001a      	movs	r2, r3
        next = next->Next;
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	e7f2      	b.n	80060dc <TimerInsertTimer+0x8>
 80060f6:	0019      	movs	r1, r3
 80060f8:	e7f3      	b.n	80060e2 <TimerInsertTimer+0xe>
 80060fa:	46c0      	nop			@ (mov r8, r8)
 80060fc:	20000a2c 	.word	0x20000a2c

08006100 <TimerInsertNewHeadTimer>:
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8006100:	4a05      	ldr	r2, [pc, #20]	@ (8006118 <TimerInsertNewHeadTimer+0x18>)
{
 8006102:	b510      	push	{r4, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8006104:	6813      	ldr	r3, [r2, #0]

  if( cur != NULL )
 8006106:	2b00      	cmp	r3, #0
 8006108:	d001      	beq.n	800610e <TimerInsertNewHeadTimer+0xe>
  {
    cur->IsPending = 0;
 800610a:	2100      	movs	r1, #0
 800610c:	7219      	strb	r1, [r3, #8]
  }

  TimerObject->Next = cur;
 800610e:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8006110:	6010      	str	r0, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8006112:	f7ff ff95 	bl	8006040 <TimerSetTimeout>
}
 8006116:	bd10      	pop	{r4, pc}
 8006118:	20000a2c 	.word	0x20000a2c

0800611c <UTIL_TIMER_Start>:
{
 800611c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800611e:	0004      	movs	r4, r0
    ret =  UTIL_TIMER_INVALID_PARAM;
 8006120:	2501      	movs	r5, #1
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8006122:	2800      	cmp	r0, #0
 8006124:	d023      	beq.n	800616e <UTIL_TIMER_Start+0x52>
 8006126:	f7ff ff7d 	bl	8006024 <TimerExists>
 800612a:	2800      	cmp	r0, #0
 800612c:	d11f      	bne.n	800616e <UTIL_TIMER_Start+0x52>
 800612e:	7a65      	ldrb	r5, [r4, #9]
 8006130:	2d00      	cmp	r5, #0
 8006132:	d12b      	bne.n	800618c <UTIL_TIMER_Start+0x70>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006134:	f3ef 8310 	mrs	r3, PRIMASK
 8006138:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800613a:	b672      	cpsid	i
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 800613c:	4e14      	ldr	r6, [pc, #80]	@ (8006190 <UTIL_TIMER_Start+0x74>)
    ticks = TimerObject->ReloadValue;
 800613e:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8006140:	6a33      	ldr	r3, [r6, #32]
 8006142:	4798      	blx	r3
    if( ticks < minValue )
 8006144:	4287      	cmp	r7, r0
 8006146:	d200      	bcs.n	800614a <UTIL_TIMER_Start+0x2e>
 8006148:	0007      	movs	r7, r0
    TimerObject->IsPending = 0U;
 800614a:	2380      	movs	r3, #128	@ 0x80
 800614c:	005b      	lsls	r3, r3, #1
 800614e:	8123      	strh	r3, [r4, #8]
    TimerObject->IsReloadStopped = 0U;
 8006150:	2300      	movs	r3, #0
    TimerObject->Timestamp = ticks;
 8006152:	6027      	str	r7, [r4, #0]
    if( TimerListHead == NULL )
 8006154:	4f0f      	ldr	r7, [pc, #60]	@ (8006194 <UTIL_TIMER_Start+0x78>)
    TimerObject->IsReloadStopped = 0U;
 8006156:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d109      	bne.n	8006172 <UTIL_TIMER_Start+0x56>
      UTIL_TimerDriver.SetTimerContext();
 800615e:	6933      	ldr	r3, [r6, #16]
 8006160:	4798      	blx	r3
        TimerInsertNewHeadTimer( TimerObject);
 8006162:	0020      	movs	r0, r4
 8006164:	f7ff ffcc 	bl	8006100 <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006168:	9b01      	ldr	r3, [sp, #4]
 800616a:	f383 8810 	msr	PRIMASK, r3
}
 800616e:	0028      	movs	r0, r5
 8006170:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8006172:	69b3      	ldr	r3, [r6, #24]
 8006174:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	18c0      	adds	r0, r0, r3
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800617a:	683b      	ldr	r3, [r7, #0]
      TimerObject->Timestamp += elapsedTime;
 800617c:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4298      	cmp	r0, r3
 8006182:	d3ee      	bcc.n	8006162 <UTIL_TIMER_Start+0x46>
        TimerInsertTimer( TimerObject);
 8006184:	0020      	movs	r0, r4
 8006186:	f7ff ffa5 	bl	80060d4 <TimerInsertTimer>
 800618a:	e7ed      	b.n	8006168 <UTIL_TIMER_Start+0x4c>
    ret =  UTIL_TIMER_INVALID_PARAM;
 800618c:	2501      	movs	r5, #1
 800618e:	e7ee      	b.n	800616e <UTIL_TIMER_Start+0x52>
 8006190:	08006e80 	.word	0x08006e80
 8006194:	20000a2c 	.word	0x20000a2c

08006198 <UTIL_TIMER_SetPeriod>:
{
 8006198:	b510      	push	{r4, lr}
	  ret = UTIL_TIMER_INVALID_PARAM;
 800619a:	2301      	movs	r3, #1
{
 800619c:	0004      	movs	r4, r0
 800619e:	0008      	movs	r0, r1
  if(NULL == TimerObject)
 80061a0:	2c00      	cmp	r4, #0
 80061a2:	d010      	beq.n	80061c6 <UTIL_TIMER_SetPeriod+0x2e>
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 80061a4:	4b09      	ldr	r3, [pc, #36]	@ (80061cc <UTIL_TIMER_SetPeriod+0x34>)
 80061a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a8:	4798      	blx	r3
 80061aa:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 80061ac:	0020      	movs	r0, r4
 80061ae:	f7ff ff39 	bl	8006024 <TimerExists>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80061b2:	2300      	movs	r3, #0
    if(TimerExists(TimerObject))
 80061b4:	4298      	cmp	r0, r3
 80061b6:	d006      	beq.n	80061c6 <UTIL_TIMER_SetPeriod+0x2e>
      (void)UTIL_TIMER_Stop(TimerObject);
 80061b8:	0020      	movs	r0, r4
 80061ba:	f7ff ff5b 	bl	8006074 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 80061be:	0020      	movs	r0, r4
 80061c0:	f7ff ffac 	bl	800611c <UTIL_TIMER_Start>
 80061c4:	0003      	movs	r3, r0
}
 80061c6:	0018      	movs	r0, r3
 80061c8:	bd10      	pop	{r4, pc}
 80061ca:	46c0      	nop			@ (mov r8, r8)
 80061cc:	08006e80 	.word	0x08006e80

080061d0 <UTIL_TIMER_IRQ_Handler>:
{
 80061d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061d2:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80061d6:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 80061d8:	4e1c      	ldr	r6, [pc, #112]	@ (800624c <UTIL_TIMER_IRQ_Handler+0x7c>)
 80061da:	6973      	ldr	r3, [r6, #20]
 80061dc:	4798      	blx	r3
  now  =  UTIL_TimerDriver.SetTimerContext( );
 80061de:	6933      	ldr	r3, [r6, #16]
  old  =  UTIL_TimerDriver.GetTimerContext( );
 80061e0:	0004      	movs	r4, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 80061e2:	4798      	blx	r3
  if ( TimerListHead != NULL )
 80061e4:	4d1a      	ldr	r5, [pc, #104]	@ (8006250 <UTIL_TIMER_IRQ_Handler+0x80>)
  DeltaContext = now  - old; /*intentional wrap around */
 80061e6:	1b01      	subs	r1, r0, r4
  if ( TimerListHead != NULL )
 80061e8:	682b      	ldr	r3, [r5, #0]
        cur->Timestamp -= DeltaContext;
 80061ea:	1a24      	subs	r4, r4, r0
  if ( TimerListHead != NULL )
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d01e      	beq.n	800622e <UTIL_TIMER_IRQ_Handler+0x5e>
      if (cur->Timestamp > DeltaContext)
 80061f0:	6818      	ldr	r0, [r3, #0]
        cur->Timestamp = 0;
 80061f2:	2200      	movs	r2, #0
      if (cur->Timestamp > DeltaContext)
 80061f4:	4288      	cmp	r0, r1
 80061f6:	d900      	bls.n	80061fa <UTIL_TIMER_IRQ_Handler+0x2a>
        cur->Timestamp -= DeltaContext;
 80061f8:	1822      	adds	r2, r4, r0
 80061fa:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 80061fc:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 80061fe:	e7f5      	b.n	80061ec <UTIL_TIMER_IRQ_Handler+0x1c>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8006200:	681c      	ldr	r4, [r3, #0]
 8006202:	2c00      	cmp	r4, #0
 8006204:	d003      	beq.n	800620e <UTIL_TIMER_IRQ_Handler+0x3e>
 8006206:	69b3      	ldr	r3, [r6, #24]
 8006208:	4798      	blx	r3
 800620a:	4284      	cmp	r4, r0
 800620c:	d212      	bcs.n	8006234 <UTIL_TIMER_IRQ_Handler+0x64>
      cur = TimerListHead;
 800620e:	682c      	ldr	r4, [r5, #0]
      TimerListHead = TimerListHead->Next;
 8006210:	6963      	ldr	r3, [r4, #20]
      cur->Callback(cur->argument);
 8006212:	6920      	ldr	r0, [r4, #16]
      TimerListHead = TimerListHead->Next;
 8006214:	602b      	str	r3, [r5, #0]
      cur->IsPending = 0;
 8006216:	2300      	movs	r3, #0
 8006218:	8123      	strh	r3, [r4, #8]
      cur->Callback(cur->argument);
 800621a:	68e3      	ldr	r3, [r4, #12]
 800621c:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 800621e:	2280      	movs	r2, #128	@ 0x80
 8006220:	8963      	ldrh	r3, [r4, #10]
 8006222:	0052      	lsls	r2, r2, #1
 8006224:	4293      	cmp	r3, r2
 8006226:	d102      	bne.n	800622e <UTIL_TIMER_IRQ_Handler+0x5e>
        (void)UTIL_TIMER_Start(cur);
 8006228:	0020      	movs	r0, r4
 800622a:	f7ff ff77 	bl	800611c <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 800622e:	682b      	ldr	r3, [r5, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d1e5      	bne.n	8006200 <UTIL_TIMER_IRQ_Handler+0x30>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8006234:	6828      	ldr	r0, [r5, #0]
 8006236:	2800      	cmp	r0, #0
 8006238:	d102      	bne.n	8006240 <UTIL_TIMER_IRQ_Handler+0x70>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800623a:	f387 8810 	msr	PRIMASK, r7
}
 800623e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8006240:	7a03      	ldrb	r3, [r0, #8]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1f9      	bne.n	800623a <UTIL_TIMER_IRQ_Handler+0x6a>
    TimerSetTimeout( TimerListHead );
 8006246:	f7ff fefb 	bl	8006040 <TimerSetTimeout>
 800624a:	e7f6      	b.n	800623a <UTIL_TIMER_IRQ_Handler+0x6a>
 800624c:	08006e80 	.word	0x08006e80
 8006250:	20000a2c 	.word	0x20000a2c

08006254 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8006254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006256:	b09d      	sub	sp, #116	@ 0x74
 8006258:	9002      	str	r0, [sp, #8]
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
  {
    return 0;
 800625a:	2000      	movs	r0, #0
{
 800625c:	9108      	str	r1, [sp, #32]
  if (size <= 0)
 800625e:	4281      	cmp	r1, r0
 8006260:	dd0a      	ble.n	8006278 <tiny_vsnprintf_like+0x24>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8006262:	9c02      	ldr	r4, [sp, #8]
 8006264:	9301      	str	r3, [sp, #4]
  {
    CHECK_STR_SIZE(buf, str, size);
 8006266:	9902      	ldr	r1, [sp, #8]
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8006268:	7813      	ldrb	r3, [r2, #0]
    CHECK_STR_SIZE(buf, str, size);
 800626a:	1a60      	subs	r0, r4, r1
 800626c:	9908      	ldr	r1, [sp, #32]
 800626e:	3901      	subs	r1, #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8006270:	2b00      	cmp	r3, #0
 8006272:	d103      	bne.n	800627c <tiny_vsnprintf_like+0x28>
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
  }

  *str = '\0';
 8006274:	2300      	movs	r3, #0
 8006276:	7023      	strb	r3, [r4, #0]
  return str - buf;
}
 8006278:	b01d      	add	sp, #116	@ 0x74
 800627a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    CHECK_STR_SIZE(buf, str, size);
 800627c:	4281      	cmp	r1, r0
 800627e:	ddf9      	ble.n	8006274 <tiny_vsnprintf_like+0x20>
    if (*fmt != '%')
 8006280:	2b25      	cmp	r3, #37	@ 0x25
 8006282:	d005      	beq.n	8006290 <tiny_vsnprintf_like+0x3c>
      *str++ = *fmt;
 8006284:	7023      	strb	r3, [r4, #0]
      continue;
 8006286:	9200      	str	r2, [sp, #0]
      *str++ = *fmt;
 8006288:	3401      	adds	r4, #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 800628a:	9a00      	ldr	r2, [sp, #0]
 800628c:	3201      	adds	r2, #1
 800628e:	e7ea      	b.n	8006266 <tiny_vsnprintf_like+0x12>
    fmt++;
 8006290:	1c53      	adds	r3, r2, #1
 8006292:	9300      	str	r3, [sp, #0]
    if (*fmt == '0')
 8006294:	7853      	ldrb	r3, [r2, #1]
 8006296:	2b30      	cmp	r3, #48	@ 0x30
 8006298:	d025      	beq.n	80062e6 <tiny_vsnprintf_like+0x92>
    if (is_digit(*fmt))
 800629a:	3b30      	subs	r3, #48	@ 0x30
 800629c:	2b09      	cmp	r3, #9
 800629e:	d82c      	bhi.n	80062fa <tiny_vsnprintf_like+0xa6>
 80062a0:	2300      	movs	r3, #0
  int i = 0;
 80062a2:	2700      	movs	r7, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80062a4:	9a00      	ldr	r2, [sp, #0]
 80062a6:	7810      	ldrb	r0, [r2, #0]
 80062a8:	0002      	movs	r2, r0
 80062aa:	3a30      	subs	r2, #48	@ 0x30
 80062ac:	2a09      	cmp	r2, #9
 80062ae:	d91c      	bls.n	80062ea <tiny_vsnprintf_like+0x96>
    switch (*fmt)
 80062b0:	9a00      	ldr	r2, [sp, #0]
 80062b2:	7812      	ldrb	r2, [r2, #0]
 80062b4:	2a69      	cmp	r2, #105	@ 0x69
 80062b6:	d07d      	beq.n	80063b4 <tiny_vsnprintf_like+0x160>
 80062b8:	d823      	bhi.n	8006302 <tiny_vsnprintf_like+0xae>
 80062ba:	2a63      	cmp	r2, #99	@ 0x63
 80062bc:	d035      	beq.n	800632a <tiny_vsnprintf_like+0xd6>
 80062be:	2a64      	cmp	r2, #100	@ 0x64
 80062c0:	d078      	beq.n	80063b4 <tiny_vsnprintf_like+0x160>
 80062c2:	2a58      	cmp	r2, #88	@ 0x58
 80062c4:	d072      	beq.n	80063ac <tiny_vsnprintf_like+0x158>
        if (*fmt != '%') *str++ = '%';
 80062c6:	0020      	movs	r0, r4
 80062c8:	2a25      	cmp	r2, #37	@ 0x25
 80062ca:	d121      	bne.n	8006310 <tiny_vsnprintf_like+0xbc>
        if (*fmt)
 80062cc:	9a00      	ldr	r2, [sp, #0]
 80062ce:	7812      	ldrb	r2, [r2, #0]
 80062d0:	2a00      	cmp	r2, #0
 80062d2:	d100      	bne.n	80062d6 <tiny_vsnprintf_like+0x82>
 80062d4:	e0a6      	b.n	8006424 <tiny_vsnprintf_like+0x1d0>
          *str++ = *fmt;
 80062d6:	7002      	strb	r2, [r0, #0]
        CHECK_STR_SIZE(buf, str, size);
 80062d8:	9a02      	ldr	r2, [sp, #8]
          *str++ = *fmt;
 80062da:	1c44      	adds	r4, r0, #1
    base = 10;
 80062dc:	250a      	movs	r5, #10
        CHECK_STR_SIZE(buf, str, size);
 80062de:	1aa2      	subs	r2, r4, r2
 80062e0:	428a      	cmp	r2, r1
 80062e2:	da1e      	bge.n	8006322 <tiny_vsnprintf_like+0xce>
 80062e4:	e7d1      	b.n	800628a <tiny_vsnprintf_like+0x36>
      flags |= ZEROPAD;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e7db      	b.n	80062a2 <tiny_vsnprintf_like+0x4e>
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80062ea:	9a00      	ldr	r2, [sp, #0]
 80062ec:	3201      	adds	r2, #1
 80062ee:	9200      	str	r2, [sp, #0]
 80062f0:	220a      	movs	r2, #10
 80062f2:	4357      	muls	r7, r2
 80062f4:	183f      	adds	r7, r7, r0
 80062f6:	3f30      	subs	r7, #48	@ 0x30
 80062f8:	e7d4      	b.n	80062a4 <tiny_vsnprintf_like+0x50>
    field_width = -1;
 80062fa:	2701      	movs	r7, #1
 80062fc:	2300      	movs	r3, #0
 80062fe:	427f      	negs	r7, r7
 8006300:	e7d6      	b.n	80062b0 <tiny_vsnprintf_like+0x5c>
    switch (*fmt)
 8006302:	2a75      	cmp	r2, #117	@ 0x75
 8006304:	d100      	bne.n	8006308 <tiny_vsnprintf_like+0xb4>
 8006306:	e092      	b.n	800642e <tiny_vsnprintf_like+0x1da>
 8006308:	2a78      	cmp	r2, #120	@ 0x78
 800630a:	d051      	beq.n	80063b0 <tiny_vsnprintf_like+0x15c>
 800630c:	2a73      	cmp	r2, #115	@ 0x73
 800630e:	d026      	beq.n	800635e <tiny_vsnprintf_like+0x10a>
        if (*fmt != '%') *str++ = '%';
 8006310:	2225      	movs	r2, #37	@ 0x25
 8006312:	7022      	strb	r2, [r4, #0]
        CHECK_STR_SIZE(buf, str, size);
 8006314:	9a02      	ldr	r2, [sp, #8]
        if (*fmt != '%') *str++ = '%';
 8006316:	1c60      	adds	r0, r4, #1
        CHECK_STR_SIZE(buf, str, size);
 8006318:	0004      	movs	r4, r0
    base = 10;
 800631a:	250a      	movs	r5, #10
        CHECK_STR_SIZE(buf, str, size);
 800631c:	1a82      	subs	r2, r0, r2
 800631e:	428a      	cmp	r2, r1
 8006320:	dbd4      	blt.n	80062cc <tiny_vsnprintf_like+0x78>
      num = va_arg(args, unsigned int);
 8006322:	9801      	ldr	r0, [sp, #4]
 8006324:	c804      	ldmia	r0!, {r2}
 8006326:	9001      	str	r0, [sp, #4]
 8006328:	e04a      	b.n	80063c0 <tiny_vsnprintf_like+0x16c>
 800632a:	0022      	movs	r2, r4
    switch (*fmt)
 800632c:	003b      	movs	r3, r7
          while (--field_width > 0) *str++ = ' ';
 800632e:	2120      	movs	r1, #32
 8006330:	3b01      	subs	r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	dc10      	bgt.n	8006358 <tiny_vsnprintf_like+0x104>
 8006336:	17f9      	asrs	r1, r7, #31
 8006338:	1bc9      	subs	r1, r1, r7
 800633a:	17cb      	asrs	r3, r1, #31
 800633c:	0fca      	lsrs	r2, r1, #31
 800633e:	1e79      	subs	r1, r7, #1
 8006340:	400b      	ands	r3, r1
 8006342:	18e3      	adds	r3, r4, r3
 8006344:	2101      	movs	r1, #1
 8006346:	2a00      	cmp	r2, #0
 8006348:	d000      	beq.n	800634c <tiny_vsnprintf_like+0xf8>
 800634a:	0039      	movs	r1, r7
        *str++ = (unsigned char) va_arg(args, int);
 800634c:	9a01      	ldr	r2, [sp, #4]
 800634e:	1864      	adds	r4, r4, r1
 8006350:	ca02      	ldmia	r2!, {r1}
 8006352:	7019      	strb	r1, [r3, #0]
 8006354:	9201      	str	r2, [sp, #4]
        continue;
 8006356:	e798      	b.n	800628a <tiny_vsnprintf_like+0x36>
          while (--field_width > 0) *str++ = ' ';
 8006358:	7011      	strb	r1, [r2, #0]
 800635a:	3201      	adds	r2, #1
 800635c:	e7e8      	b.n	8006330 <tiny_vsnprintf_like+0xdc>
        s = va_arg(args, char *);
 800635e:	9e01      	ldr	r6, [sp, #4]
 8006360:	ce20      	ldmia	r6!, {r5}
        if (!s) s = "<NULL>";
 8006362:	2d00      	cmp	r5, #0
 8006364:	d100      	bne.n	8006368 <tiny_vsnprintf_like+0x114>
 8006366:	4d52      	ldr	r5, [pc, #328]	@ (80064b0 <tiny_vsnprintf_like+0x25c>)
        len = strlen(s);
 8006368:	0028      	movs	r0, r5
 800636a:	f7f9 fecd 	bl	8000108 <strlen>
          while (len < field_width--) *str++ = ' ';
 800636e:	2220      	movs	r2, #32
 8006370:	0023      	movs	r3, r4
 8006372:	4694      	mov	ip, r2
 8006374:	19e1      	adds	r1, r4, r7
 8006376:	1aca      	subs	r2, r1, r3
 8006378:	4290      	cmp	r0, r2
 800637a:	db0f      	blt.n	800639c <tiny_vsnprintf_like+0x148>
 800637c:	0fc2      	lsrs	r2, r0, #31
 800637e:	17fb      	asrs	r3, r7, #31
 8006380:	4287      	cmp	r7, r0
 8006382:	4153      	adcs	r3, r2
 8006384:	2200      	movs	r2, #0
 8006386:	b2db      	uxtb	r3, r3
 8006388:	4293      	cmp	r3, r2
 800638a:	d000      	beq.n	800638e <tiny_vsnprintf_like+0x13a>
 800638c:	1a3a      	subs	r2, r7, r0
 800638e:	18a4      	adds	r4, r4, r2
        for (i = 0; i < len; ++i) *str++ = *s++;
 8006390:	2200      	movs	r2, #0
 8006392:	4282      	cmp	r2, r0
 8006394:	db06      	blt.n	80063a4 <tiny_vsnprintf_like+0x150>
 8006396:	1824      	adds	r4, r4, r0
        s = va_arg(args, char *);
 8006398:	9601      	str	r6, [sp, #4]
 800639a:	e776      	b.n	800628a <tiny_vsnprintf_like+0x36>
          while (len < field_width--) *str++ = ' ';
 800639c:	4662      	mov	r2, ip
 800639e:	701a      	strb	r2, [r3, #0]
 80063a0:	3301      	adds	r3, #1
 80063a2:	e7e8      	b.n	8006376 <tiny_vsnprintf_like+0x122>
        for (i = 0; i < len; ++i) *str++ = *s++;
 80063a4:	5ca9      	ldrb	r1, [r5, r2]
 80063a6:	54a1      	strb	r1, [r4, r2]
 80063a8:	3201      	adds	r2, #1
 80063aa:	e7f2      	b.n	8006392 <tiny_vsnprintf_like+0x13e>
        flags |= UPPERCASE;
 80063ac:	2240      	movs	r2, #64	@ 0x40
 80063ae:	4313      	orrs	r3, r2
    switch (*fmt)
 80063b0:	2510      	movs	r5, #16
 80063b2:	e7b6      	b.n	8006322 <tiny_vsnprintf_like+0xce>
        flags |= SIGN;
 80063b4:	2202      	movs	r2, #2
 80063b6:	250a      	movs	r5, #10
      num = va_arg(args, int);
 80063b8:	9801      	ldr	r0, [sp, #4]
        flags |= SIGN;
 80063ba:	4313      	orrs	r3, r2
      num = va_arg(args, int);
 80063bc:	c804      	ldmia	r0!, {r2}
 80063be:	9001      	str	r0, [sp, #4]
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 80063c0:	9802      	ldr	r0, [sp, #8]
 80063c2:	4694      	mov	ip, r2
 80063c4:	1a26      	subs	r6, r4, r0
 80063c6:	1b8e      	subs	r6, r1, r6
  if (type & UPPERCASE)  dig = upper_digits;
 80063c8:	493a      	ldr	r1, [pc, #232]	@ (80064b4 <tiny_vsnprintf_like+0x260>)
 80063ca:	9107      	str	r1, [sp, #28]
 80063cc:	0659      	lsls	r1, r3, #25
 80063ce:	d401      	bmi.n	80063d4 <tiny_vsnprintf_like+0x180>
  char *dig = lower_digits;
 80063d0:	4939      	ldr	r1, [pc, #228]	@ (80064b8 <tiny_vsnprintf_like+0x264>)
 80063d2:	9107      	str	r1, [sp, #28]
  c = (type & ZEROPAD) ? '0' : ' ';
 80063d4:	2101      	movs	r1, #1
 80063d6:	0018      	movs	r0, r3
 80063d8:	4008      	ands	r0, r1
 80063da:	9009      	str	r0, [sp, #36]	@ 0x24
 80063dc:	2020      	movs	r0, #32
 80063de:	9006      	str	r0, [sp, #24]
 80063e0:	420b      	tst	r3, r1
 80063e2:	d001      	beq.n	80063e8 <tiny_vsnprintf_like+0x194>
 80063e4:	312f      	adds	r1, #47	@ 0x2f
 80063e6:	9106      	str	r1, [sp, #24]
  if (type & SIGN)
 80063e8:	079b      	lsls	r3, r3, #30
 80063ea:	d522      	bpl.n	8006432 <tiny_vsnprintf_like+0x1de>
    if (num < 0)
 80063ec:	2a00      	cmp	r2, #0
 80063ee:	da20      	bge.n	8006432 <tiny_vsnprintf_like+0x1de>
      num = -num;
 80063f0:	4253      	negs	r3, r2
 80063f2:	469c      	mov	ip, r3
      size--;
 80063f4:	232d      	movs	r3, #45	@ 0x2d
 80063f6:	3f01      	subs	r7, #1
    while (num != 0)
 80063f8:	9304      	str	r3, [sp, #16]
  if (base < 2 || base > 36) return 0;
 80063fa:	2300      	movs	r3, #0
 80063fc:	9303      	str	r3, [sp, #12]
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 80063fe:	4663      	mov	r3, ip
 8006400:	0029      	movs	r1, r5
 8006402:	0018      	movs	r0, r3
 8006404:	9305      	str	r3, [sp, #20]
 8006406:	f7f9 ff21 	bl	800024c <__aeabi_uidivmod>
 800640a:	9a07      	ldr	r2, [sp, #28]
 800640c:	9b03      	ldr	r3, [sp, #12]
 800640e:	5c52      	ldrb	r2, [r2, r1]
 8006410:	a90b      	add	r1, sp, #44	@ 0x2c
 8006412:	54ca      	strb	r2, [r1, r3]
 8006414:	3301      	adds	r3, #1
 8006416:	9303      	str	r3, [sp, #12]
    while (num != 0)
 8006418:	9b05      	ldr	r3, [sp, #20]
      num = ((unsigned long) num) / (unsigned) base;
 800641a:	4684      	mov	ip, r0
    while (num != 0)
 800641c:	429d      	cmp	r5, r3
 800641e:	d9ee      	bls.n	80063fe <tiny_vsnprintf_like+0x1aa>
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8006420:	9d03      	ldr	r5, [sp, #12]
 8006422:	e00d      	b.n	8006440 <tiny_vsnprintf_like+0x1ec>
          --fmt;
 8006424:	9b00      	ldr	r3, [sp, #0]
 8006426:	3b01      	subs	r3, #1
 8006428:	9300      	str	r3, [sp, #0]
    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 800642a:	0004      	movs	r4, r0
 800642c:	e72d      	b.n	800628a <tiny_vsnprintf_like+0x36>
    base = 10;
 800642e:	250a      	movs	r5, #10
 8006430:	e777      	b.n	8006322 <tiny_vsnprintf_like+0xce>
  if (num == 0)
 8006432:	2a00      	cmp	r2, #0
 8006434:	d124      	bne.n	8006480 <tiny_vsnprintf_like+0x22c>
    tmp[i++] = '0';
 8006436:	2130      	movs	r1, #48	@ 0x30
 8006438:	2501      	movs	r5, #1
 800643a:	ab0b      	add	r3, sp, #44	@ 0x2c
 800643c:	7019      	strb	r1, [r3, #0]
 800643e:	9204      	str	r2, [sp, #16]
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8006440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006442:	0020      	movs	r0, r4
  size -= precision;
 8006444:	1b79      	subs	r1, r7, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8006446:	2b00      	cmp	r3, #0
 8006448:	d022      	beq.n	8006490 <tiny_vsnprintf_like+0x23c>
  if (sign) ASSIGN_STR(sign);
 800644a:	9b04      	ldr	r3, [sp, #16]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d02d      	beq.n	80064ac <tiny_vsnprintf_like+0x258>
 8006450:	232d      	movs	r3, #45	@ 0x2d
 8006452:	3e01      	subs	r6, #1
 8006454:	1c60      	adds	r0, r4, #1
 8006456:	7023      	strb	r3, [r4, #0]
 8006458:	2e00      	cmp	r6, #0
 800645a:	d0e6      	beq.n	800642a <tiny_vsnprintf_like+0x1d6>
 800645c:	0002      	movs	r2, r0
 800645e:	0033      	movs	r3, r6
 8006460:	1b89      	subs	r1, r1, r6
 8006462:	18c8      	adds	r0, r1, r3
 8006464:	0014      	movs	r4, r2
  while (size-- > 0) ASSIGN_STR(c);
 8006466:	2800      	cmp	r0, #0
 8006468:	dc18      	bgt.n	800649c <tiny_vsnprintf_like+0x248>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 800646a:	a90b      	add	r1, sp, #44	@ 0x2c
 800646c:	18d3      	adds	r3, r2, r3
 800646e:	0010      	movs	r0, r2
 8006470:	3d01      	subs	r5, #1
 8006472:	d3da      	bcc.n	800642a <tiny_vsnprintf_like+0x1d6>
 8006474:	5c6c      	ldrb	r4, [r5, r1]
 8006476:	1c42      	adds	r2, r0, #1
 8006478:	7004      	strb	r4, [r0, #0]
 800647a:	429a      	cmp	r2, r3
 800647c:	d1f7      	bne.n	800646e <tiny_vsnprintf_like+0x21a>
 800647e:	e013      	b.n	80064a8 <tiny_vsnprintf_like+0x254>
 8006480:	2300      	movs	r3, #0
 8006482:	e7b9      	b.n	80063f8 <tiny_vsnprintf_like+0x1a4>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8006484:	2320      	movs	r3, #32
 8006486:	3e01      	subs	r6, #1
 8006488:	3001      	adds	r0, #1
 800648a:	7023      	strb	r3, [r4, #0]
 800648c:	2e00      	cmp	r6, #0
 800648e:	d0cc      	beq.n	800642a <tiny_vsnprintf_like+0x1d6>
 8006490:	000b      	movs	r3, r1
 8006492:	0004      	movs	r4, r0
 8006494:	3901      	subs	r1, #1
 8006496:	2b00      	cmp	r3, #0
 8006498:	dcf4      	bgt.n	8006484 <tiny_vsnprintf_like+0x230>
 800649a:	e7d6      	b.n	800644a <tiny_vsnprintf_like+0x1f6>
  while (size-- > 0) ASSIGN_STR(c);
 800649c:	9806      	ldr	r0, [sp, #24]
 800649e:	3b01      	subs	r3, #1
 80064a0:	3201      	adds	r2, #1
 80064a2:	7020      	strb	r0, [r4, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1dc      	bne.n	8006462 <tiny_vsnprintf_like+0x20e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 80064a8:	0010      	movs	r0, r2
 80064aa:	e7be      	b.n	800642a <tiny_vsnprintf_like+0x1d6>
 80064ac:	0020      	movs	r0, r4
 80064ae:	e7d5      	b.n	800645c <tiny_vsnprintf_like+0x208>
 80064b0:	080072f8 	.word	0x080072f8
 80064b4:	08007324 	.word	0x08007324
 80064b8:	080072ff 	.word	0x080072ff

080064bc <sniprintf>:
 80064bc:	b40c      	push	{r2, r3}
 80064be:	b530      	push	{r4, r5, lr}
 80064c0:	4b18      	ldr	r3, [pc, #96]	@ (8006524 <sniprintf+0x68>)
 80064c2:	000c      	movs	r4, r1
 80064c4:	681d      	ldr	r5, [r3, #0]
 80064c6:	b09d      	sub	sp, #116	@ 0x74
 80064c8:	2900      	cmp	r1, #0
 80064ca:	da08      	bge.n	80064de <sniprintf+0x22>
 80064cc:	238b      	movs	r3, #139	@ 0x8b
 80064ce:	2001      	movs	r0, #1
 80064d0:	602b      	str	r3, [r5, #0]
 80064d2:	4240      	negs	r0, r0
 80064d4:	b01d      	add	sp, #116	@ 0x74
 80064d6:	bc30      	pop	{r4, r5}
 80064d8:	bc08      	pop	{r3}
 80064da:	b002      	add	sp, #8
 80064dc:	4718      	bx	r3
 80064de:	2382      	movs	r3, #130	@ 0x82
 80064e0:	466a      	mov	r2, sp
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	8293      	strh	r3, [r2, #20]
 80064e6:	2300      	movs	r3, #0
 80064e8:	9002      	str	r0, [sp, #8]
 80064ea:	931b      	str	r3, [sp, #108]	@ 0x6c
 80064ec:	9006      	str	r0, [sp, #24]
 80064ee:	4299      	cmp	r1, r3
 80064f0:	d000      	beq.n	80064f4 <sniprintf+0x38>
 80064f2:	1e4b      	subs	r3, r1, #1
 80064f4:	9304      	str	r3, [sp, #16]
 80064f6:	9307      	str	r3, [sp, #28]
 80064f8:	2301      	movs	r3, #1
 80064fa:	466a      	mov	r2, sp
 80064fc:	425b      	negs	r3, r3
 80064fe:	82d3      	strh	r3, [r2, #22]
 8006500:	0028      	movs	r0, r5
 8006502:	ab21      	add	r3, sp, #132	@ 0x84
 8006504:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006506:	a902      	add	r1, sp, #8
 8006508:	9301      	str	r3, [sp, #4]
 800650a:	f000 f9b5 	bl	8006878 <_svfiprintf_r>
 800650e:	1c43      	adds	r3, r0, #1
 8006510:	da01      	bge.n	8006516 <sniprintf+0x5a>
 8006512:	238b      	movs	r3, #139	@ 0x8b
 8006514:	602b      	str	r3, [r5, #0]
 8006516:	2c00      	cmp	r4, #0
 8006518:	d0dc      	beq.n	80064d4 <sniprintf+0x18>
 800651a:	2200      	movs	r2, #0
 800651c:	9b02      	ldr	r3, [sp, #8]
 800651e:	701a      	strb	r2, [r3, #0]
 8006520:	e7d8      	b.n	80064d4 <sniprintf+0x18>
 8006522:	46c0      	nop			@ (mov r8, r8)
 8006524:	20000040 	.word	0x20000040

08006528 <memcmp>:
 8006528:	b530      	push	{r4, r5, lr}
 800652a:	2400      	movs	r4, #0
 800652c:	3901      	subs	r1, #1
 800652e:	42a2      	cmp	r2, r4
 8006530:	d101      	bne.n	8006536 <memcmp+0xe>
 8006532:	2000      	movs	r0, #0
 8006534:	e005      	b.n	8006542 <memcmp+0x1a>
 8006536:	5d03      	ldrb	r3, [r0, r4]
 8006538:	3401      	adds	r4, #1
 800653a:	5d0d      	ldrb	r5, [r1, r4]
 800653c:	42ab      	cmp	r3, r5
 800653e:	d0f6      	beq.n	800652e <memcmp+0x6>
 8006540:	1b58      	subs	r0, r3, r5
 8006542:	bd30      	pop	{r4, r5, pc}

08006544 <memset>:
 8006544:	0003      	movs	r3, r0
 8006546:	1882      	adds	r2, r0, r2
 8006548:	4293      	cmp	r3, r2
 800654a:	d100      	bne.n	800654e <memset+0xa>
 800654c:	4770      	bx	lr
 800654e:	7019      	strb	r1, [r3, #0]
 8006550:	3301      	adds	r3, #1
 8006552:	e7f9      	b.n	8006548 <memset+0x4>

08006554 <__errno>:
 8006554:	4b01      	ldr	r3, [pc, #4]	@ (800655c <__errno+0x8>)
 8006556:	6818      	ldr	r0, [r3, #0]
 8006558:	4770      	bx	lr
 800655a:	46c0      	nop			@ (mov r8, r8)
 800655c:	20000040 	.word	0x20000040

08006560 <__libc_init_array>:
 8006560:	b570      	push	{r4, r5, r6, lr}
 8006562:	2600      	movs	r6, #0
 8006564:	4c0c      	ldr	r4, [pc, #48]	@ (8006598 <__libc_init_array+0x38>)
 8006566:	4d0d      	ldr	r5, [pc, #52]	@ (800659c <__libc_init_array+0x3c>)
 8006568:	1b64      	subs	r4, r4, r5
 800656a:	10a4      	asrs	r4, r4, #2
 800656c:	42a6      	cmp	r6, r4
 800656e:	d109      	bne.n	8006584 <__libc_init_array+0x24>
 8006570:	2600      	movs	r6, #0
 8006572:	f000 fc63 	bl	8006e3c <_init>
 8006576:	4c0a      	ldr	r4, [pc, #40]	@ (80065a0 <__libc_init_array+0x40>)
 8006578:	4d0a      	ldr	r5, [pc, #40]	@ (80065a4 <__libc_init_array+0x44>)
 800657a:	1b64      	subs	r4, r4, r5
 800657c:	10a4      	asrs	r4, r4, #2
 800657e:	42a6      	cmp	r6, r4
 8006580:	d105      	bne.n	800658e <__libc_init_array+0x2e>
 8006582:	bd70      	pop	{r4, r5, r6, pc}
 8006584:	00b3      	lsls	r3, r6, #2
 8006586:	58eb      	ldr	r3, [r5, r3]
 8006588:	4798      	blx	r3
 800658a:	3601      	adds	r6, #1
 800658c:	e7ee      	b.n	800656c <__libc_init_array+0xc>
 800658e:	00b3      	lsls	r3, r6, #2
 8006590:	58eb      	ldr	r3, [r5, r3]
 8006592:	4798      	blx	r3
 8006594:	3601      	adds	r6, #1
 8006596:	e7f2      	b.n	800657e <__libc_init_array+0x1e>
 8006598:	08007388 	.word	0x08007388
 800659c:	08007388 	.word	0x08007388
 80065a0:	0800738c 	.word	0x0800738c
 80065a4:	08007388 	.word	0x08007388

080065a8 <__retarget_lock_acquire_recursive>:
 80065a8:	4770      	bx	lr

080065aa <__retarget_lock_release_recursive>:
 80065aa:	4770      	bx	lr

080065ac <memcpy>:
 80065ac:	2300      	movs	r3, #0
 80065ae:	b510      	push	{r4, lr}
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d100      	bne.n	80065b6 <memcpy+0xa>
 80065b4:	bd10      	pop	{r4, pc}
 80065b6:	5ccc      	ldrb	r4, [r1, r3]
 80065b8:	54c4      	strb	r4, [r0, r3]
 80065ba:	3301      	adds	r3, #1
 80065bc:	e7f8      	b.n	80065b0 <memcpy+0x4>
	...

080065c0 <_free_r>:
 80065c0:	b570      	push	{r4, r5, r6, lr}
 80065c2:	0005      	movs	r5, r0
 80065c4:	1e0c      	subs	r4, r1, #0
 80065c6:	d010      	beq.n	80065ea <_free_r+0x2a>
 80065c8:	3c04      	subs	r4, #4
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	da00      	bge.n	80065d2 <_free_r+0x12>
 80065d0:	18e4      	adds	r4, r4, r3
 80065d2:	0028      	movs	r0, r5
 80065d4:	f000 f8e0 	bl	8006798 <__malloc_lock>
 80065d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006650 <_free_r+0x90>)
 80065da:	6813      	ldr	r3, [r2, #0]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d105      	bne.n	80065ec <_free_r+0x2c>
 80065e0:	6063      	str	r3, [r4, #4]
 80065e2:	6014      	str	r4, [r2, #0]
 80065e4:	0028      	movs	r0, r5
 80065e6:	f000 f8df 	bl	80067a8 <__malloc_unlock>
 80065ea:	bd70      	pop	{r4, r5, r6, pc}
 80065ec:	42a3      	cmp	r3, r4
 80065ee:	d908      	bls.n	8006602 <_free_r+0x42>
 80065f0:	6820      	ldr	r0, [r4, #0]
 80065f2:	1821      	adds	r1, r4, r0
 80065f4:	428b      	cmp	r3, r1
 80065f6:	d1f3      	bne.n	80065e0 <_free_r+0x20>
 80065f8:	6819      	ldr	r1, [r3, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	1809      	adds	r1, r1, r0
 80065fe:	6021      	str	r1, [r4, #0]
 8006600:	e7ee      	b.n	80065e0 <_free_r+0x20>
 8006602:	001a      	movs	r2, r3
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <_free_r+0x4e>
 800660a:	42a3      	cmp	r3, r4
 800660c:	d9f9      	bls.n	8006602 <_free_r+0x42>
 800660e:	6811      	ldr	r1, [r2, #0]
 8006610:	1850      	adds	r0, r2, r1
 8006612:	42a0      	cmp	r0, r4
 8006614:	d10b      	bne.n	800662e <_free_r+0x6e>
 8006616:	6820      	ldr	r0, [r4, #0]
 8006618:	1809      	adds	r1, r1, r0
 800661a:	1850      	adds	r0, r2, r1
 800661c:	6011      	str	r1, [r2, #0]
 800661e:	4283      	cmp	r3, r0
 8006620:	d1e0      	bne.n	80065e4 <_free_r+0x24>
 8006622:	6818      	ldr	r0, [r3, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	1841      	adds	r1, r0, r1
 8006628:	6011      	str	r1, [r2, #0]
 800662a:	6053      	str	r3, [r2, #4]
 800662c:	e7da      	b.n	80065e4 <_free_r+0x24>
 800662e:	42a0      	cmp	r0, r4
 8006630:	d902      	bls.n	8006638 <_free_r+0x78>
 8006632:	230c      	movs	r3, #12
 8006634:	602b      	str	r3, [r5, #0]
 8006636:	e7d5      	b.n	80065e4 <_free_r+0x24>
 8006638:	6820      	ldr	r0, [r4, #0]
 800663a:	1821      	adds	r1, r4, r0
 800663c:	428b      	cmp	r3, r1
 800663e:	d103      	bne.n	8006648 <_free_r+0x88>
 8006640:	6819      	ldr	r1, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	1809      	adds	r1, r1, r0
 8006646:	6021      	str	r1, [r4, #0]
 8006648:	6063      	str	r3, [r4, #4]
 800664a:	6054      	str	r4, [r2, #4]
 800664c:	e7ca      	b.n	80065e4 <_free_r+0x24>
 800664e:	46c0      	nop			@ (mov r8, r8)
 8006650:	20000b74 	.word	0x20000b74

08006654 <sbrk_aligned>:
 8006654:	b570      	push	{r4, r5, r6, lr}
 8006656:	4e0f      	ldr	r6, [pc, #60]	@ (8006694 <sbrk_aligned+0x40>)
 8006658:	000d      	movs	r5, r1
 800665a:	6831      	ldr	r1, [r6, #0]
 800665c:	0004      	movs	r4, r0
 800665e:	2900      	cmp	r1, #0
 8006660:	d102      	bne.n	8006668 <sbrk_aligned+0x14>
 8006662:	f000 fb95 	bl	8006d90 <_sbrk_r>
 8006666:	6030      	str	r0, [r6, #0]
 8006668:	0029      	movs	r1, r5
 800666a:	0020      	movs	r0, r4
 800666c:	f000 fb90 	bl	8006d90 <_sbrk_r>
 8006670:	1c43      	adds	r3, r0, #1
 8006672:	d103      	bne.n	800667c <sbrk_aligned+0x28>
 8006674:	2501      	movs	r5, #1
 8006676:	426d      	negs	r5, r5
 8006678:	0028      	movs	r0, r5
 800667a:	bd70      	pop	{r4, r5, r6, pc}
 800667c:	2303      	movs	r3, #3
 800667e:	1cc5      	adds	r5, r0, #3
 8006680:	439d      	bics	r5, r3
 8006682:	42a8      	cmp	r0, r5
 8006684:	d0f8      	beq.n	8006678 <sbrk_aligned+0x24>
 8006686:	1a29      	subs	r1, r5, r0
 8006688:	0020      	movs	r0, r4
 800668a:	f000 fb81 	bl	8006d90 <_sbrk_r>
 800668e:	3001      	adds	r0, #1
 8006690:	d1f2      	bne.n	8006678 <sbrk_aligned+0x24>
 8006692:	e7ef      	b.n	8006674 <sbrk_aligned+0x20>
 8006694:	20000b70 	.word	0x20000b70

08006698 <_malloc_r>:
 8006698:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800669a:	2203      	movs	r2, #3
 800669c:	1ccb      	adds	r3, r1, #3
 800669e:	4393      	bics	r3, r2
 80066a0:	3308      	adds	r3, #8
 80066a2:	0005      	movs	r5, r0
 80066a4:	001f      	movs	r7, r3
 80066a6:	2b0c      	cmp	r3, #12
 80066a8:	d234      	bcs.n	8006714 <_malloc_r+0x7c>
 80066aa:	270c      	movs	r7, #12
 80066ac:	42b9      	cmp	r1, r7
 80066ae:	d833      	bhi.n	8006718 <_malloc_r+0x80>
 80066b0:	0028      	movs	r0, r5
 80066b2:	f000 f871 	bl	8006798 <__malloc_lock>
 80066b6:	4e37      	ldr	r6, [pc, #220]	@ (8006794 <_malloc_r+0xfc>)
 80066b8:	6833      	ldr	r3, [r6, #0]
 80066ba:	001c      	movs	r4, r3
 80066bc:	2c00      	cmp	r4, #0
 80066be:	d12f      	bne.n	8006720 <_malloc_r+0x88>
 80066c0:	0039      	movs	r1, r7
 80066c2:	0028      	movs	r0, r5
 80066c4:	f7ff ffc6 	bl	8006654 <sbrk_aligned>
 80066c8:	0004      	movs	r4, r0
 80066ca:	1c43      	adds	r3, r0, #1
 80066cc:	d15f      	bne.n	800678e <_malloc_r+0xf6>
 80066ce:	6834      	ldr	r4, [r6, #0]
 80066d0:	9400      	str	r4, [sp, #0]
 80066d2:	9b00      	ldr	r3, [sp, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d14a      	bne.n	800676e <_malloc_r+0xd6>
 80066d8:	2c00      	cmp	r4, #0
 80066da:	d052      	beq.n	8006782 <_malloc_r+0xea>
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	0028      	movs	r0, r5
 80066e0:	18e3      	adds	r3, r4, r3
 80066e2:	9900      	ldr	r1, [sp, #0]
 80066e4:	9301      	str	r3, [sp, #4]
 80066e6:	f000 fb53 	bl	8006d90 <_sbrk_r>
 80066ea:	9b01      	ldr	r3, [sp, #4]
 80066ec:	4283      	cmp	r3, r0
 80066ee:	d148      	bne.n	8006782 <_malloc_r+0xea>
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	0028      	movs	r0, r5
 80066f4:	1aff      	subs	r7, r7, r3
 80066f6:	0039      	movs	r1, r7
 80066f8:	f7ff ffac 	bl	8006654 <sbrk_aligned>
 80066fc:	3001      	adds	r0, #1
 80066fe:	d040      	beq.n	8006782 <_malloc_r+0xea>
 8006700:	6823      	ldr	r3, [r4, #0]
 8006702:	19db      	adds	r3, r3, r7
 8006704:	6023      	str	r3, [r4, #0]
 8006706:	6833      	ldr	r3, [r6, #0]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	2a00      	cmp	r2, #0
 800670c:	d133      	bne.n	8006776 <_malloc_r+0xde>
 800670e:	9b00      	ldr	r3, [sp, #0]
 8006710:	6033      	str	r3, [r6, #0]
 8006712:	e019      	b.n	8006748 <_malloc_r+0xb0>
 8006714:	2b00      	cmp	r3, #0
 8006716:	dac9      	bge.n	80066ac <_malloc_r+0x14>
 8006718:	230c      	movs	r3, #12
 800671a:	602b      	str	r3, [r5, #0]
 800671c:	2000      	movs	r0, #0
 800671e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006720:	6821      	ldr	r1, [r4, #0]
 8006722:	1bc9      	subs	r1, r1, r7
 8006724:	d420      	bmi.n	8006768 <_malloc_r+0xd0>
 8006726:	290b      	cmp	r1, #11
 8006728:	d90a      	bls.n	8006740 <_malloc_r+0xa8>
 800672a:	19e2      	adds	r2, r4, r7
 800672c:	6027      	str	r7, [r4, #0]
 800672e:	42a3      	cmp	r3, r4
 8006730:	d104      	bne.n	800673c <_malloc_r+0xa4>
 8006732:	6032      	str	r2, [r6, #0]
 8006734:	6863      	ldr	r3, [r4, #4]
 8006736:	6011      	str	r1, [r2, #0]
 8006738:	6053      	str	r3, [r2, #4]
 800673a:	e005      	b.n	8006748 <_malloc_r+0xb0>
 800673c:	605a      	str	r2, [r3, #4]
 800673e:	e7f9      	b.n	8006734 <_malloc_r+0x9c>
 8006740:	6862      	ldr	r2, [r4, #4]
 8006742:	42a3      	cmp	r3, r4
 8006744:	d10e      	bne.n	8006764 <_malloc_r+0xcc>
 8006746:	6032      	str	r2, [r6, #0]
 8006748:	0028      	movs	r0, r5
 800674a:	f000 f82d 	bl	80067a8 <__malloc_unlock>
 800674e:	0020      	movs	r0, r4
 8006750:	2207      	movs	r2, #7
 8006752:	300b      	adds	r0, #11
 8006754:	1d23      	adds	r3, r4, #4
 8006756:	4390      	bics	r0, r2
 8006758:	1ac2      	subs	r2, r0, r3
 800675a:	4298      	cmp	r0, r3
 800675c:	d0df      	beq.n	800671e <_malloc_r+0x86>
 800675e:	1a1b      	subs	r3, r3, r0
 8006760:	50a3      	str	r3, [r4, r2]
 8006762:	e7dc      	b.n	800671e <_malloc_r+0x86>
 8006764:	605a      	str	r2, [r3, #4]
 8006766:	e7ef      	b.n	8006748 <_malloc_r+0xb0>
 8006768:	0023      	movs	r3, r4
 800676a:	6864      	ldr	r4, [r4, #4]
 800676c:	e7a6      	b.n	80066bc <_malloc_r+0x24>
 800676e:	9c00      	ldr	r4, [sp, #0]
 8006770:	6863      	ldr	r3, [r4, #4]
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	e7ad      	b.n	80066d2 <_malloc_r+0x3a>
 8006776:	001a      	movs	r2, r3
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	42a3      	cmp	r3, r4
 800677c:	d1fb      	bne.n	8006776 <_malloc_r+0xde>
 800677e:	2300      	movs	r3, #0
 8006780:	e7da      	b.n	8006738 <_malloc_r+0xa0>
 8006782:	230c      	movs	r3, #12
 8006784:	0028      	movs	r0, r5
 8006786:	602b      	str	r3, [r5, #0]
 8006788:	f000 f80e 	bl	80067a8 <__malloc_unlock>
 800678c:	e7c6      	b.n	800671c <_malloc_r+0x84>
 800678e:	6007      	str	r7, [r0, #0]
 8006790:	e7da      	b.n	8006748 <_malloc_r+0xb0>
 8006792:	46c0      	nop			@ (mov r8, r8)
 8006794:	20000b74 	.word	0x20000b74

08006798 <__malloc_lock>:
 8006798:	b510      	push	{r4, lr}
 800679a:	4802      	ldr	r0, [pc, #8]	@ (80067a4 <__malloc_lock+0xc>)
 800679c:	f7ff ff04 	bl	80065a8 <__retarget_lock_acquire_recursive>
 80067a0:	bd10      	pop	{r4, pc}
 80067a2:	46c0      	nop			@ (mov r8, r8)
 80067a4:	20000b6c 	.word	0x20000b6c

080067a8 <__malloc_unlock>:
 80067a8:	b510      	push	{r4, lr}
 80067aa:	4802      	ldr	r0, [pc, #8]	@ (80067b4 <__malloc_unlock+0xc>)
 80067ac:	f7ff fefd 	bl	80065aa <__retarget_lock_release_recursive>
 80067b0:	bd10      	pop	{r4, pc}
 80067b2:	46c0      	nop			@ (mov r8, r8)
 80067b4:	20000b6c 	.word	0x20000b6c

080067b8 <__ssputs_r>:
 80067b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ba:	688e      	ldr	r6, [r1, #8]
 80067bc:	b085      	sub	sp, #20
 80067be:	001f      	movs	r7, r3
 80067c0:	000c      	movs	r4, r1
 80067c2:	680b      	ldr	r3, [r1, #0]
 80067c4:	9002      	str	r0, [sp, #8]
 80067c6:	9203      	str	r2, [sp, #12]
 80067c8:	42be      	cmp	r6, r7
 80067ca:	d830      	bhi.n	800682e <__ssputs_r+0x76>
 80067cc:	210c      	movs	r1, #12
 80067ce:	5e62      	ldrsh	r2, [r4, r1]
 80067d0:	2190      	movs	r1, #144	@ 0x90
 80067d2:	00c9      	lsls	r1, r1, #3
 80067d4:	420a      	tst	r2, r1
 80067d6:	d028      	beq.n	800682a <__ssputs_r+0x72>
 80067d8:	2003      	movs	r0, #3
 80067da:	6921      	ldr	r1, [r4, #16]
 80067dc:	1a5b      	subs	r3, r3, r1
 80067de:	9301      	str	r3, [sp, #4]
 80067e0:	6963      	ldr	r3, [r4, #20]
 80067e2:	4343      	muls	r3, r0
 80067e4:	9801      	ldr	r0, [sp, #4]
 80067e6:	0fdd      	lsrs	r5, r3, #31
 80067e8:	18ed      	adds	r5, r5, r3
 80067ea:	1c7b      	adds	r3, r7, #1
 80067ec:	181b      	adds	r3, r3, r0
 80067ee:	106d      	asrs	r5, r5, #1
 80067f0:	42ab      	cmp	r3, r5
 80067f2:	d900      	bls.n	80067f6 <__ssputs_r+0x3e>
 80067f4:	001d      	movs	r5, r3
 80067f6:	0552      	lsls	r2, r2, #21
 80067f8:	d528      	bpl.n	800684c <__ssputs_r+0x94>
 80067fa:	0029      	movs	r1, r5
 80067fc:	9802      	ldr	r0, [sp, #8]
 80067fe:	f7ff ff4b 	bl	8006698 <_malloc_r>
 8006802:	1e06      	subs	r6, r0, #0
 8006804:	d02c      	beq.n	8006860 <__ssputs_r+0xa8>
 8006806:	9a01      	ldr	r2, [sp, #4]
 8006808:	6921      	ldr	r1, [r4, #16]
 800680a:	f7ff fecf 	bl	80065ac <memcpy>
 800680e:	89a2      	ldrh	r2, [r4, #12]
 8006810:	4b18      	ldr	r3, [pc, #96]	@ (8006874 <__ssputs_r+0xbc>)
 8006812:	401a      	ands	r2, r3
 8006814:	2380      	movs	r3, #128	@ 0x80
 8006816:	4313      	orrs	r3, r2
 8006818:	81a3      	strh	r3, [r4, #12]
 800681a:	9b01      	ldr	r3, [sp, #4]
 800681c:	6126      	str	r6, [r4, #16]
 800681e:	18f6      	adds	r6, r6, r3
 8006820:	6026      	str	r6, [r4, #0]
 8006822:	003e      	movs	r6, r7
 8006824:	6165      	str	r5, [r4, #20]
 8006826:	1aed      	subs	r5, r5, r3
 8006828:	60a5      	str	r5, [r4, #8]
 800682a:	42be      	cmp	r6, r7
 800682c:	d900      	bls.n	8006830 <__ssputs_r+0x78>
 800682e:	003e      	movs	r6, r7
 8006830:	0032      	movs	r2, r6
 8006832:	9903      	ldr	r1, [sp, #12]
 8006834:	6820      	ldr	r0, [r4, #0]
 8006836:	f000 fa99 	bl	8006d6c <memmove>
 800683a:	2000      	movs	r0, #0
 800683c:	68a3      	ldr	r3, [r4, #8]
 800683e:	1b9b      	subs	r3, r3, r6
 8006840:	60a3      	str	r3, [r4, #8]
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	199b      	adds	r3, r3, r6
 8006846:	6023      	str	r3, [r4, #0]
 8006848:	b005      	add	sp, #20
 800684a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800684c:	002a      	movs	r2, r5
 800684e:	9802      	ldr	r0, [sp, #8]
 8006850:	f000 fabb 	bl	8006dca <_realloc_r>
 8006854:	1e06      	subs	r6, r0, #0
 8006856:	d1e0      	bne.n	800681a <__ssputs_r+0x62>
 8006858:	6921      	ldr	r1, [r4, #16]
 800685a:	9802      	ldr	r0, [sp, #8]
 800685c:	f7ff feb0 	bl	80065c0 <_free_r>
 8006860:	230c      	movs	r3, #12
 8006862:	2001      	movs	r0, #1
 8006864:	9a02      	ldr	r2, [sp, #8]
 8006866:	4240      	negs	r0, r0
 8006868:	6013      	str	r3, [r2, #0]
 800686a:	89a2      	ldrh	r2, [r4, #12]
 800686c:	3334      	adds	r3, #52	@ 0x34
 800686e:	4313      	orrs	r3, r2
 8006870:	81a3      	strh	r3, [r4, #12]
 8006872:	e7e9      	b.n	8006848 <__ssputs_r+0x90>
 8006874:	fffffb7f 	.word	0xfffffb7f

08006878 <_svfiprintf_r>:
 8006878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800687a:	b0a1      	sub	sp, #132	@ 0x84
 800687c:	9003      	str	r0, [sp, #12]
 800687e:	001d      	movs	r5, r3
 8006880:	898b      	ldrh	r3, [r1, #12]
 8006882:	000f      	movs	r7, r1
 8006884:	0016      	movs	r6, r2
 8006886:	061b      	lsls	r3, r3, #24
 8006888:	d511      	bpl.n	80068ae <_svfiprintf_r+0x36>
 800688a:	690b      	ldr	r3, [r1, #16]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10e      	bne.n	80068ae <_svfiprintf_r+0x36>
 8006890:	2140      	movs	r1, #64	@ 0x40
 8006892:	f7ff ff01 	bl	8006698 <_malloc_r>
 8006896:	6038      	str	r0, [r7, #0]
 8006898:	6138      	str	r0, [r7, #16]
 800689a:	2800      	cmp	r0, #0
 800689c:	d105      	bne.n	80068aa <_svfiprintf_r+0x32>
 800689e:	230c      	movs	r3, #12
 80068a0:	9a03      	ldr	r2, [sp, #12]
 80068a2:	6013      	str	r3, [r2, #0]
 80068a4:	2001      	movs	r0, #1
 80068a6:	4240      	negs	r0, r0
 80068a8:	e0cf      	b.n	8006a4a <_svfiprintf_r+0x1d2>
 80068aa:	2340      	movs	r3, #64	@ 0x40
 80068ac:	617b      	str	r3, [r7, #20]
 80068ae:	2300      	movs	r3, #0
 80068b0:	ac08      	add	r4, sp, #32
 80068b2:	6163      	str	r3, [r4, #20]
 80068b4:	3320      	adds	r3, #32
 80068b6:	7663      	strb	r3, [r4, #25]
 80068b8:	3310      	adds	r3, #16
 80068ba:	76a3      	strb	r3, [r4, #26]
 80068bc:	9507      	str	r5, [sp, #28]
 80068be:	0035      	movs	r5, r6
 80068c0:	782b      	ldrb	r3, [r5, #0]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <_svfiprintf_r+0x52>
 80068c6:	2b25      	cmp	r3, #37	@ 0x25
 80068c8:	d148      	bne.n	800695c <_svfiprintf_r+0xe4>
 80068ca:	1bab      	subs	r3, r5, r6
 80068cc:	9305      	str	r3, [sp, #20]
 80068ce:	42b5      	cmp	r5, r6
 80068d0:	d00b      	beq.n	80068ea <_svfiprintf_r+0x72>
 80068d2:	0032      	movs	r2, r6
 80068d4:	0039      	movs	r1, r7
 80068d6:	9803      	ldr	r0, [sp, #12]
 80068d8:	f7ff ff6e 	bl	80067b8 <__ssputs_r>
 80068dc:	3001      	adds	r0, #1
 80068de:	d100      	bne.n	80068e2 <_svfiprintf_r+0x6a>
 80068e0:	e0ae      	b.n	8006a40 <_svfiprintf_r+0x1c8>
 80068e2:	6963      	ldr	r3, [r4, #20]
 80068e4:	9a05      	ldr	r2, [sp, #20]
 80068e6:	189b      	adds	r3, r3, r2
 80068e8:	6163      	str	r3, [r4, #20]
 80068ea:	782b      	ldrb	r3, [r5, #0]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d100      	bne.n	80068f2 <_svfiprintf_r+0x7a>
 80068f0:	e0a6      	b.n	8006a40 <_svfiprintf_r+0x1c8>
 80068f2:	2201      	movs	r2, #1
 80068f4:	2300      	movs	r3, #0
 80068f6:	4252      	negs	r2, r2
 80068f8:	6062      	str	r2, [r4, #4]
 80068fa:	a904      	add	r1, sp, #16
 80068fc:	3254      	adds	r2, #84	@ 0x54
 80068fe:	1852      	adds	r2, r2, r1
 8006900:	1c6e      	adds	r6, r5, #1
 8006902:	6023      	str	r3, [r4, #0]
 8006904:	60e3      	str	r3, [r4, #12]
 8006906:	60a3      	str	r3, [r4, #8]
 8006908:	7013      	strb	r3, [r2, #0]
 800690a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800690c:	4b54      	ldr	r3, [pc, #336]	@ (8006a60 <_svfiprintf_r+0x1e8>)
 800690e:	2205      	movs	r2, #5
 8006910:	0018      	movs	r0, r3
 8006912:	7831      	ldrb	r1, [r6, #0]
 8006914:	9305      	str	r3, [sp, #20]
 8006916:	f000 fa4d 	bl	8006db4 <memchr>
 800691a:	1c75      	adds	r5, r6, #1
 800691c:	2800      	cmp	r0, #0
 800691e:	d11f      	bne.n	8006960 <_svfiprintf_r+0xe8>
 8006920:	6822      	ldr	r2, [r4, #0]
 8006922:	06d3      	lsls	r3, r2, #27
 8006924:	d504      	bpl.n	8006930 <_svfiprintf_r+0xb8>
 8006926:	2353      	movs	r3, #83	@ 0x53
 8006928:	a904      	add	r1, sp, #16
 800692a:	185b      	adds	r3, r3, r1
 800692c:	2120      	movs	r1, #32
 800692e:	7019      	strb	r1, [r3, #0]
 8006930:	0713      	lsls	r3, r2, #28
 8006932:	d504      	bpl.n	800693e <_svfiprintf_r+0xc6>
 8006934:	2353      	movs	r3, #83	@ 0x53
 8006936:	a904      	add	r1, sp, #16
 8006938:	185b      	adds	r3, r3, r1
 800693a:	212b      	movs	r1, #43	@ 0x2b
 800693c:	7019      	strb	r1, [r3, #0]
 800693e:	7833      	ldrb	r3, [r6, #0]
 8006940:	2b2a      	cmp	r3, #42	@ 0x2a
 8006942:	d016      	beq.n	8006972 <_svfiprintf_r+0xfa>
 8006944:	0035      	movs	r5, r6
 8006946:	2100      	movs	r1, #0
 8006948:	200a      	movs	r0, #10
 800694a:	68e3      	ldr	r3, [r4, #12]
 800694c:	782a      	ldrb	r2, [r5, #0]
 800694e:	1c6e      	adds	r6, r5, #1
 8006950:	3a30      	subs	r2, #48	@ 0x30
 8006952:	2a09      	cmp	r2, #9
 8006954:	d950      	bls.n	80069f8 <_svfiprintf_r+0x180>
 8006956:	2900      	cmp	r1, #0
 8006958:	d111      	bne.n	800697e <_svfiprintf_r+0x106>
 800695a:	e017      	b.n	800698c <_svfiprintf_r+0x114>
 800695c:	3501      	adds	r5, #1
 800695e:	e7af      	b.n	80068c0 <_svfiprintf_r+0x48>
 8006960:	9b05      	ldr	r3, [sp, #20]
 8006962:	6822      	ldr	r2, [r4, #0]
 8006964:	1ac0      	subs	r0, r0, r3
 8006966:	2301      	movs	r3, #1
 8006968:	4083      	lsls	r3, r0
 800696a:	4313      	orrs	r3, r2
 800696c:	002e      	movs	r6, r5
 800696e:	6023      	str	r3, [r4, #0]
 8006970:	e7cc      	b.n	800690c <_svfiprintf_r+0x94>
 8006972:	9b07      	ldr	r3, [sp, #28]
 8006974:	1d19      	adds	r1, r3, #4
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	9107      	str	r1, [sp, #28]
 800697a:	2b00      	cmp	r3, #0
 800697c:	db01      	blt.n	8006982 <_svfiprintf_r+0x10a>
 800697e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006980:	e004      	b.n	800698c <_svfiprintf_r+0x114>
 8006982:	425b      	negs	r3, r3
 8006984:	60e3      	str	r3, [r4, #12]
 8006986:	2302      	movs	r3, #2
 8006988:	4313      	orrs	r3, r2
 800698a:	6023      	str	r3, [r4, #0]
 800698c:	782b      	ldrb	r3, [r5, #0]
 800698e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006990:	d10c      	bne.n	80069ac <_svfiprintf_r+0x134>
 8006992:	786b      	ldrb	r3, [r5, #1]
 8006994:	2b2a      	cmp	r3, #42	@ 0x2a
 8006996:	d134      	bne.n	8006a02 <_svfiprintf_r+0x18a>
 8006998:	9b07      	ldr	r3, [sp, #28]
 800699a:	3502      	adds	r5, #2
 800699c:	1d1a      	adds	r2, r3, #4
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	9207      	str	r2, [sp, #28]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	da01      	bge.n	80069aa <_svfiprintf_r+0x132>
 80069a6:	2301      	movs	r3, #1
 80069a8:	425b      	negs	r3, r3
 80069aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ac:	4e2d      	ldr	r6, [pc, #180]	@ (8006a64 <_svfiprintf_r+0x1ec>)
 80069ae:	2203      	movs	r2, #3
 80069b0:	0030      	movs	r0, r6
 80069b2:	7829      	ldrb	r1, [r5, #0]
 80069b4:	f000 f9fe 	bl	8006db4 <memchr>
 80069b8:	2800      	cmp	r0, #0
 80069ba:	d006      	beq.n	80069ca <_svfiprintf_r+0x152>
 80069bc:	2340      	movs	r3, #64	@ 0x40
 80069be:	1b80      	subs	r0, r0, r6
 80069c0:	4083      	lsls	r3, r0
 80069c2:	6822      	ldr	r2, [r4, #0]
 80069c4:	3501      	adds	r5, #1
 80069c6:	4313      	orrs	r3, r2
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	7829      	ldrb	r1, [r5, #0]
 80069cc:	2206      	movs	r2, #6
 80069ce:	4826      	ldr	r0, [pc, #152]	@ (8006a68 <_svfiprintf_r+0x1f0>)
 80069d0:	1c6e      	adds	r6, r5, #1
 80069d2:	7621      	strb	r1, [r4, #24]
 80069d4:	f000 f9ee 	bl	8006db4 <memchr>
 80069d8:	2800      	cmp	r0, #0
 80069da:	d038      	beq.n	8006a4e <_svfiprintf_r+0x1d6>
 80069dc:	4b23      	ldr	r3, [pc, #140]	@ (8006a6c <_svfiprintf_r+0x1f4>)
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d122      	bne.n	8006a28 <_svfiprintf_r+0x1b0>
 80069e2:	2207      	movs	r2, #7
 80069e4:	9b07      	ldr	r3, [sp, #28]
 80069e6:	3307      	adds	r3, #7
 80069e8:	4393      	bics	r3, r2
 80069ea:	3308      	adds	r3, #8
 80069ec:	9307      	str	r3, [sp, #28]
 80069ee:	6963      	ldr	r3, [r4, #20]
 80069f0:	9a04      	ldr	r2, [sp, #16]
 80069f2:	189b      	adds	r3, r3, r2
 80069f4:	6163      	str	r3, [r4, #20]
 80069f6:	e762      	b.n	80068be <_svfiprintf_r+0x46>
 80069f8:	4343      	muls	r3, r0
 80069fa:	0035      	movs	r5, r6
 80069fc:	2101      	movs	r1, #1
 80069fe:	189b      	adds	r3, r3, r2
 8006a00:	e7a4      	b.n	800694c <_svfiprintf_r+0xd4>
 8006a02:	2300      	movs	r3, #0
 8006a04:	200a      	movs	r0, #10
 8006a06:	0019      	movs	r1, r3
 8006a08:	3501      	adds	r5, #1
 8006a0a:	6063      	str	r3, [r4, #4]
 8006a0c:	782a      	ldrb	r2, [r5, #0]
 8006a0e:	1c6e      	adds	r6, r5, #1
 8006a10:	3a30      	subs	r2, #48	@ 0x30
 8006a12:	2a09      	cmp	r2, #9
 8006a14:	d903      	bls.n	8006a1e <_svfiprintf_r+0x1a6>
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d0c8      	beq.n	80069ac <_svfiprintf_r+0x134>
 8006a1a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a1c:	e7c6      	b.n	80069ac <_svfiprintf_r+0x134>
 8006a1e:	4341      	muls	r1, r0
 8006a20:	0035      	movs	r5, r6
 8006a22:	2301      	movs	r3, #1
 8006a24:	1889      	adds	r1, r1, r2
 8006a26:	e7f1      	b.n	8006a0c <_svfiprintf_r+0x194>
 8006a28:	aa07      	add	r2, sp, #28
 8006a2a:	9200      	str	r2, [sp, #0]
 8006a2c:	0021      	movs	r1, r4
 8006a2e:	003a      	movs	r2, r7
 8006a30:	4b0f      	ldr	r3, [pc, #60]	@ (8006a70 <_svfiprintf_r+0x1f8>)
 8006a32:	9803      	ldr	r0, [sp, #12]
 8006a34:	e000      	b.n	8006a38 <_svfiprintf_r+0x1c0>
 8006a36:	bf00      	nop
 8006a38:	9004      	str	r0, [sp, #16]
 8006a3a:	9b04      	ldr	r3, [sp, #16]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	d1d6      	bne.n	80069ee <_svfiprintf_r+0x176>
 8006a40:	89bb      	ldrh	r3, [r7, #12]
 8006a42:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006a44:	065b      	lsls	r3, r3, #25
 8006a46:	d500      	bpl.n	8006a4a <_svfiprintf_r+0x1d2>
 8006a48:	e72c      	b.n	80068a4 <_svfiprintf_r+0x2c>
 8006a4a:	b021      	add	sp, #132	@ 0x84
 8006a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a4e:	aa07      	add	r2, sp, #28
 8006a50:	9200      	str	r2, [sp, #0]
 8006a52:	0021      	movs	r1, r4
 8006a54:	003a      	movs	r2, r7
 8006a56:	4b06      	ldr	r3, [pc, #24]	@ (8006a70 <_svfiprintf_r+0x1f8>)
 8006a58:	9803      	ldr	r0, [sp, #12]
 8006a5a:	f000 f87b 	bl	8006b54 <_printf_i>
 8006a5e:	e7eb      	b.n	8006a38 <_svfiprintf_r+0x1c0>
 8006a60:	08007349 	.word	0x08007349
 8006a64:	0800734f 	.word	0x0800734f
 8006a68:	08007353 	.word	0x08007353
 8006a6c:	00000000 	.word	0x00000000
 8006a70:	080067b9 	.word	0x080067b9

08006a74 <_printf_common>:
 8006a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a76:	0016      	movs	r6, r2
 8006a78:	9301      	str	r3, [sp, #4]
 8006a7a:	688a      	ldr	r2, [r1, #8]
 8006a7c:	690b      	ldr	r3, [r1, #16]
 8006a7e:	000c      	movs	r4, r1
 8006a80:	9000      	str	r0, [sp, #0]
 8006a82:	4293      	cmp	r3, r2
 8006a84:	da00      	bge.n	8006a88 <_printf_common+0x14>
 8006a86:	0013      	movs	r3, r2
 8006a88:	0022      	movs	r2, r4
 8006a8a:	6033      	str	r3, [r6, #0]
 8006a8c:	3243      	adds	r2, #67	@ 0x43
 8006a8e:	7812      	ldrb	r2, [r2, #0]
 8006a90:	2a00      	cmp	r2, #0
 8006a92:	d001      	beq.n	8006a98 <_printf_common+0x24>
 8006a94:	3301      	adds	r3, #1
 8006a96:	6033      	str	r3, [r6, #0]
 8006a98:	6823      	ldr	r3, [r4, #0]
 8006a9a:	069b      	lsls	r3, r3, #26
 8006a9c:	d502      	bpl.n	8006aa4 <_printf_common+0x30>
 8006a9e:	6833      	ldr	r3, [r6, #0]
 8006aa0:	3302      	adds	r3, #2
 8006aa2:	6033      	str	r3, [r6, #0]
 8006aa4:	6822      	ldr	r2, [r4, #0]
 8006aa6:	2306      	movs	r3, #6
 8006aa8:	0015      	movs	r5, r2
 8006aaa:	401d      	ands	r5, r3
 8006aac:	421a      	tst	r2, r3
 8006aae:	d027      	beq.n	8006b00 <_printf_common+0x8c>
 8006ab0:	0023      	movs	r3, r4
 8006ab2:	3343      	adds	r3, #67	@ 0x43
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	1e5a      	subs	r2, r3, #1
 8006ab8:	4193      	sbcs	r3, r2
 8006aba:	6822      	ldr	r2, [r4, #0]
 8006abc:	0692      	lsls	r2, r2, #26
 8006abe:	d430      	bmi.n	8006b22 <_printf_common+0xae>
 8006ac0:	0022      	movs	r2, r4
 8006ac2:	9901      	ldr	r1, [sp, #4]
 8006ac4:	9800      	ldr	r0, [sp, #0]
 8006ac6:	9d08      	ldr	r5, [sp, #32]
 8006ac8:	3243      	adds	r2, #67	@ 0x43
 8006aca:	47a8      	blx	r5
 8006acc:	3001      	adds	r0, #1
 8006ace:	d025      	beq.n	8006b1c <_printf_common+0xa8>
 8006ad0:	2206      	movs	r2, #6
 8006ad2:	6823      	ldr	r3, [r4, #0]
 8006ad4:	2500      	movs	r5, #0
 8006ad6:	4013      	ands	r3, r2
 8006ad8:	2b04      	cmp	r3, #4
 8006ada:	d105      	bne.n	8006ae8 <_printf_common+0x74>
 8006adc:	6833      	ldr	r3, [r6, #0]
 8006ade:	68e5      	ldr	r5, [r4, #12]
 8006ae0:	1aed      	subs	r5, r5, r3
 8006ae2:	43eb      	mvns	r3, r5
 8006ae4:	17db      	asrs	r3, r3, #31
 8006ae6:	401d      	ands	r5, r3
 8006ae8:	68a3      	ldr	r3, [r4, #8]
 8006aea:	6922      	ldr	r2, [r4, #16]
 8006aec:	4293      	cmp	r3, r2
 8006aee:	dd01      	ble.n	8006af4 <_printf_common+0x80>
 8006af0:	1a9b      	subs	r3, r3, r2
 8006af2:	18ed      	adds	r5, r5, r3
 8006af4:	2600      	movs	r6, #0
 8006af6:	42b5      	cmp	r5, r6
 8006af8:	d120      	bne.n	8006b3c <_printf_common+0xc8>
 8006afa:	2000      	movs	r0, #0
 8006afc:	e010      	b.n	8006b20 <_printf_common+0xac>
 8006afe:	3501      	adds	r5, #1
 8006b00:	68e3      	ldr	r3, [r4, #12]
 8006b02:	6832      	ldr	r2, [r6, #0]
 8006b04:	1a9b      	subs	r3, r3, r2
 8006b06:	42ab      	cmp	r3, r5
 8006b08:	ddd2      	ble.n	8006ab0 <_printf_common+0x3c>
 8006b0a:	0022      	movs	r2, r4
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	9901      	ldr	r1, [sp, #4]
 8006b10:	9800      	ldr	r0, [sp, #0]
 8006b12:	9f08      	ldr	r7, [sp, #32]
 8006b14:	3219      	adds	r2, #25
 8006b16:	47b8      	blx	r7
 8006b18:	3001      	adds	r0, #1
 8006b1a:	d1f0      	bne.n	8006afe <_printf_common+0x8a>
 8006b1c:	2001      	movs	r0, #1
 8006b1e:	4240      	negs	r0, r0
 8006b20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b22:	2030      	movs	r0, #48	@ 0x30
 8006b24:	18e1      	adds	r1, r4, r3
 8006b26:	3143      	adds	r1, #67	@ 0x43
 8006b28:	7008      	strb	r0, [r1, #0]
 8006b2a:	0021      	movs	r1, r4
 8006b2c:	1c5a      	adds	r2, r3, #1
 8006b2e:	3145      	adds	r1, #69	@ 0x45
 8006b30:	7809      	ldrb	r1, [r1, #0]
 8006b32:	18a2      	adds	r2, r4, r2
 8006b34:	3243      	adds	r2, #67	@ 0x43
 8006b36:	3302      	adds	r3, #2
 8006b38:	7011      	strb	r1, [r2, #0]
 8006b3a:	e7c1      	b.n	8006ac0 <_printf_common+0x4c>
 8006b3c:	0022      	movs	r2, r4
 8006b3e:	2301      	movs	r3, #1
 8006b40:	9901      	ldr	r1, [sp, #4]
 8006b42:	9800      	ldr	r0, [sp, #0]
 8006b44:	9f08      	ldr	r7, [sp, #32]
 8006b46:	321a      	adds	r2, #26
 8006b48:	47b8      	blx	r7
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	d0e6      	beq.n	8006b1c <_printf_common+0xa8>
 8006b4e:	3601      	adds	r6, #1
 8006b50:	e7d1      	b.n	8006af6 <_printf_common+0x82>
	...

08006b54 <_printf_i>:
 8006b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b56:	b08b      	sub	sp, #44	@ 0x2c
 8006b58:	9206      	str	r2, [sp, #24]
 8006b5a:	000a      	movs	r2, r1
 8006b5c:	3243      	adds	r2, #67	@ 0x43
 8006b5e:	9307      	str	r3, [sp, #28]
 8006b60:	9005      	str	r0, [sp, #20]
 8006b62:	9203      	str	r2, [sp, #12]
 8006b64:	7e0a      	ldrb	r2, [r1, #24]
 8006b66:	000c      	movs	r4, r1
 8006b68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b6a:	2a78      	cmp	r2, #120	@ 0x78
 8006b6c:	d809      	bhi.n	8006b82 <_printf_i+0x2e>
 8006b6e:	2a62      	cmp	r2, #98	@ 0x62
 8006b70:	d80b      	bhi.n	8006b8a <_printf_i+0x36>
 8006b72:	2a00      	cmp	r2, #0
 8006b74:	d100      	bne.n	8006b78 <_printf_i+0x24>
 8006b76:	e0ba      	b.n	8006cee <_printf_i+0x19a>
 8006b78:	497a      	ldr	r1, [pc, #488]	@ (8006d64 <_printf_i+0x210>)
 8006b7a:	9104      	str	r1, [sp, #16]
 8006b7c:	2a58      	cmp	r2, #88	@ 0x58
 8006b7e:	d100      	bne.n	8006b82 <_printf_i+0x2e>
 8006b80:	e08e      	b.n	8006ca0 <_printf_i+0x14c>
 8006b82:	0025      	movs	r5, r4
 8006b84:	3542      	adds	r5, #66	@ 0x42
 8006b86:	702a      	strb	r2, [r5, #0]
 8006b88:	e022      	b.n	8006bd0 <_printf_i+0x7c>
 8006b8a:	0010      	movs	r0, r2
 8006b8c:	3863      	subs	r0, #99	@ 0x63
 8006b8e:	2815      	cmp	r0, #21
 8006b90:	d8f7      	bhi.n	8006b82 <_printf_i+0x2e>
 8006b92:	f7f9 facb 	bl	800012c <__gnu_thumb1_case_shi>
 8006b96:	0016      	.short	0x0016
 8006b98:	fff6001f 	.word	0xfff6001f
 8006b9c:	fff6fff6 	.word	0xfff6fff6
 8006ba0:	001ffff6 	.word	0x001ffff6
 8006ba4:	fff6fff6 	.word	0xfff6fff6
 8006ba8:	fff6fff6 	.word	0xfff6fff6
 8006bac:	0036009f 	.word	0x0036009f
 8006bb0:	fff6007e 	.word	0xfff6007e
 8006bb4:	00b0fff6 	.word	0x00b0fff6
 8006bb8:	0036fff6 	.word	0x0036fff6
 8006bbc:	fff6fff6 	.word	0xfff6fff6
 8006bc0:	0082      	.short	0x0082
 8006bc2:	0025      	movs	r5, r4
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	3542      	adds	r5, #66	@ 0x42
 8006bc8:	1d11      	adds	r1, r2, #4
 8006bca:	6019      	str	r1, [r3, #0]
 8006bcc:	6813      	ldr	r3, [r2, #0]
 8006bce:	702b      	strb	r3, [r5, #0]
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e09e      	b.n	8006d12 <_printf_i+0x1be>
 8006bd4:	6818      	ldr	r0, [r3, #0]
 8006bd6:	6809      	ldr	r1, [r1, #0]
 8006bd8:	1d02      	adds	r2, r0, #4
 8006bda:	060d      	lsls	r5, r1, #24
 8006bdc:	d50b      	bpl.n	8006bf6 <_printf_i+0xa2>
 8006bde:	6806      	ldr	r6, [r0, #0]
 8006be0:	601a      	str	r2, [r3, #0]
 8006be2:	2e00      	cmp	r6, #0
 8006be4:	da03      	bge.n	8006bee <_printf_i+0x9a>
 8006be6:	232d      	movs	r3, #45	@ 0x2d
 8006be8:	9a03      	ldr	r2, [sp, #12]
 8006bea:	4276      	negs	r6, r6
 8006bec:	7013      	strb	r3, [r2, #0]
 8006bee:	4b5d      	ldr	r3, [pc, #372]	@ (8006d64 <_printf_i+0x210>)
 8006bf0:	270a      	movs	r7, #10
 8006bf2:	9304      	str	r3, [sp, #16]
 8006bf4:	e018      	b.n	8006c28 <_printf_i+0xd4>
 8006bf6:	6806      	ldr	r6, [r0, #0]
 8006bf8:	601a      	str	r2, [r3, #0]
 8006bfa:	0649      	lsls	r1, r1, #25
 8006bfc:	d5f1      	bpl.n	8006be2 <_printf_i+0x8e>
 8006bfe:	b236      	sxth	r6, r6
 8006c00:	e7ef      	b.n	8006be2 <_printf_i+0x8e>
 8006c02:	6808      	ldr	r0, [r1, #0]
 8006c04:	6819      	ldr	r1, [r3, #0]
 8006c06:	c940      	ldmia	r1!, {r6}
 8006c08:	0605      	lsls	r5, r0, #24
 8006c0a:	d402      	bmi.n	8006c12 <_printf_i+0xbe>
 8006c0c:	0640      	lsls	r0, r0, #25
 8006c0e:	d500      	bpl.n	8006c12 <_printf_i+0xbe>
 8006c10:	b2b6      	uxth	r6, r6
 8006c12:	6019      	str	r1, [r3, #0]
 8006c14:	4b53      	ldr	r3, [pc, #332]	@ (8006d64 <_printf_i+0x210>)
 8006c16:	270a      	movs	r7, #10
 8006c18:	9304      	str	r3, [sp, #16]
 8006c1a:	2a6f      	cmp	r2, #111	@ 0x6f
 8006c1c:	d100      	bne.n	8006c20 <_printf_i+0xcc>
 8006c1e:	3f02      	subs	r7, #2
 8006c20:	0023      	movs	r3, r4
 8006c22:	2200      	movs	r2, #0
 8006c24:	3343      	adds	r3, #67	@ 0x43
 8006c26:	701a      	strb	r2, [r3, #0]
 8006c28:	6863      	ldr	r3, [r4, #4]
 8006c2a:	60a3      	str	r3, [r4, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	db06      	blt.n	8006c3e <_printf_i+0xea>
 8006c30:	2104      	movs	r1, #4
 8006c32:	6822      	ldr	r2, [r4, #0]
 8006c34:	9d03      	ldr	r5, [sp, #12]
 8006c36:	438a      	bics	r2, r1
 8006c38:	6022      	str	r2, [r4, #0]
 8006c3a:	4333      	orrs	r3, r6
 8006c3c:	d00c      	beq.n	8006c58 <_printf_i+0x104>
 8006c3e:	9d03      	ldr	r5, [sp, #12]
 8006c40:	0030      	movs	r0, r6
 8006c42:	0039      	movs	r1, r7
 8006c44:	f7f9 fb02 	bl	800024c <__aeabi_uidivmod>
 8006c48:	9b04      	ldr	r3, [sp, #16]
 8006c4a:	3d01      	subs	r5, #1
 8006c4c:	5c5b      	ldrb	r3, [r3, r1]
 8006c4e:	702b      	strb	r3, [r5, #0]
 8006c50:	0033      	movs	r3, r6
 8006c52:	0006      	movs	r6, r0
 8006c54:	429f      	cmp	r7, r3
 8006c56:	d9f3      	bls.n	8006c40 <_printf_i+0xec>
 8006c58:	2f08      	cmp	r7, #8
 8006c5a:	d109      	bne.n	8006c70 <_printf_i+0x11c>
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	07db      	lsls	r3, r3, #31
 8006c60:	d506      	bpl.n	8006c70 <_printf_i+0x11c>
 8006c62:	6862      	ldr	r2, [r4, #4]
 8006c64:	6923      	ldr	r3, [r4, #16]
 8006c66:	429a      	cmp	r2, r3
 8006c68:	dc02      	bgt.n	8006c70 <_printf_i+0x11c>
 8006c6a:	2330      	movs	r3, #48	@ 0x30
 8006c6c:	3d01      	subs	r5, #1
 8006c6e:	702b      	strb	r3, [r5, #0]
 8006c70:	9b03      	ldr	r3, [sp, #12]
 8006c72:	1b5b      	subs	r3, r3, r5
 8006c74:	6123      	str	r3, [r4, #16]
 8006c76:	9b07      	ldr	r3, [sp, #28]
 8006c78:	0021      	movs	r1, r4
 8006c7a:	9300      	str	r3, [sp, #0]
 8006c7c:	9805      	ldr	r0, [sp, #20]
 8006c7e:	9b06      	ldr	r3, [sp, #24]
 8006c80:	aa09      	add	r2, sp, #36	@ 0x24
 8006c82:	f7ff fef7 	bl	8006a74 <_printf_common>
 8006c86:	3001      	adds	r0, #1
 8006c88:	d148      	bne.n	8006d1c <_printf_i+0x1c8>
 8006c8a:	2001      	movs	r0, #1
 8006c8c:	4240      	negs	r0, r0
 8006c8e:	b00b      	add	sp, #44	@ 0x2c
 8006c90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c92:	2220      	movs	r2, #32
 8006c94:	6809      	ldr	r1, [r1, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	6022      	str	r2, [r4, #0]
 8006c9a:	2278      	movs	r2, #120	@ 0x78
 8006c9c:	4932      	ldr	r1, [pc, #200]	@ (8006d68 <_printf_i+0x214>)
 8006c9e:	9104      	str	r1, [sp, #16]
 8006ca0:	0021      	movs	r1, r4
 8006ca2:	3145      	adds	r1, #69	@ 0x45
 8006ca4:	700a      	strb	r2, [r1, #0]
 8006ca6:	6819      	ldr	r1, [r3, #0]
 8006ca8:	6822      	ldr	r2, [r4, #0]
 8006caa:	c940      	ldmia	r1!, {r6}
 8006cac:	0610      	lsls	r0, r2, #24
 8006cae:	d402      	bmi.n	8006cb6 <_printf_i+0x162>
 8006cb0:	0650      	lsls	r0, r2, #25
 8006cb2:	d500      	bpl.n	8006cb6 <_printf_i+0x162>
 8006cb4:	b2b6      	uxth	r6, r6
 8006cb6:	6019      	str	r1, [r3, #0]
 8006cb8:	07d3      	lsls	r3, r2, #31
 8006cba:	d502      	bpl.n	8006cc2 <_printf_i+0x16e>
 8006cbc:	2320      	movs	r3, #32
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	6023      	str	r3, [r4, #0]
 8006cc2:	2e00      	cmp	r6, #0
 8006cc4:	d001      	beq.n	8006cca <_printf_i+0x176>
 8006cc6:	2710      	movs	r7, #16
 8006cc8:	e7aa      	b.n	8006c20 <_printf_i+0xcc>
 8006cca:	2220      	movs	r2, #32
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	4393      	bics	r3, r2
 8006cd0:	6023      	str	r3, [r4, #0]
 8006cd2:	e7f8      	b.n	8006cc6 <_printf_i+0x172>
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	680d      	ldr	r5, [r1, #0]
 8006cd8:	1d10      	adds	r0, r2, #4
 8006cda:	6949      	ldr	r1, [r1, #20]
 8006cdc:	6018      	str	r0, [r3, #0]
 8006cde:	6813      	ldr	r3, [r2, #0]
 8006ce0:	062e      	lsls	r6, r5, #24
 8006ce2:	d501      	bpl.n	8006ce8 <_printf_i+0x194>
 8006ce4:	6019      	str	r1, [r3, #0]
 8006ce6:	e002      	b.n	8006cee <_printf_i+0x19a>
 8006ce8:	066d      	lsls	r5, r5, #25
 8006cea:	d5fb      	bpl.n	8006ce4 <_printf_i+0x190>
 8006cec:	8019      	strh	r1, [r3, #0]
 8006cee:	2300      	movs	r3, #0
 8006cf0:	9d03      	ldr	r5, [sp, #12]
 8006cf2:	6123      	str	r3, [r4, #16]
 8006cf4:	e7bf      	b.n	8006c76 <_printf_i+0x122>
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	1d11      	adds	r1, r2, #4
 8006cfa:	6019      	str	r1, [r3, #0]
 8006cfc:	6815      	ldr	r5, [r2, #0]
 8006cfe:	2100      	movs	r1, #0
 8006d00:	0028      	movs	r0, r5
 8006d02:	6862      	ldr	r2, [r4, #4]
 8006d04:	f000 f856 	bl	8006db4 <memchr>
 8006d08:	2800      	cmp	r0, #0
 8006d0a:	d001      	beq.n	8006d10 <_printf_i+0x1bc>
 8006d0c:	1b40      	subs	r0, r0, r5
 8006d0e:	6060      	str	r0, [r4, #4]
 8006d10:	6863      	ldr	r3, [r4, #4]
 8006d12:	6123      	str	r3, [r4, #16]
 8006d14:	2300      	movs	r3, #0
 8006d16:	9a03      	ldr	r2, [sp, #12]
 8006d18:	7013      	strb	r3, [r2, #0]
 8006d1a:	e7ac      	b.n	8006c76 <_printf_i+0x122>
 8006d1c:	002a      	movs	r2, r5
 8006d1e:	6923      	ldr	r3, [r4, #16]
 8006d20:	9906      	ldr	r1, [sp, #24]
 8006d22:	9805      	ldr	r0, [sp, #20]
 8006d24:	9d07      	ldr	r5, [sp, #28]
 8006d26:	47a8      	blx	r5
 8006d28:	3001      	adds	r0, #1
 8006d2a:	d0ae      	beq.n	8006c8a <_printf_i+0x136>
 8006d2c:	6823      	ldr	r3, [r4, #0]
 8006d2e:	079b      	lsls	r3, r3, #30
 8006d30:	d415      	bmi.n	8006d5e <_printf_i+0x20a>
 8006d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d34:	68e0      	ldr	r0, [r4, #12]
 8006d36:	4298      	cmp	r0, r3
 8006d38:	daa9      	bge.n	8006c8e <_printf_i+0x13a>
 8006d3a:	0018      	movs	r0, r3
 8006d3c:	e7a7      	b.n	8006c8e <_printf_i+0x13a>
 8006d3e:	0022      	movs	r2, r4
 8006d40:	2301      	movs	r3, #1
 8006d42:	9906      	ldr	r1, [sp, #24]
 8006d44:	9805      	ldr	r0, [sp, #20]
 8006d46:	9e07      	ldr	r6, [sp, #28]
 8006d48:	3219      	adds	r2, #25
 8006d4a:	47b0      	blx	r6
 8006d4c:	3001      	adds	r0, #1
 8006d4e:	d09c      	beq.n	8006c8a <_printf_i+0x136>
 8006d50:	3501      	adds	r5, #1
 8006d52:	68e3      	ldr	r3, [r4, #12]
 8006d54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d56:	1a9b      	subs	r3, r3, r2
 8006d58:	42ab      	cmp	r3, r5
 8006d5a:	dcf0      	bgt.n	8006d3e <_printf_i+0x1ea>
 8006d5c:	e7e9      	b.n	8006d32 <_printf_i+0x1de>
 8006d5e:	2500      	movs	r5, #0
 8006d60:	e7f7      	b.n	8006d52 <_printf_i+0x1fe>
 8006d62:	46c0      	nop			@ (mov r8, r8)
 8006d64:	0800735a 	.word	0x0800735a
 8006d68:	0800736b 	.word	0x0800736b

08006d6c <memmove>:
 8006d6c:	b510      	push	{r4, lr}
 8006d6e:	4288      	cmp	r0, r1
 8006d70:	d902      	bls.n	8006d78 <memmove+0xc>
 8006d72:	188b      	adds	r3, r1, r2
 8006d74:	4298      	cmp	r0, r3
 8006d76:	d308      	bcc.n	8006d8a <memmove+0x1e>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d007      	beq.n	8006d8e <memmove+0x22>
 8006d7e:	5ccc      	ldrb	r4, [r1, r3]
 8006d80:	54c4      	strb	r4, [r0, r3]
 8006d82:	3301      	adds	r3, #1
 8006d84:	e7f9      	b.n	8006d7a <memmove+0xe>
 8006d86:	5c8b      	ldrb	r3, [r1, r2]
 8006d88:	5483      	strb	r3, [r0, r2]
 8006d8a:	3a01      	subs	r2, #1
 8006d8c:	d2fb      	bcs.n	8006d86 <memmove+0x1a>
 8006d8e:	bd10      	pop	{r4, pc}

08006d90 <_sbrk_r>:
 8006d90:	2300      	movs	r3, #0
 8006d92:	b570      	push	{r4, r5, r6, lr}
 8006d94:	4d06      	ldr	r5, [pc, #24]	@ (8006db0 <_sbrk_r+0x20>)
 8006d96:	0004      	movs	r4, r0
 8006d98:	0008      	movs	r0, r1
 8006d9a:	602b      	str	r3, [r5, #0]
 8006d9c:	f7fa fc3a 	bl	8001614 <_sbrk>
 8006da0:	1c43      	adds	r3, r0, #1
 8006da2:	d103      	bne.n	8006dac <_sbrk_r+0x1c>
 8006da4:	682b      	ldr	r3, [r5, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d000      	beq.n	8006dac <_sbrk_r+0x1c>
 8006daa:	6023      	str	r3, [r4, #0]
 8006dac:	bd70      	pop	{r4, r5, r6, pc}
 8006dae:	46c0      	nop			@ (mov r8, r8)
 8006db0:	20000b68 	.word	0x20000b68

08006db4 <memchr>:
 8006db4:	b2c9      	uxtb	r1, r1
 8006db6:	1882      	adds	r2, r0, r2
 8006db8:	4290      	cmp	r0, r2
 8006dba:	d101      	bne.n	8006dc0 <memchr+0xc>
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	4770      	bx	lr
 8006dc0:	7803      	ldrb	r3, [r0, #0]
 8006dc2:	428b      	cmp	r3, r1
 8006dc4:	d0fb      	beq.n	8006dbe <memchr+0xa>
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	e7f6      	b.n	8006db8 <memchr+0x4>

08006dca <_realloc_r>:
 8006dca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dcc:	0006      	movs	r6, r0
 8006dce:	000c      	movs	r4, r1
 8006dd0:	0015      	movs	r5, r2
 8006dd2:	2900      	cmp	r1, #0
 8006dd4:	d105      	bne.n	8006de2 <_realloc_r+0x18>
 8006dd6:	0011      	movs	r1, r2
 8006dd8:	f7ff fc5e 	bl	8006698 <_malloc_r>
 8006ddc:	0004      	movs	r4, r0
 8006dde:	0020      	movs	r0, r4
 8006de0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006de2:	2a00      	cmp	r2, #0
 8006de4:	d103      	bne.n	8006dee <_realloc_r+0x24>
 8006de6:	f7ff fbeb 	bl	80065c0 <_free_r>
 8006dea:	002c      	movs	r4, r5
 8006dec:	e7f7      	b.n	8006dde <_realloc_r+0x14>
 8006dee:	f000 f81c 	bl	8006e2a <_malloc_usable_size_r>
 8006df2:	0007      	movs	r7, r0
 8006df4:	4285      	cmp	r5, r0
 8006df6:	d802      	bhi.n	8006dfe <_realloc_r+0x34>
 8006df8:	0843      	lsrs	r3, r0, #1
 8006dfa:	42ab      	cmp	r3, r5
 8006dfc:	d3ef      	bcc.n	8006dde <_realloc_r+0x14>
 8006dfe:	0029      	movs	r1, r5
 8006e00:	0030      	movs	r0, r6
 8006e02:	f7ff fc49 	bl	8006698 <_malloc_r>
 8006e06:	9001      	str	r0, [sp, #4]
 8006e08:	2800      	cmp	r0, #0
 8006e0a:	d101      	bne.n	8006e10 <_realloc_r+0x46>
 8006e0c:	9c01      	ldr	r4, [sp, #4]
 8006e0e:	e7e6      	b.n	8006dde <_realloc_r+0x14>
 8006e10:	002a      	movs	r2, r5
 8006e12:	42bd      	cmp	r5, r7
 8006e14:	d900      	bls.n	8006e18 <_realloc_r+0x4e>
 8006e16:	003a      	movs	r2, r7
 8006e18:	0021      	movs	r1, r4
 8006e1a:	9801      	ldr	r0, [sp, #4]
 8006e1c:	f7ff fbc6 	bl	80065ac <memcpy>
 8006e20:	0021      	movs	r1, r4
 8006e22:	0030      	movs	r0, r6
 8006e24:	f7ff fbcc 	bl	80065c0 <_free_r>
 8006e28:	e7f0      	b.n	8006e0c <_realloc_r+0x42>

08006e2a <_malloc_usable_size_r>:
 8006e2a:	1f0b      	subs	r3, r1, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	1f18      	subs	r0, r3, #4
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	da01      	bge.n	8006e38 <_malloc_usable_size_r+0xe>
 8006e34:	580b      	ldr	r3, [r1, r0]
 8006e36:	18c0      	adds	r0, r0, r3
 8006e38:	4770      	bx	lr
	...

08006e3c <_init>:
 8006e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e3e:	46c0      	nop			@ (mov r8, r8)
 8006e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e42:	bc08      	pop	{r3}
 8006e44:	469e      	mov	lr, r3
 8006e46:	4770      	bx	lr

08006e48 <_fini>:
 8006e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e4a:	46c0      	nop			@ (mov r8, r8)
 8006e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e4e:	bc08      	pop	{r3}
 8006e50:	469e      	mov	lr, r3
 8006e52:	4770      	bx	lr
