{
    "always/case_default/no_arch": {
        "test_name": "always/case_default/no_arch",
        "generated_blif": "case_default_generated.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 8.8,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "always/posedge/no_arch": {
        "test_name": "always/posedge/no_arch",
        "generated_blif": "posedge_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "always/always_clk/no_arch": {
        "test_name": "always/always_clk/no_arch",
        "generated_blif": "always_clk_generated.blif",
        "exit": 134,
        "errors": [
            "[SIMULATION] Vector files differ."
        ],
        "warnings": [
            "[SIMULATION] Vector 2 mismatch:",
            "[SIMULATION] Vector 3 mismatch:",
            "[SIMULATION] Vector 6 mismatch:",
            "[SIMULATION] Vector 7 mismatch:",
            "[SIMULATION] Vector 26 mismatch:",
            "[SIMULATION] Vector 27 mismatch:",
            "[SIMULATION] Vector 30 mismatch:",
            "[SIMULATION] Vector 31 mismatch:"
        ]
    },
    "always/always_posedge_negedge/no_arch": {
        "test_name": "always/always_posedge_negedge/no_arch",
        "generated_blif": "always_posedge_negedge_generated.blif",
        "exit": 134,
        "errors": [
            "[SIMULATION] Vector files differ."
        ],
        "warnings": [
            "[SIMULATION] Vector 2 mismatch:",
            "[SIMULATION] Vector 3 mismatch:",
            "[SIMULATION] Vector 6 mismatch:",
            "[SIMULATION] Vector 7 mismatch:",
            "[SIMULATION] Vector 26 mismatch:",
            "[SIMULATION] Vector 27 mismatch:",
            "[SIMULATION] Vector 30 mismatch:",
            "[SIMULATION] Vector 31 mismatch:"
        ]
    },
    "always/always_asterisk_event/no_arch": {
        "test_name": "always/always_asterisk_event/no_arch",
        "generated_blif": "always_asterisk_event_generated.blif",
        "warnings": [
            "[SIMULATION] Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 30,
        "exec_time(ms)": 3.4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/always_lone_asterisk/no_arch": {
        "test_name": "always/always_lone_asterisk/no_arch",
        "generated_blif": "always_lone_asterisk_generated.blif",
        "warnings": [
            "[SIMULATION] Vector 0 equivalent but output vector has bits set when expecting don't care :"
        ],
        "max_rss(MiB)": 29.8,
        "exec_time(ms)": 3.5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "always/always_or_event/no_arch": {
        "test_name": "always/always_or_event/no_arch",
        "generated_blif": "always_or_event_generated.blif",
        "exit": 134,
        "errors": [
            "[SIMULATION] Vector files differ."
        ],
        "warnings": [
            "[SIMULATION] Vector 0 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 1 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 2 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 3 equivalent but output vector has bits set when expecting don't care :",
            "[SIMULATION] Vector 34 mismatch:",
            "[SIMULATION] Vector 35 mismatch:",
            "[SIMULATION] Vector 38 mismatch:",
            "[SIMULATION] Vector 39 mismatch:"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
