0.7
2020.2
Nov 18 2020
09:47:47
H:/FPGA/souce/17_ram_ip/ram_ip.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1688702396,verilog,,H:/FPGA/souce/17_ram_ip/ram_ip.srcs/sim_1/new/ram_tb.v,,blk_mem_gen_0,,,,,,,,
H:/FPGA/souce/17_ram_ip/ram_ip.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
H:/FPGA/souce/17_ram_ip/ram_ip.srcs/sim_1/new/ram_tb.v,1688708893,verilog,,,,ram_tb,,,,,,,,
