/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x18)
#define image_0_initialization_task        (0x18)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x1190)
#define image_0_ghost_reporting_1st_wakeup_request        (0x1190)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x8fc)
#define image_0_budget_allocator_1st_wakeup_request        (0x8fc)
#define image_0_start_task_debug_routine        (0x94)
#define image_0_debug_routine        (0x94)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x5b8)
#define image_0_ds_tx_task_wakeup_request        (0x5b8)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xc10)
#define image_0_flush_task_1st_wakeup_request        (0xc10)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x1578)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x1578)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x1608)
#define image_0_service_queues_tx_task_wakeup_request        (0x1608)
#define image_0_start_task_budget_allocator_sq_1st_wakeup_request        (0x1860)
#define image_0_budget_allocator_sq_1st_wakeup_request        (0x1860)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x180)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x180)
#define image_0_debug_routine_handler        (0xc)
#define image_0_ds_tx_scheduling_update_status        (0x7f0)
#define image_0_ds_tx_scheduling_action_not_valid        (0x8b8)
#define image_0_basic_scheduler_update_dwrr        (0xdb4)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0xec4)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0xed4)
#define image_0_complex_scheduler_update_dwrr_queues        (0xee4)
#define image_0_basic_rate_limiter_complex_scheduler        (0xef4)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0xf2c)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0xf60)
#define image_0_basic_rate_limiter_queue_with_bs        (0xfb4)
#define image_0_complex_rate_limiter_queue_sir        (0xff0)
#define image_0_complex_rate_limiter_queue_pir        (0x102c)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x1068)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x10a4)
#define image_0_scheduling_service_queues_update_status        (0x1734)
#define image_0_scheduling_service_queues_action_not_valid        (0x1828)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0x54)
#define image_1_processing_wakeup_request        (0x54)
#define image_1_start_task_debug_routine        (0x2d48)
#define image_1_debug_routine        (0x2d48)
#define image_1_start_task_cpu_rx_wakeup_request        (0x3b7c)
#define image_1_cpu_rx_wakeup_request        (0x3b7c)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x46dc)
#define image_1_cpu_recycle_wakeup_request        (0x46dc)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x4830)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x4830)
#define image_1_tmp8        (0x4324)
#define image_1_info_string0        (0x4324)
#define image_1_info_string1        (0x4324)
#define image_1_info_string2        (0x4324)
#define image_1_info_string3        (0x4324)
#define image_1_info_string4        (0x4324)
#define image_1_info_string5        (0x4324)
#define image_1_info_string6        (0x4324)
#define image_1_section_abbrev        (0x4324)
#define image_1_section_info        (0x4324)
#define image_1_cu_begin0        (0x4324)
#define image_1_debug_range        (0x4324)
#define image_1_debug_ranges0        (0x4324)
#define image_1_debug_macinfo        (0x4324)
#define image_1_cu_macro_begin0        (0x4324)
#define image_1_line_table_start0        (0x4324)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x4324)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x4324)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x2e34)
#define image_1_cpu_rx_copy_wakeup_request        (0x2e34)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x55a0)
#define image_1_spdsvc_gen_wakeup_request        (0x55a0)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x5720)
#define image_1_common_reprocessing_wakeup_request        (0x5720)
#define image_1_c_cpu_rx_task        (0x3ebc)
#define image_1_func_begin0        (0x3ebc)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x3ebc)
#define image_1_c_cpu_rx_wakeup_request        (0x3ebc)
#define image_1_debug_routine_handler        (0xc)
#define image_1_processing_check_wlan_llcsnap        (0x730)
#define image_1_processing_done        (0x990)
#define image_1_action_gpe        (0x1abc)
#define image_1_action_exception        (0x1ad0)
#define image_1_gpe_sop_push_replace_ddr_sram_32        (0x1b10)
#define image_1_gpe_sop_push_replace_sram_32_64        (0x1b54)
#define image_1_gpe_sop_push_replace_sram_64        (0x1b68)
#define image_1_gpe_sop_push_replace_sram_64_32        (0x1b7c)
#define image_1_gpe_sop_pull_replace_ddr_sram_32        (0x1b90)
#define image_1_gpe_sop_pull_replace_sram_32_64        (0x1bd4)
#define image_1_gpe_sop_pull_replace_sram_64        (0x1c24)
#define image_1_gpe_sop_pull_replace_sram_64_32        (0x1c60)
#define image_1_gpe_replace_pointer_32_sram        (0x1cb0)
#define image_1_gpe_replace_pointer_64_sram        (0x1cd4)
#define image_1_gpe_replace_16        (0x1cf8)
#define image_1_gpe_replace_32        (0x1d2c)
#define image_1_gpe_replace_bits_16        (0x1d50)
#define image_1_gpe_copy_add_16_cl        (0x1d7c)
#define image_1_gpe_copy_add_16_sram        (0x1d88)
#define image_1_gpe_copy_bits_16_cl        (0x1dd0)
#define image_1_gpe_copy_bits_16_sram        (0x1ddc)
#define image_1_gpe_insert_16        (0x1e24)
#define image_1_gpe_delete_16        (0x1e8c)
#define image_1_gpe_decrement_8        (0x1ecc)
#define image_1_gpe_apply_icsum_16        (0x1ef0)
#define image_1_gpe_apply_icsum_nz_16        (0x1f14)
#define image_1_gpe_compute_csum_16_cl        (0x1f50)
#define image_1_gpe_compute_csum_16_sram        (0x1f5c)
#define image_1_gpe_buffer_copy_16_sram        (0x1f9c)
#define image_1_gpe_buffer_copy_16_ddr        (0x1fc8)
#define image_1_tcam_cmd_ic_submit        (0x2028)
#define image_1_tcam_cmd_outer_tpid        (0x206c)
#define image_1_tcam_cmd_inner_tpid        (0x2084)
#define image_1_tcam_cmd_ethertype        (0x209c)
#define image_1_tcam_cmd_outer_vid        (0x20b4)
#define image_1_tcam_cmd_inner_vid        (0x20cc)
#define image_1_tcam_cmd_outer_pbit        (0x20e4)
#define image_1_tcam_cmd_inner_pbit        (0x20fc)
#define image_1_tcam_cmd_vlan_num        (0x2114)
#define image_1_tcam_cmd_ip_protocol        (0x212c)
#define image_1_tcam_cmd_l3_protocol        (0x2144)
#define image_1_tcam_cmd_tos        (0x215c)
#define image_1_tcam_cmd_network_layer        (0x2174)
#define image_1_tcam_cmd_ingress_port        (0x2194)
#define image_1_tcam_cmd_gem_flow        (0x21ac)
#define image_1_tcam_cmd_ipv6_label        (0x21c4)
#define image_1_tcam_cmd_src_ip        (0x21f0)
#define image_1_tcam_cmd_src_ipv6_masked        (0x2244)
#define image_1_tcam_cmd_dst_ip        (0x2278)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x22cc)
#define image_1_tcam_cmd_src_port        (0x2300)
#define image_1_tcam_cmd_dst_port        (0x2318)
#define image_1_tcam_cmd_src_mac        (0x2330)
#define image_1_tcam_cmd_dst_mac        (0x235c)
#define image_1_tcam_cmd_generic_l2        (0x2388)
#define image_1_tcam_cmd_generic_l3        (0x23bc)
#define image_1_tcam_cmd_generic_l4        (0x23f0)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0x180)
#define image_2_processing_wakeup_request        (0x180)
#define image_2_start_task_cpu_tx_wakeup_request        (0x2e74)
#define image_2_cpu_tx_wakeup_request        (0x2e74)
#define image_2_cpu_tx_read_ring_indices        (0x2e74)
#define image_2_start_task_debug_routine        (0x54)
#define image_2_debug_routine        (0x54)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x34fc)
#define image_2_cpu_recycle_wakeup_request        (0x34fc)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x3948)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x3948)
#define image_2_debug_routine_handler        (0xc)
#define image_2_processing_check_wlan_llcsnap        (0x85c)
#define image_2_processing_done        (0xabc)
#define image_2_action_gpe        (0x1be8)
#define image_2_action_exception        (0x1bfc)
#define image_2_gpe_sop_push_replace_ddr_sram_32        (0x1c3c)
#define image_2_gpe_sop_push_replace_sram_32_64        (0x1c80)
#define image_2_gpe_sop_push_replace_sram_64        (0x1c94)
#define image_2_gpe_sop_push_replace_sram_64_32        (0x1ca8)
#define image_2_gpe_sop_pull_replace_ddr_sram_32        (0x1cbc)
#define image_2_gpe_sop_pull_replace_sram_32_64        (0x1d00)
#define image_2_gpe_sop_pull_replace_sram_64        (0x1d50)
#define image_2_gpe_sop_pull_replace_sram_64_32        (0x1d8c)
#define image_2_gpe_replace_pointer_32_sram        (0x1ddc)
#define image_2_gpe_replace_pointer_64_sram        (0x1e00)
#define image_2_gpe_replace_16        (0x1e24)
#define image_2_gpe_replace_32        (0x1e58)
#define image_2_gpe_replace_bits_16        (0x1e7c)
#define image_2_gpe_copy_add_16_cl        (0x1ea8)
#define image_2_gpe_copy_add_16_sram        (0x1eb4)
#define image_2_gpe_copy_bits_16_cl        (0x1efc)
#define image_2_gpe_copy_bits_16_sram        (0x1f08)
#define image_2_gpe_insert_16        (0x1f50)
#define image_2_gpe_delete_16        (0x1fb8)
#define image_2_gpe_decrement_8        (0x1ff8)
#define image_2_gpe_apply_icsum_16        (0x201c)
#define image_2_gpe_apply_icsum_nz_16        (0x2040)
#define image_2_gpe_compute_csum_16_cl        (0x207c)
#define image_2_gpe_compute_csum_16_sram        (0x2088)
#define image_2_gpe_buffer_copy_16_sram        (0x20c8)
#define image_2_gpe_buffer_copy_16_ddr        (0x20f4)
#define image_2_tcam_cmd_ic_submit        (0x2154)
#define image_2_tcam_cmd_outer_tpid        (0x2198)
#define image_2_tcam_cmd_inner_tpid        (0x21b0)
#define image_2_tcam_cmd_ethertype        (0x21c8)
#define image_2_tcam_cmd_outer_vid        (0x21e0)
#define image_2_tcam_cmd_inner_vid        (0x21f8)
#define image_2_tcam_cmd_outer_pbit        (0x2210)
#define image_2_tcam_cmd_inner_pbit        (0x2228)
#define image_2_tcam_cmd_vlan_num        (0x2240)
#define image_2_tcam_cmd_ip_protocol        (0x2258)
#define image_2_tcam_cmd_l3_protocol        (0x2270)
#define image_2_tcam_cmd_tos        (0x2288)
#define image_2_tcam_cmd_network_layer        (0x22a0)
#define image_2_tcam_cmd_ingress_port        (0x22c0)
#define image_2_tcam_cmd_gem_flow        (0x22d8)
#define image_2_tcam_cmd_ipv6_label        (0x22f0)
#define image_2_tcam_cmd_src_ip        (0x231c)
#define image_2_tcam_cmd_src_ipv6_masked        (0x2370)
#define image_2_tcam_cmd_dst_ip        (0x23a4)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x23f8)
#define image_2_tcam_cmd_src_port        (0x242c)
#define image_2_tcam_cmd_dst_port        (0x2444)
#define image_2_tcam_cmd_src_mac        (0x245c)
#define image_2_tcam_cmd_dst_mac        (0x2488)
#define image_2_tcam_cmd_generic_l2        (0x24b4)
#define image_2_tcam_cmd_generic_l3        (0x24e8)
#define image_2_tcam_cmd_generic_l4        (0x251c)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1884)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1884)
#define image_3_start_task_tx_task_1st_wakeup_request        (0x2c0)
#define image_3_tx_task_1st_wakeup_request        (0x2c0)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1b14)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1b14)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x8b4)
#define image_3_epon_tx_task_wakeup_request        (0x8b4)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0xbe8)
#define image_3_budget_allocator_1st_wakeup_request        (0xbe8)
#define image_3_start_task_debug_routine        (0xdc)
#define image_3_debug_routine        (0xdc)
#define image_3_start_task_gpon_control_wakeup_request        (0x1c8)
#define image_3_gpon_control_wakeup_request        (0x1c8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0xf4c)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0xf4c)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x15d8)
#define image_3_flush_task_1st_wakeup_request        (0x15d8)
#define image_3_start_task_wan_tx_ddr_read_1st_wakeup_request        (0x120c)
#define image_3_wan_tx_ddr_read_1st_wakeup_request        (0x120c)
#define image_3_start_task_wan_tx_psram_write_1st_wakeup_request        (0x13bc)
#define image_3_wan_tx_psram_write_1st_wakeup_request        (0x13bc)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0x618)
#define image_3_scheduling_action_not_valid        (0x7f8)
#define image_3_basic_scheduler_update_dwrr        (0xa44)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0xba4)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0xbb4)
#define image_3_complex_scheduler_update_dwrr_queues        (0xbc4)
#define image_3_basic_rate_limiter_complex_scheduler        (0x100c)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x1044)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x1078)
#define image_3_basic_rate_limiter_queue_with_bs        (0x10cc)
#define image_3_ovl_rate_limiter        (0x1108)
#define image_3_complex_rate_limiter_queue_sir        (0x111c)
#define image_3_complex_rate_limiter_queue_pir        (0x1158)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x1194)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x11d0)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0x54)
#define image_4_processing_wakeup_request        (0x54)
#define image_4_start_task_debug_routine        (0x2d48)
#define image_4_debug_routine        (0x2d48)
#define image_4_start_task_dhd_tx_post_wakeup_request        (0x3c84)
#define image_4_dhd_tx_post_wakeup_request        (0x3c84)
#define image_4_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x3c2c)
#define image_4_dhd_tx_post_update_fifo_wakeup_request        (0x3c2c)
#define image_4_start_task_dhd_timer_1st_wakeup_request        (0x3a98)
#define image_4_dhd_timer_1st_wakeup_request        (0x3a98)
#define image_4_start_task_dhd_mcast_wakeup_request        (0x34a4)
#define image_4_dhd_mcast_wakeup_request        (0x34a4)
#define image_4_debug_routine_handler        (0xc)
#define image_4_processing_check_wlan_llcsnap        (0x730)
#define image_4_processing_done        (0x990)
#define image_4_action_gpe        (0x1abc)
#define image_4_action_exception        (0x1ad0)
#define image_4_gpe_sop_push_replace_ddr_sram_32        (0x1b10)
#define image_4_gpe_sop_push_replace_sram_32_64        (0x1b54)
#define image_4_gpe_sop_push_replace_sram_64        (0x1b68)
#define image_4_gpe_sop_push_replace_sram_64_32        (0x1b7c)
#define image_4_gpe_sop_pull_replace_ddr_sram_32        (0x1b90)
#define image_4_gpe_sop_pull_replace_sram_32_64        (0x1bd4)
#define image_4_gpe_sop_pull_replace_sram_64        (0x1c24)
#define image_4_gpe_sop_pull_replace_sram_64_32        (0x1c60)
#define image_4_gpe_replace_pointer_32_sram        (0x1cb0)
#define image_4_gpe_replace_pointer_64_sram        (0x1cd4)
#define image_4_gpe_replace_16        (0x1cf8)
#define image_4_gpe_replace_32        (0x1d2c)
#define image_4_gpe_replace_bits_16        (0x1d50)
#define image_4_gpe_copy_add_16_cl        (0x1d7c)
#define image_4_gpe_copy_add_16_sram        (0x1d88)
#define image_4_gpe_copy_bits_16_cl        (0x1dd0)
#define image_4_gpe_copy_bits_16_sram        (0x1ddc)
#define image_4_gpe_insert_16        (0x1e24)
#define image_4_gpe_delete_16        (0x1e8c)
#define image_4_gpe_decrement_8        (0x1ecc)
#define image_4_gpe_apply_icsum_16        (0x1ef0)
#define image_4_gpe_apply_icsum_nz_16        (0x1f14)
#define image_4_gpe_compute_csum_16_cl        (0x1f50)
#define image_4_gpe_compute_csum_16_sram        (0x1f5c)
#define image_4_gpe_buffer_copy_16_sram        (0x1f9c)
#define image_4_gpe_buffer_copy_16_ddr        (0x1fc8)
#define image_4_tcam_cmd_ic_submit        (0x2028)
#define image_4_tcam_cmd_outer_tpid        (0x206c)
#define image_4_tcam_cmd_inner_tpid        (0x2084)
#define image_4_tcam_cmd_ethertype        (0x209c)
#define image_4_tcam_cmd_outer_vid        (0x20b4)
#define image_4_tcam_cmd_inner_vid        (0x20cc)
#define image_4_tcam_cmd_outer_pbit        (0x20e4)
#define image_4_tcam_cmd_inner_pbit        (0x20fc)
#define image_4_tcam_cmd_vlan_num        (0x2114)
#define image_4_tcam_cmd_ip_protocol        (0x212c)
#define image_4_tcam_cmd_l3_protocol        (0x2144)
#define image_4_tcam_cmd_tos        (0x215c)
#define image_4_tcam_cmd_network_layer        (0x2174)
#define image_4_tcam_cmd_ingress_port        (0x2194)
#define image_4_tcam_cmd_gem_flow        (0x21ac)
#define image_4_tcam_cmd_ipv6_label        (0x21c4)
#define image_4_tcam_cmd_src_ip        (0x21f0)
#define image_4_tcam_cmd_src_ipv6_masked        (0x2244)
#define image_4_tcam_cmd_dst_ip        (0x2278)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x22cc)
#define image_4_tcam_cmd_src_port        (0x2300)
#define image_4_tcam_cmd_dst_port        (0x2318)
#define image_4_tcam_cmd_src_mac        (0x2330)
#define image_4_tcam_cmd_dst_mac        (0x235c)
#define image_4_tcam_cmd_generic_l2        (0x2388)
#define image_4_tcam_cmd_generic_l3        (0x23bc)
#define image_4_tcam_cmd_generic_l4        (0x23f0)

#endif

/* IMAGE 5 LABELS */
#ifndef IMAGE_5_CODE_ADDRESSES
#define IMAGE_5_CODE_ADDRESSES

#define image_5_start_task_initialization_task        (0x18)
#define image_5_initialization_task        (0x18)
#define image_5_start_task_processing_wakeup_request        (0x54)
#define image_5_processing_wakeup_request        (0x54)
#define image_5_start_task_debug_routine        (0x2d48)
#define image_5_debug_routine        (0x2d48)
#define image_5_start_task_dhd_tx_complete_wakeup_request        (0x3200)
#define image_5_dhd_tx_complete_wakeup_request        (0x3200)
#define image_5_start_task_dhd_rx_complete_wakeup_request        (0x3540)
#define image_5_dhd_rx_complete_wakeup_request        (0x3540)
#define image_5_debug_routine_handler        (0xc)
#define image_5_processing_check_wlan_llcsnap        (0x730)
#define image_5_processing_done        (0x990)
#define image_5_action_gpe        (0x1abc)
#define image_5_action_exception        (0x1ad0)
#define image_5_gpe_sop_push_replace_ddr_sram_32        (0x1b10)
#define image_5_gpe_sop_push_replace_sram_32_64        (0x1b54)
#define image_5_gpe_sop_push_replace_sram_64        (0x1b68)
#define image_5_gpe_sop_push_replace_sram_64_32        (0x1b7c)
#define image_5_gpe_sop_pull_replace_ddr_sram_32        (0x1b90)
#define image_5_gpe_sop_pull_replace_sram_32_64        (0x1bd4)
#define image_5_gpe_sop_pull_replace_sram_64        (0x1c24)
#define image_5_gpe_sop_pull_replace_sram_64_32        (0x1c60)
#define image_5_gpe_replace_pointer_32_sram        (0x1cb0)
#define image_5_gpe_replace_pointer_64_sram        (0x1cd4)
#define image_5_gpe_replace_16        (0x1cf8)
#define image_5_gpe_replace_32        (0x1d2c)
#define image_5_gpe_replace_bits_16        (0x1d50)
#define image_5_gpe_copy_add_16_cl        (0x1d7c)
#define image_5_gpe_copy_add_16_sram        (0x1d88)
#define image_5_gpe_copy_bits_16_cl        (0x1dd0)
#define image_5_gpe_copy_bits_16_sram        (0x1ddc)
#define image_5_gpe_insert_16        (0x1e24)
#define image_5_gpe_delete_16        (0x1e8c)
#define image_5_gpe_decrement_8        (0x1ecc)
#define image_5_gpe_apply_icsum_16        (0x1ef0)
#define image_5_gpe_apply_icsum_nz_16        (0x1f14)
#define image_5_gpe_compute_csum_16_cl        (0x1f50)
#define image_5_gpe_compute_csum_16_sram        (0x1f5c)
#define image_5_gpe_buffer_copy_16_sram        (0x1f9c)
#define image_5_gpe_buffer_copy_16_ddr        (0x1fc8)
#define image_5_tcam_cmd_ic_submit        (0x2028)
#define image_5_tcam_cmd_outer_tpid        (0x206c)
#define image_5_tcam_cmd_inner_tpid        (0x2084)
#define image_5_tcam_cmd_ethertype        (0x209c)
#define image_5_tcam_cmd_outer_vid        (0x20b4)
#define image_5_tcam_cmd_inner_vid        (0x20cc)
#define image_5_tcam_cmd_outer_pbit        (0x20e4)
#define image_5_tcam_cmd_inner_pbit        (0x20fc)
#define image_5_tcam_cmd_vlan_num        (0x2114)
#define image_5_tcam_cmd_ip_protocol        (0x212c)
#define image_5_tcam_cmd_l3_protocol        (0x2144)
#define image_5_tcam_cmd_tos        (0x215c)
#define image_5_tcam_cmd_network_layer        (0x2174)
#define image_5_tcam_cmd_ingress_port        (0x2194)
#define image_5_tcam_cmd_gem_flow        (0x21ac)
#define image_5_tcam_cmd_ipv6_label        (0x21c4)
#define image_5_tcam_cmd_src_ip        (0x21f0)
#define image_5_tcam_cmd_src_ipv6_masked        (0x2244)
#define image_5_tcam_cmd_dst_ip        (0x2278)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x22cc)
#define image_5_tcam_cmd_src_port        (0x2300)
#define image_5_tcam_cmd_dst_port        (0x2318)
#define image_5_tcam_cmd_src_mac        (0x2330)
#define image_5_tcam_cmd_dst_mac        (0x235c)
#define image_5_tcam_cmd_generic_l2        (0x2388)
#define image_5_tcam_cmd_generic_l3        (0x23bc)
#define image_5_tcam_cmd_generic_l4        (0x23f0)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2278, 0x23a4, INVALID_LABEL_ADDRESS, 0x2278, 0x2278}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x22cc, 0x23f8, INVALID_LABEL_ADDRESS, 0x22cc, 0x22cc}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x235c, 0x2488, INVALID_LABEL_ADDRESS, 0x235c, 0x235c}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2318, 0x2444, INVALID_LABEL_ADDRESS, 0x2318, 0x2318}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x209c, 0x21c8, INVALID_LABEL_ADDRESS, 0x209c, 0x209c}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21ac, 0x22d8, INVALID_LABEL_ADDRESS, 0x21ac, 0x21ac}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2388, 0x24b4, INVALID_LABEL_ADDRESS, 0x2388, 0x2388}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x23bc, 0x24e8, INVALID_LABEL_ADDRESS, 0x23bc, 0x23bc}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x23f0, 0x251c, INVALID_LABEL_ADDRESS, 0x23f0, 0x23f0}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2028, 0x2154, INVALID_LABEL_ADDRESS, 0x2028, 0x2028}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2194, 0x22c0, INVALID_LABEL_ADDRESS, 0x2194, 0x2194}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20fc, 0x2228, INVALID_LABEL_ADDRESS, 0x20fc, 0x20fc}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2084, 0x21b0, INVALID_LABEL_ADDRESS, 0x2084, 0x2084}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20cc, 0x21f8, INVALID_LABEL_ADDRESS, 0x20cc, 0x20cc}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x212c, 0x2258, INVALID_LABEL_ADDRESS, 0x212c, 0x212c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21c4, 0x22f0, INVALID_LABEL_ADDRESS, 0x21c4, 0x21c4}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2144, 0x2270, INVALID_LABEL_ADDRESS, 0x2144, 0x2144}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2174, 0x22a0, INVALID_LABEL_ADDRESS, 0x2174, 0x2174}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20e4, 0x2210, INVALID_LABEL_ADDRESS, 0x20e4, 0x20e4}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x206c, 0x2198, INVALID_LABEL_ADDRESS, 0x206c, 0x206c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x20b4, 0x21e0, INVALID_LABEL_ADDRESS, 0x20b4, 0x20b4}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x21f0, 0x231c, INVALID_LABEL_ADDRESS, 0x21f0, 0x21f0}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2244, 0x2370, INVALID_LABEL_ADDRESS, 0x2244, 0x2244}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2330, 0x245c, INVALID_LABEL_ADDRESS, 0x2330, 0x2330}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2300, 0x242c, INVALID_LABEL_ADDRESS, 0x2300, 0x2300}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x215c, 0x2288, INVALID_LABEL_ADDRESS, 0x215c, 0x215c}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x2114, 0x2240, INVALID_LABEL_ADDRESS, 0x2114, 0x2114}

#endif

