Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 18 16:00:22 2019
| Host         : JONPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_pipelined_wrapper_timing_summary_routed.rpt -pb RV32I_pipelined_wrapper_timing_summary_routed.pb -rpx RV32I_pipelined_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_pipelined_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1733 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.464        0.000                      0                 3771        0.057        0.000                      0                 3771        2.000        0.000                       0                  1739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.464        0.000                      0                 3771        0.137        0.000                      0                 3771        9.500        0.000                       0                  1735  
  clkfbout_RV32I_pipelined_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.465        0.000                      0                 3771        0.137        0.000                      0                 3771        9.500        0.000                       0                  1735  
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.464        0.000                      0                 3771        0.057        0.000                      0                 3771  
clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.464        0.000                      0                 3771        0.057        0.000                      0                 3771  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.379ns  (logic 6.714ns (34.646%)  route 12.665ns (65.354%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.774 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.774    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.619ns (34.324%)  route 12.665ns (65.676%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.679 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.679    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 6.603ns (34.270%)  route 12.665ns (65.730%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.663 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.663    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.265ns  (logic 6.600ns (34.259%)  route 12.665ns (65.741%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.660 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.660    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.660    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 6.579ns (34.188%)  route 12.665ns (65.812%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.639 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.639    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 6.505ns (33.934%)  route 12.665ns (66.066%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.565 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.565    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.565    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.154ns  (logic 6.489ns (33.878%)  route 12.665ns (66.122%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.549 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.549    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.151ns  (logic 6.486ns (33.868%)  route 12.665ns (66.132%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.546 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.546    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.130ns  (logic 6.465ns (33.795%)  route 12.665ns (66.205%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.525 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.525    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 6.391ns (33.538%)  route 12.665ns (66.462%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.451 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.451    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.336%)  route 0.237ns (62.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y32         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/Q
                         net (fo=8, routed)           0.237    -0.124    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.261    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.257%)  route 0.315ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.552    -0.509    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y28         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/Q
                         net (fo=1, routed)           0.315    -0.030    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_DE
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/C
                         clock pessimism              0.498    -0.244    
    SLICE_X27Y28         FDRE (Hold_fdre_C_D)         0.070    -0.174    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.356ns (65.881%)  route 0.184ns (34.119%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/Q
                         net (fo=2, routed)           0.065    -0.295    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17]_17[27]
    SLICE_X19Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    -0.250    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7_n_0
    SLICE_X19Y50         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.188 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.119    -0.068    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I1_O)        0.108     0.040 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.040    RV32I_pipelined_i/stage_DE_0/U0/reg_2_FD[27]
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.833    -0.730    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/C
                         clock pessimism              0.503    -0.227    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.121    -0.106    RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.953%)  route 0.251ns (64.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.561    -0.500    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/Q
                         net (fo=8, routed)           0.251    -0.108    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.261    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.102    -0.258    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[26]
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.066    -0.419    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/Q
                         net (fo=1, routed)           0.112    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[15]
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.825    -0.738    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.070    -0.418    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.233    RV32I_pipelined_i/registers_0/U0/counter_reg[14]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.188 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    RV32I_pipelined_i/registers_0/U0/p_0_in[14]
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/C
                         clock pessimism              0.250    -0.481    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.120    -0.361    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.246    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.072    -0.420    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.240    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[3]
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/C
                         clock pessimism              0.269    -0.473    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.059    -0.414    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.563    -0.498    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y38         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/Q
                         net (fo=5, routed)           0.124    -0.233    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[25]
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.831    -0.732    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/C
                         clock pessimism              0.250    -0.482    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.075    -0.407    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y6      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y31     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y44     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y31     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[9][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     RV32I_pipelined_i/registers_0/U0/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     RV32I_pipelined_i/registers_0/U0/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     RV32I_pipelined_i/registers_0/U0/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/registers_0/U0/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y39     RV32I_pipelined_i/registers_0/U0/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.379ns  (logic 6.714ns (34.646%)  route 12.665ns (65.354%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.774 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.774    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.239    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.619ns (34.324%)  route 12.665ns (65.676%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.679 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.679    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.239    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 6.603ns (34.270%)  route 12.665ns (65.730%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.663 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.663    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.079    19.177    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.239    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.239    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.265ns  (logic 6.600ns (34.259%)  route 12.665ns (65.741%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.660 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.660    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.079    19.176    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.660    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 6.579ns (34.188%)  route 12.665ns (65.812%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.639 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.639    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.079    19.176    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 6.505ns (33.934%)  route 12.665ns (66.066%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.565 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.565    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.079    19.176    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.565    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.154ns  (logic 6.489ns (33.878%)  route 12.665ns (66.122%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.549 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.549    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.079    19.176    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.151ns  (logic 6.486ns (33.868%)  route 12.665ns (66.132%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.546 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.546    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.079    19.175    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.130ns  (logic 6.465ns (33.795%)  route 12.665ns (66.205%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.525 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.525    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.079    19.175    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 6.391ns (33.538%)  route 12.665ns (66.462%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.451 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.451    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.079    19.175    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.336%)  route 0.237ns (62.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y32         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/Q
                         net (fo=8, routed)           0.237    -0.124    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.261    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.257%)  route 0.315ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.552    -0.509    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y28         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/Q
                         net (fo=1, routed)           0.315    -0.030    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_DE
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/C
                         clock pessimism              0.498    -0.244    
    SLICE_X27Y28         FDRE (Hold_fdre_C_D)         0.070    -0.174    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.356ns (65.881%)  route 0.184ns (34.119%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/Q
                         net (fo=2, routed)           0.065    -0.295    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17]_17[27]
    SLICE_X19Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    -0.250    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7_n_0
    SLICE_X19Y50         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.188 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.119    -0.068    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I1_O)        0.108     0.040 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.040    RV32I_pipelined_i/stage_DE_0/U0/reg_2_FD[27]
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.833    -0.730    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/C
                         clock pessimism              0.503    -0.227    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.121    -0.106    RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.953%)  route 0.251ns (64.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.561    -0.500    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/Q
                         net (fo=8, routed)           0.251    -0.108    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.261    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.102    -0.258    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[26]
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.066    -0.419    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/Q
                         net (fo=1, routed)           0.112    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[15]
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.825    -0.738    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.070    -0.418    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.233    RV32I_pipelined_i/registers_0/U0/counter_reg[14]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.188 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    RV32I_pipelined_i/registers_0/U0/p_0_in[14]
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/C
                         clock pessimism              0.250    -0.481    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.120    -0.361    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.246    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.072    -0.420    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.240    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[3]
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/C
                         clock pessimism              0.269    -0.473    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.059    -0.414    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.563    -0.498    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y38         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/Q
                         net (fo=5, routed)           0.124    -0.233    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[25]
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.831    -0.732    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/C
                         clock pessimism              0.250    -0.482    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.075    -0.407    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y6      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y31     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y44     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y31     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y42     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[9][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     RV32I_pipelined_i/registers_0/U0/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     RV32I_pipelined_i/registers_0/U0/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y44     RV32I_pipelined_i/registers_0/U0/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y45     RV32I_pipelined_i/registers_0/U0/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/registers_0/U0/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y46     RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y39     RV32I_pipelined_i/registers_0/U0/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.379ns  (logic 6.714ns (34.646%)  route 12.665ns (65.354%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.774 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.774    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.619ns (34.324%)  route 12.665ns (65.676%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.679 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.679    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 6.603ns (34.270%)  route 12.665ns (65.730%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.663 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.663    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.265ns  (logic 6.600ns (34.259%)  route 12.665ns (65.741%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.660 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.660    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.660    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 6.579ns (34.188%)  route 12.665ns (65.812%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.639 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.639    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 6.505ns (33.934%)  route 12.665ns (66.066%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.565 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.565    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.565    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.154ns  (logic 6.489ns (33.878%)  route 12.665ns (66.122%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.549 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.549    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.151ns  (logic 6.486ns (33.868%)  route 12.665ns (66.132%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.546 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.546    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.130ns  (logic 6.465ns (33.795%)  route 12.665ns (66.205%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.525 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.525    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 6.391ns (33.538%)  route 12.665ns (66.462%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.451 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.451    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.336%)  route 0.237ns (62.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y32         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/Q
                         net (fo=8, routed)           0.237    -0.124    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
                         clock uncertainty            0.080    -0.364    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.181    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.257%)  route 0.315ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.552    -0.509    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y28         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/Q
                         net (fo=1, routed)           0.315    -0.030    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_DE
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/C
                         clock pessimism              0.498    -0.244    
                         clock uncertainty            0.080    -0.164    
    SLICE_X27Y28         FDRE (Hold_fdre_C_D)         0.070    -0.094    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.356ns (65.881%)  route 0.184ns (34.119%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/Q
                         net (fo=2, routed)           0.065    -0.295    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17]_17[27]
    SLICE_X19Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    -0.250    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7_n_0
    SLICE_X19Y50         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.188 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.119    -0.068    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I1_O)        0.108     0.040 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.040    RV32I_pipelined_i/stage_DE_0/U0/reg_2_FD[27]
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.833    -0.730    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/C
                         clock pessimism              0.503    -0.227    
                         clock uncertainty            0.080    -0.147    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.121    -0.026    RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.953%)  route 0.251ns (64.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.561    -0.500    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/Q
                         net (fo=8, routed)           0.251    -0.108    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
                         clock uncertainty            0.080    -0.364    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.181    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.102    -0.258    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[26]
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.066    -0.339    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/Q
                         net (fo=1, routed)           0.112    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[15]
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.825    -0.738    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/C
                         clock pessimism              0.250    -0.488    
                         clock uncertainty            0.080    -0.408    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.070    -0.338    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.233    RV32I_pipelined_i/registers_0/U0/counter_reg[14]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.188 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    RV32I_pipelined_i/registers_0/U0/p_0_in[14]
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/C
                         clock pessimism              0.250    -0.481    
                         clock uncertainty            0.080    -0.401    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.120    -0.281    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.246    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.250    -0.492    
                         clock uncertainty            0.080    -0.412    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.072    -0.340    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.240    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[3]
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/C
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.059    -0.334    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.563    -0.498    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y38         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/Q
                         net (fo=5, routed)           0.124    -0.233    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[25]
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.831    -0.732    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/C
                         clock pessimism              0.250    -0.482    
                         clock uncertainty            0.080    -0.402    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.075    -0.327    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.379ns  (logic 6.714ns (34.646%)  route 12.665ns (65.354%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.774 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.774    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_6
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.774    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 6.619ns (34.324%)  route 12.665ns (65.676%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.679 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.679    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_5
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.268ns  (logic 6.603ns (34.270%)  route 12.665ns (65.730%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.440 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.440    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.663 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.663    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_2_n_7
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.500    18.668    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y39         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.256    
                         clock uncertainty           -0.080    19.176    
    SLICE_X26Y39         FDRE (Setup_fdre_C_D)        0.062    19.238    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.265ns  (logic 6.600ns (34.259%)  route 12.665ns (65.741%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.660 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.660    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.660    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 6.579ns (34.188%)  route 12.665ns (65.812%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.639 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.639    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 6.505ns (33.934%)  route 12.665ns (66.066%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.565 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.565    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.565    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.154ns  (logic 6.489ns (33.878%)  route 12.665ns (66.122%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.326 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.326    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.549 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.549    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.499    18.667    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y38         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.255    
                         clock uncertainty           -0.080    19.175    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.062    19.237    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                         -18.549    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.151ns  (logic 6.486ns (33.868%)  route 12.665ns (66.132%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.546 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.546    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.130ns  (logic 6.465ns (33.795%)  route 12.665ns (66.205%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.525 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.525    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 6.391ns (33.538%)  route 12.665ns (66.462%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.754    -0.605    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X37Y41         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.149 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.681     1.532    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.150     1.682 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.820     2.502    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.355     2.857 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.857    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.255 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.255    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.369 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.369    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.483 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.483    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.597 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.295     4.892    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X17Y35         LUT5 (Prop_lut5_I3_O)        0.152     5.044 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22/O
                         net (fo=1, routed)           0.488     5.532    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_22_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I5_O)        0.326     5.858 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13/O
                         net (fo=2, routed)           1.290     7.148    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_13_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.458     7.730    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.538     8.392    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     8.516 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.635     9.151    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.677 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.677    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.791    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.905    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.239 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.597    10.836    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.329    11.165 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.569    11.735    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.328    12.063 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.282    12.345    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    12.469 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.291    13.759    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X18Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.800    14.684    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.808 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.154    14.962    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X19Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.086 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.608    15.694    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X23Y31         LUT4 (Prop_lut4_I0_O)        0.124    15.818 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.508    16.326    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.450 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.650    17.100    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X26Y32         LUT4 (Prop_lut4_I3_O)        0.124    17.224 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.224    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.756 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.756    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.870 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.870    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.984 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.984    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.098 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.098    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.212 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.212    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.451 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.451    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.498    18.666    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.062    19.236    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                  0.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.336%)  route 0.237ns (62.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y32         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]/Q
                         net (fo=8, routed)           0.237    -0.124    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
                         clock uncertainty            0.080    -0.364    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.181    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.257%)  route 0.315ns (65.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.552    -0.509    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y28         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.345 r  RV32I_pipelined_i/stage_DE_0/U0/control_reg_writeenable_DE_reg_reg/Q
                         net (fo=1, routed)           0.315    -0.030    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_DE
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg/C
                         clock pessimism              0.498    -0.244    
                         clock uncertainty            0.080    -0.164    
    SLICE_X27Y28         FDRE (Hold_fdre_C_D)         0.070    -0.094    RV32I_pipelined_i/stage_EM_0/U0/control_reg_writeenable_EM_reg_reg
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.356ns (65.881%)  route 0.184ns (34.119%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17][27]/Q
                         net (fo=2, routed)           0.065    -0.295    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[17]_17[27]
    SLICE_X19Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    -0.250    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_7_n_0
    SLICE_X19Y50         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.188 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.119    -0.068    RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I1_O)        0.108     0.040 r  RV32I_pipelined_i/registers_0/U0/reg_2_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.040    RV32I_pipelined_i/stage_DE_0/U0/reg_2_FD[27]
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.833    -0.730    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y49         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]/C
                         clock pessimism              0.503    -0.227    
                         clock uncertainty            0.080    -0.147    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.121    -0.026    RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.953%)  route 0.251ns (64.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.561    -0.500    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X26Y34         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]/Q
                         net (fo=8, routed)           0.251    -0.108    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.868    -0.695    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.444    
                         clock uncertainty            0.080    -0.364    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.181    RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[26]/Q
                         net (fo=1, routed)           0.102    -0.258    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[26]
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X25Y39         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]/C
                         clock pessimism              0.250    -0.485    
                         clock uncertainty            0.080    -0.405    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.066    -0.339    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X23Y35         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[15]/Q
                         net (fo=1, routed)           0.112    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[15]
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.825    -0.738    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X23Y36         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]/C
                         clock pessimism              0.250    -0.488    
                         clock uncertainty            0.080    -0.408    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.070    -0.338    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/registers_0/U0/counter_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.233    RV32I_pipelined_i/registers_0/U0/counter_reg[14]
    SLICE_X28Y41         LUT5 (Prop_lut5_I0_O)        0.045    -0.188 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    RV32I_pipelined_i/registers_0/U0/p_0_in[14]
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X28Y41         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]/C
                         clock pessimism              0.250    -0.481    
                         clock uncertainty            0.080    -0.401    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.120    -0.281    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][14]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.119    -0.246    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X15Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.250    -0.492    
                         clock uncertainty            0.080    -0.412    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.072    -0.340    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.993%)  route 0.125ns (47.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X15Y22         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.240    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[3]
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.821    -0.742    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X16Y21         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]/C
                         clock pessimism              0.269    -0.473    
                         clock uncertainty            0.080    -0.393    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.059    -0.334    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.563    -0.498    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X29Y38         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[25]/Q
                         net (fo=5, routed)           0.124    -0.233    RV32I_pipelined_i/stage_EM_0/U0/PC_DE[25]
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.831    -0.732    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y39         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]/C
                         clock pessimism              0.250    -0.482    
                         clock uncertainty            0.080    -0.402    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.075    -0.327    RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.094    





