// Auto-generated by LibreLane
module counter(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk_i,
  input rst_i,
  output[7:0] counter_val_o
);
endmodule
