Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 26 22:12:15 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -135.332    -8461.634                     63                 1929        0.035        0.000                      0                 1929        4.020        0.000                       0                   842  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0       -135.332    -8461.634                     63                 1899        0.035        0.000                      0                 1899        4.020        0.000                       0                   842  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.136        0.000                      0                   30        1.023        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           63  Failing Endpoints,  Worst Slack     -135.332ns,  Total Violation    -8461.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -135.332ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.580ns  (logic 89.771ns (62.091%)  route 54.809ns (37.909%))
  Logic Levels:           352  (CARRY4=284 DSP48E1=1 LUT1=1 LUT2=26 LUT3=2 LUT4=3 LUT5=30 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.638     2.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/Q
                         net (fo=45, routed)          1.036     4.424    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/A[15]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      3.841     8.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[10]
                         net (fo=3, routed)           1.149     9.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[2]
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.538 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3/O
                         net (fo=3, routed)           0.692    10.230    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3/O
                         net (fo=2, routed)           0.717    11.071    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.456 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.684    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[1]
                         net (fo=9, routed)           0.748    12.766    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/O[1]
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    13.496 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_511/O[1]
                         net (fo=1, routed)           0.547    14.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_118[1]
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    14.725 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281/CO[3]
                         net (fo=1, routed)           0.000    14.725    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.048 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_120/O[1]
                         net (fo=31, routed)          0.995    16.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_70[1]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.306    16.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270/O
                         net (fo=1, routed)           0.000    16.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.899 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.212 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_115/O[3]
                         net (fo=58, routed)          1.063    18.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_12[3]
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.306    18.581 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_102/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_110[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.982 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.982    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.253 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_32/CO[0]
                         net (fo=848, routed)         1.263    20.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.373    20.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_982/O
                         net (fo=1, routed)           0.000    20.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/S[1]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.422 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    21.422    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.539 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    21.539    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[1]
                         net (fo=23, routed)          0.708    22.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    22.970 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    22.970    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749/CO[3]
                         net (fo=1, routed)           0.000    23.503    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    23.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    23.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    23.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.083 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.946    25.029    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.310    25.339 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991/O
                         net (fo=1, routed)           0.000    25.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754/CO[3]
                         net (fo=1, routed)           0.000    25.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.117 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    26.117    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    26.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.459 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[2]
                         net (fo=23, routed)          0.792    27.251    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.313    27.564 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168/O
                         net (fo=1, routed)           0.000    27.564    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    28.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.214 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.214    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.677 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.662    29.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.310    29.649 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172/O
                         net (fo=1, routed)           0.000    29.649    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    30.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725/CO[3]
                         net (fo=1, routed)           0.000    30.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.427 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    30.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.769 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_93/CO[2]
                         net (fo=23, routed)          0.864    31.633    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[46]
    SLICE_X34Y67         LUT5 (Prop_lut5_I3_O)        0.313    31.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    31.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_38[1]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.479 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730/CO[3]
                         net (fo=1, routed)           0.000    32.479    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.596 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    32.596    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.713 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236/CO[3]
                         net (fo=1, routed)           0.000    32.713    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.942 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_94/CO[2]
                         net (fo=23, routed)          0.866    33.808    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[45]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.310    34.118 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_974/O
                         net (fo=1, routed)           0.000    34.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_41[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735/CO[3]
                         net (fo=1, routed)           0.000    34.668    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    34.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    34.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_95/CO[2]
                         net (fo=23, routed)          0.985    36.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X31Y60         LUT5 (Prop_lut5_I0_O)        0.313    36.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261/O
                         net (fo=1, routed)           0.000    36.421    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    37.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    37.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.817    38.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[43]
    SLICE_X27Y60         LUT5 (Prop_lut5_I3_O)        0.313    38.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1154/O
                         net (fo=1, routed)           0.000    38.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_45[1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941/CO[3]
                         net (fo=1, routed)           0.000    39.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.336 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    39.336    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451/CO[3]
                         net (fo=1, routed)           0.000    39.450    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.678 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.680    40.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X28Y58         LUT5 (Prop_lut5_I0_O)        0.313    40.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269/O
                         net (fo=1, routed)           0.000    40.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    41.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946/CO[3]
                         net (fo=1, routed)           0.000    41.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    41.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    41.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.790 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.809    42.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.313    42.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257/O
                         net (fo=1, routed)           0.000    42.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125/CO[3]
                         net (fo=1, routed)           0.000    43.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951/CO[3]
                         net (fo=1, routed)           0.000    43.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    43.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    43.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_219/CO[2]
                         net (fo=23, routed)          0.866    44.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.313    45.212 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133/O
                         net (fo=1, routed)           0.000    45.212    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    45.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    45.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886/CO[3]
                         net (fo=1, routed)           0.000    45.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    46.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    46.325 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[2]
                         net (fo=23, routed)          0.721    47.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X29Y63         LUT5 (Prop_lut5_I0_O)        0.310    47.355 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000    47.355    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.905 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    47.905    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.019 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.019    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.133 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    48.133    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.247 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.247    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.475 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[2]
                         net (fo=23, routed)          0.677    49.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X28Y63         LUT5 (Prop_lut5_I0_O)        0.313    49.465 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    49.465    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901/CO[3]
                         net (fo=1, routed)           0.000    50.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.129 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667/CO[3]
                         net (fo=1, routed)           0.000    50.129    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    50.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    50.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_407/CO[2]
                         net (fo=23, routed)          0.672    51.257    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.313    51.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116/O
                         net (fo=1, routed)           0.000    51.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.103 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896/CO[3]
                         net (fo=1, routed)           0.000    52.103    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    52.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    52.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_189/CO[2]
                         net (fo=23, routed)          0.891    53.574    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.310    53.884 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112/O
                         net (fo=1, routed)           0.000    53.884    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    54.534    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.768 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    54.768    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.997 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_80/CO[2]
                         net (fo=23, routed)          0.873    55.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.310    56.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    56.179    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.712 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    56.712    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.829 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682/CO[3]
                         net (fo=1, routed)           0.000    56.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    56.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.063 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    57.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_82/CO[2]
                         net (fo=23, routed)          0.860    58.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[34]
    SLICE_X33Y57         LUT5 (Prop_lut5_I3_O)        0.310    58.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_929/O
                         net (fo=1, routed)           0.000    58.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_63[1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687/CO[3]
                         net (fo=1, routed)           0.000    59.012    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.126 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    59.126    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.240 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202/CO[3]
                         net (fo=1, routed)           0.000    59.240    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.468 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.801    60.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.313    60.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    60.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931/CO[3]
                         net (fo=1, routed)           0.000    61.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206/CO[3]
                         net (fo=1, routed)           0.000    61.466    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.695 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.699    62.394    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.310    62.704 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239/O
                         net (fo=1, routed)           0.000    62.704    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.237 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    63.237    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    63.354    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629/CO[3]
                         net (fo=1, routed)           0.000    63.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.588 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385/CO[3]
                         net (fo=1, routed)           0.000    63.588    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.817 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.785    64.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.310    64.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243/O
                         net (fo=1, routed)           0.000    64.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    65.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    65.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    65.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393/CO[3]
                         net (fo=1, routed)           0.000    65.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.923    66.955    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.313    67.268 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247/O
                         net (fo=1, routed)           0.000    67.268    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.801 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    67.801    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.918 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    67.918    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.035 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    68.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.152 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    68.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.483    68.864    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.310    69.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251/O
                         net (fo=1, routed)           0.000    69.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.724 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    69.724    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881/CO[3]
                         net (fo=1, routed)           0.000    69.838    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    69.952    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    70.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.294 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_179/CO[2]
                         net (fo=23, routed)          0.653    70.947    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.313    71.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88/O
                         net (fo=1, routed)           0.000    71.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.910    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.027    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.144    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.373 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.628    73.000    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.310    73.310 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84/O
                         net (fo=1, routed)           0.000    73.310    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63/CO[3]
                         net (fo=1, routed)           0.000    73.860    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.974    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.088    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.430 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=23, routed)          0.839    75.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.313    75.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80/O
                         net (fo=1, routed)           0.000    75.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.360    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.474 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.702 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.850    77.552    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.313    77.865 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76/O
                         net (fo=1, routed)           0.000    77.865    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    78.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    78.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.749    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[2]
                         net (fo=24, routed)          0.809    79.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.310    80.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149/O
                         net (fo=1, routed)           0.000    80.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    80.647    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.761 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.761    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    80.875    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.989 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_11/CO[2]
                         net (fo=24, routed)          0.852    82.069    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.313    82.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135/O
                         net (fo=1, routed)           0.000    82.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000    82.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.046 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    83.046    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.160 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.160    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.502 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_11/CO[2]
                         net (fo=24, routed)          0.694    84.196    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.313    84.509 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126/O
                         net (fo=1, routed)           0.000    84.509    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.059 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.059    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    85.173    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    85.287    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.401 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.401    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.806    86.435    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.313    86.748 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118/O
                         net (fo=1, routed)           0.000    86.748    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.281 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.281    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    87.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.465    88.327    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.310    88.637 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113/O
                         net (fo=1, routed)           0.000    88.637    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    89.187    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.301 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    89.301    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.415 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.415    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.757 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_7/CO[2]
                         net (fo=24, routed)          0.833    90.590    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X44Y56         LUT2 (Prop_lut2_I1_O)        0.313    90.903 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109/O
                         net (fo=1, routed)           0.000    90.903    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.453 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    91.453    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.567    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.681    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.795    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.023 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_3/CO[2]
                         net (fo=26, routed)          0.787    92.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.313    93.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186/O
                         net (fo=1, routed)           0.000    93.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.673 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000    93.673    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766/CO[3]
                         net (fo=1, routed)           0.000    93.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    93.901    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    94.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_131/CO[2]
                         net (fo=24, routed)          0.737    94.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.313    95.293 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190/O
                         net (fo=1, routed)           0.000    95.293    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.826 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000    95.826    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.943 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000    96.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000    96.177    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.406 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_132/CO[2]
                         net (fo=24, routed)          0.675    97.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    97.391 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194/O
                         net (fo=1, routed)           0.000    97.391    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.941 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    97.941    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.055 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    98.055    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.169 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533/CO[3]
                         net (fo=1, routed)           0.000    98.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.283 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    98.283    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.511 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_133/CO[2]
                         net (fo=24, routed)          0.869    99.380    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.313    99.693 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215/O
                         net (fo=1, routed)           0.000    99.693    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000   100.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823/CO[3]
                         net (fo=1, routed)           0.000   100.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575/CO[3]
                         net (fo=1, routed)           0.000   100.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000   100.585    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.813 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_293/CO[2]
                         net (fo=24, routed)          0.499   101.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.313   101.624 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211/O
                         net (fo=1, routed)           0.000   101.624    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000   102.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818/CO[3]
                         net (fo=1, routed)           0.000   102.288    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570/CO[3]
                         net (fo=1, routed)           0.000   102.402    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330/CO[3]
                         net (fo=1, routed)           0.000   102.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.744 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_154/CO[2]
                         net (fo=24, routed)          0.449   103.194    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.313   103.507 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207/O
                         net (fo=1, routed)           0.000   103.507    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.057 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000   104.057    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.171 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000   104.171    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.285 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569/CO[3]
                         net (fo=1, routed)           0.000   104.285    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329/CO[3]
                         net (fo=1, routed)           0.000   104.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.627 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_150/CO[2]
                         net (fo=24, routed)          0.527   105.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313   105.467 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223/O
                         net (fo=1, routed)           0.000   105.467    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.017 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057/CO[3]
                         net (fo=1, routed)           0.000   106.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.131 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.131    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.245 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000   106.245    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.359 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336/CO[3]
                         net (fo=1, routed)           0.000   106.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.587 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_162/CO[2]
                         net (fo=24, routed)          0.697   107.284    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313   107.597 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219/O
                         net (fo=1, routed)           0.000   107.597    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000   108.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.261 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000   108.261    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.375 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000   108.375    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.489 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335/CO[3]
                         net (fo=1, routed)           0.000   108.489    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_152/CO[2]
                         net (fo=24, routed)          0.882   109.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.313   109.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227/O
                         net (fo=1, routed)           0.000   109.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   110.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000   110.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.679 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000   110.679    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.796 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349/CO[3]
                         net (fo=1, routed)           0.000   110.796    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   111.025 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_156/CO[2]
                         net (fo=24, routed)          0.752   111.777    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.310   112.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235/O
                         net (fo=1, routed)           0.000   112.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076/CO[3]
                         net (fo=1, routed)           0.000   112.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853/CO[3]
                         net (fo=1, routed)           0.000   112.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611/CO[3]
                         net (fo=1, routed)           0.000   112.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000   112.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_161/CO[2]
                         net (fo=24, routed)          0.691   113.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.310   114.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231/O
                         net (fo=1, routed)           0.000   114.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.752 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   114.752    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.866 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852/CO[3]
                         net (fo=1, routed)           0.000   114.866    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000   114.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.094 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361/CO[3]
                         net (fo=1, routed)           0.000   115.094    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.322 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_159/CO[2]
                         net (fo=24, routed)          0.628   115.949    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.313   116.262 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198/O
                         net (fo=1, routed)           0.000   116.262    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.812 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000   116.812    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.926 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847/CO[3]
                         net (fo=1, routed)           0.000   116.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000   117.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367/CO[3]
                         net (fo=1, routed)           0.000   117.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_334/CO[2]
                         net (fo=24, routed)          0.796   118.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.313   118.491 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031/O
                         net (fo=1, routed)           0.000   118.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.041 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802/CO[3]
                         net (fo=1, routed)           0.000   119.041    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797/CO[3]
                         net (fo=1, routed)           0.000   119.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000   119.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366/CO[3]
                         net (fo=1, routed)           0.000   119.383    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.611 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_160/CO[2]
                         net (fo=24, routed)          0.838   120.449    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313   120.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022/O
                         net (fo=1, routed)           0.000   120.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.295 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792/CO[3]
                         net (fo=1, routed)           0.000   121.295    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   121.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   121.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.646 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353/CO[3]
                         net (fo=1, routed)           0.000   121.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_348/CO[2]
                         net (fo=24, routed)          0.707   122.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X47Y64         LUT2 (Prop_lut2_I1_O)        0.310   122.892 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018/O
                         net (fo=1, routed)           0.000   122.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787/CO[3]
                         net (fo=1, routed)           0.000   123.442    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.556 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   123.556    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000   123.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.784 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   123.784    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.822   124.834    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.313   125.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014/O
                         net (fo=1, routed)           0.000   125.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782/CO[3]
                         net (fo=1, routed)           0.000   125.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   125.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.039 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.039    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.267 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=26, routed)          0.695   126.962    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.313   127.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010/O
                         net (fo=1, routed)           0.000   127.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.825 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   127.825    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.939 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538/CO[3]
                         net (fo=1, routed)           0.000   127.939    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.053 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306/CO[3]
                         net (fo=1, routed)           0.000   128.053    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.167 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139/CO[3]
                         net (fo=1, routed)           0.000   128.167    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.395 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_58/CO[2]
                         net (fo=25, routed)          1.096   129.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.313   129.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035/O
                         net (fo=1, routed)           0.000   129.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   130.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807/CO[3]
                         net (fo=1, routed)           0.000   130.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559/CO[3]
                         net (fo=1, routed)           0.000   130.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.571 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   130.571    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.688 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   130.688    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   130.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_59/CO[2]
                         net (fo=24, routed)          0.806   131.723    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I3_O)        0.310   132.033 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1202/O
                         net (fo=1, routed)           0.000   132.033    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_130[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.583 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000   132.583    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812/CO[3]
                         net (fo=1, routed)           0.000   132.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564/CO[3]
                         net (fo=1, routed)           0.000   132.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326/CO[3]
                         net (fo=1, routed)           0.000   132.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.082 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_149/CO[1]
                         net (fo=3, routed)           0.526   133.608    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in_0[0]
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.329   133.937 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134/O
                         net (fo=1, routed)           0.473   134.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584   134.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_57/O[2]
                         net (fo=4, routed)           0.492   135.486    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X49Y61         LUT4 (Prop_lut4_I3_O)        0.302   135.788 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173/O
                         net (fo=2, routed)           0.532   136.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   136.900 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.900    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000   137.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000   137.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   137.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   137.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.470   138.065    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6_n_5
    SLICE_X46Y68         LUT6 (Prop_lut6_I1_O)        0.302   138.367 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][9]_i_5/O
                         net (fo=1, routed)           0.642   139.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X52Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   139.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000   139.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.631 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22/CO[3]
                         net (fo=1, routed)           0.000   139.631    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.859 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85/CO[3]
                         net (fo=1, routed)           0.000   139.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.973 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.973    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8/CO[3]
                         net (fo=1, routed)           0.000   140.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   140.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.569   140.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_110
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.303   141.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_27/O
                         net (fo=1, routed)           0.793   142.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_17
    SLICE_X53Y72         LUT5 (Prop_lut5_I1_O)        0.124   142.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_6/O
                         net (fo=37, routed)          0.218   142.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_108
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124   142.551 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_13/O
                         net (fo=14, routed)          0.646   143.197    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_10
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124   143.321 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6/O
                         net (fo=1, routed)           0.330   143.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   144.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   144.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   144.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   144.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   144.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_4/O[1]
                         net (fo=2, routed)           0.826   145.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_81
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.306   145.818 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_62/O
                         net (fo=1, routed)           0.424   146.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_21
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124   146.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16/O
                         net (fo=2, routed)           0.163   146.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124   146.653 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2/O
                         net (fo=16, routed)          0.383   147.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2_n_0
    SLICE_X53Y80         LUT4 (Prop_lut4_I0_O)        0.124   147.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.352   147.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_0
    SLICE_X52Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.456    12.635    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X52Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]/C
                         clock pessimism              0.129    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X52Y81         FDSE (Setup_fdse_C_S)       -0.429    12.181    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                        -147.512    
  -------------------------------------------------------------------
                         slack                               -135.332    

Slack (VIOLATED) :        -135.332ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.580ns  (logic 89.771ns (62.091%)  route 54.809ns (37.909%))
  Logic Levels:           352  (CARRY4=284 DSP48E1=1 LUT1=1 LUT2=26 LUT3=2 LUT4=3 LUT5=30 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.638     2.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/Q
                         net (fo=45, routed)          1.036     4.424    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/A[15]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      3.841     8.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[10]
                         net (fo=3, routed)           1.149     9.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[2]
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.538 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3/O
                         net (fo=3, routed)           0.692    10.230    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3/O
                         net (fo=2, routed)           0.717    11.071    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.456 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.684    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[1]
                         net (fo=9, routed)           0.748    12.766    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/O[1]
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    13.496 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_511/O[1]
                         net (fo=1, routed)           0.547    14.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_118[1]
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    14.725 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281/CO[3]
                         net (fo=1, routed)           0.000    14.725    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.048 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_120/O[1]
                         net (fo=31, routed)          0.995    16.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_70[1]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.306    16.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270/O
                         net (fo=1, routed)           0.000    16.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.899 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.212 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_115/O[3]
                         net (fo=58, routed)          1.063    18.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_12[3]
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.306    18.581 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_102/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_110[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.982 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.982    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.253 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_32/CO[0]
                         net (fo=848, routed)         1.263    20.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.373    20.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_982/O
                         net (fo=1, routed)           0.000    20.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/S[1]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.422 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    21.422    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.539 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    21.539    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[1]
                         net (fo=23, routed)          0.708    22.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    22.970 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    22.970    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749/CO[3]
                         net (fo=1, routed)           0.000    23.503    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    23.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    23.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    23.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.083 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.946    25.029    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.310    25.339 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991/O
                         net (fo=1, routed)           0.000    25.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754/CO[3]
                         net (fo=1, routed)           0.000    25.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.117 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    26.117    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    26.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.459 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[2]
                         net (fo=23, routed)          0.792    27.251    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.313    27.564 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168/O
                         net (fo=1, routed)           0.000    27.564    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    28.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.214 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.214    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.677 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.662    29.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.310    29.649 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172/O
                         net (fo=1, routed)           0.000    29.649    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    30.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725/CO[3]
                         net (fo=1, routed)           0.000    30.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.427 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    30.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.769 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_93/CO[2]
                         net (fo=23, routed)          0.864    31.633    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[46]
    SLICE_X34Y67         LUT5 (Prop_lut5_I3_O)        0.313    31.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    31.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_38[1]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.479 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730/CO[3]
                         net (fo=1, routed)           0.000    32.479    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.596 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    32.596    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.713 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236/CO[3]
                         net (fo=1, routed)           0.000    32.713    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.942 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_94/CO[2]
                         net (fo=23, routed)          0.866    33.808    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[45]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.310    34.118 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_974/O
                         net (fo=1, routed)           0.000    34.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_41[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735/CO[3]
                         net (fo=1, routed)           0.000    34.668    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    34.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    34.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_95/CO[2]
                         net (fo=23, routed)          0.985    36.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X31Y60         LUT5 (Prop_lut5_I0_O)        0.313    36.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261/O
                         net (fo=1, routed)           0.000    36.421    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    37.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    37.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.817    38.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[43]
    SLICE_X27Y60         LUT5 (Prop_lut5_I3_O)        0.313    38.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1154/O
                         net (fo=1, routed)           0.000    38.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_45[1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941/CO[3]
                         net (fo=1, routed)           0.000    39.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.336 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    39.336    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451/CO[3]
                         net (fo=1, routed)           0.000    39.450    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.678 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.680    40.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X28Y58         LUT5 (Prop_lut5_I0_O)        0.313    40.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269/O
                         net (fo=1, routed)           0.000    40.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    41.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946/CO[3]
                         net (fo=1, routed)           0.000    41.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    41.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    41.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.790 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.809    42.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.313    42.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257/O
                         net (fo=1, routed)           0.000    42.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125/CO[3]
                         net (fo=1, routed)           0.000    43.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951/CO[3]
                         net (fo=1, routed)           0.000    43.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    43.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    43.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_219/CO[2]
                         net (fo=23, routed)          0.866    44.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.313    45.212 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133/O
                         net (fo=1, routed)           0.000    45.212    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    45.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    45.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886/CO[3]
                         net (fo=1, routed)           0.000    45.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    46.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    46.325 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[2]
                         net (fo=23, routed)          0.721    47.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X29Y63         LUT5 (Prop_lut5_I0_O)        0.310    47.355 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000    47.355    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.905 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    47.905    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.019 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.019    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.133 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    48.133    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.247 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.247    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.475 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[2]
                         net (fo=23, routed)          0.677    49.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X28Y63         LUT5 (Prop_lut5_I0_O)        0.313    49.465 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    49.465    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901/CO[3]
                         net (fo=1, routed)           0.000    50.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.129 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667/CO[3]
                         net (fo=1, routed)           0.000    50.129    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    50.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    50.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_407/CO[2]
                         net (fo=23, routed)          0.672    51.257    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.313    51.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116/O
                         net (fo=1, routed)           0.000    51.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.103 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896/CO[3]
                         net (fo=1, routed)           0.000    52.103    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    52.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    52.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_189/CO[2]
                         net (fo=23, routed)          0.891    53.574    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.310    53.884 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112/O
                         net (fo=1, routed)           0.000    53.884    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    54.534    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.768 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    54.768    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.997 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_80/CO[2]
                         net (fo=23, routed)          0.873    55.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.310    56.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    56.179    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.712 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    56.712    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.829 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682/CO[3]
                         net (fo=1, routed)           0.000    56.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    56.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.063 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    57.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_82/CO[2]
                         net (fo=23, routed)          0.860    58.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[34]
    SLICE_X33Y57         LUT5 (Prop_lut5_I3_O)        0.310    58.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_929/O
                         net (fo=1, routed)           0.000    58.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_63[1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687/CO[3]
                         net (fo=1, routed)           0.000    59.012    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.126 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    59.126    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.240 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202/CO[3]
                         net (fo=1, routed)           0.000    59.240    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.468 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.801    60.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.313    60.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    60.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931/CO[3]
                         net (fo=1, routed)           0.000    61.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206/CO[3]
                         net (fo=1, routed)           0.000    61.466    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.695 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.699    62.394    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.310    62.704 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239/O
                         net (fo=1, routed)           0.000    62.704    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.237 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    63.237    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    63.354    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629/CO[3]
                         net (fo=1, routed)           0.000    63.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.588 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385/CO[3]
                         net (fo=1, routed)           0.000    63.588    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.817 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.785    64.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.310    64.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243/O
                         net (fo=1, routed)           0.000    64.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    65.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    65.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    65.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393/CO[3]
                         net (fo=1, routed)           0.000    65.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.923    66.955    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.313    67.268 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247/O
                         net (fo=1, routed)           0.000    67.268    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.801 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    67.801    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.918 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    67.918    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.035 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    68.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.152 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    68.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.483    68.864    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.310    69.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251/O
                         net (fo=1, routed)           0.000    69.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.724 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    69.724    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881/CO[3]
                         net (fo=1, routed)           0.000    69.838    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    69.952    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    70.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.294 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_179/CO[2]
                         net (fo=23, routed)          0.653    70.947    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.313    71.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88/O
                         net (fo=1, routed)           0.000    71.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.910    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.027    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.144    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.373 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.628    73.000    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.310    73.310 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84/O
                         net (fo=1, routed)           0.000    73.310    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63/CO[3]
                         net (fo=1, routed)           0.000    73.860    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.974    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.088    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.430 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=23, routed)          0.839    75.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.313    75.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80/O
                         net (fo=1, routed)           0.000    75.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.360    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.474 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.702 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.850    77.552    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.313    77.865 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76/O
                         net (fo=1, routed)           0.000    77.865    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    78.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    78.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.749    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[2]
                         net (fo=24, routed)          0.809    79.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.310    80.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149/O
                         net (fo=1, routed)           0.000    80.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    80.647    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.761 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.761    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    80.875    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.989 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_11/CO[2]
                         net (fo=24, routed)          0.852    82.069    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.313    82.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135/O
                         net (fo=1, routed)           0.000    82.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000    82.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.046 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    83.046    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.160 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.160    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.502 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_11/CO[2]
                         net (fo=24, routed)          0.694    84.196    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.313    84.509 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126/O
                         net (fo=1, routed)           0.000    84.509    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.059 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.059    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    85.173    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    85.287    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.401 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.401    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.806    86.435    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.313    86.748 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118/O
                         net (fo=1, routed)           0.000    86.748    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.281 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.281    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    87.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.465    88.327    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.310    88.637 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113/O
                         net (fo=1, routed)           0.000    88.637    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    89.187    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.301 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    89.301    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.415 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.415    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.757 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_7/CO[2]
                         net (fo=24, routed)          0.833    90.590    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X44Y56         LUT2 (Prop_lut2_I1_O)        0.313    90.903 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109/O
                         net (fo=1, routed)           0.000    90.903    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.453 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    91.453    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.567    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.681    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.795    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.023 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_3/CO[2]
                         net (fo=26, routed)          0.787    92.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.313    93.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186/O
                         net (fo=1, routed)           0.000    93.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.673 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000    93.673    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766/CO[3]
                         net (fo=1, routed)           0.000    93.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    93.901    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    94.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_131/CO[2]
                         net (fo=24, routed)          0.737    94.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.313    95.293 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190/O
                         net (fo=1, routed)           0.000    95.293    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.826 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000    95.826    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.943 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000    96.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000    96.177    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.406 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_132/CO[2]
                         net (fo=24, routed)          0.675    97.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    97.391 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194/O
                         net (fo=1, routed)           0.000    97.391    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.941 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    97.941    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.055 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    98.055    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.169 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533/CO[3]
                         net (fo=1, routed)           0.000    98.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.283 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    98.283    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.511 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_133/CO[2]
                         net (fo=24, routed)          0.869    99.380    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.313    99.693 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215/O
                         net (fo=1, routed)           0.000    99.693    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000   100.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823/CO[3]
                         net (fo=1, routed)           0.000   100.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575/CO[3]
                         net (fo=1, routed)           0.000   100.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000   100.585    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.813 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_293/CO[2]
                         net (fo=24, routed)          0.499   101.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.313   101.624 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211/O
                         net (fo=1, routed)           0.000   101.624    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000   102.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818/CO[3]
                         net (fo=1, routed)           0.000   102.288    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570/CO[3]
                         net (fo=1, routed)           0.000   102.402    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330/CO[3]
                         net (fo=1, routed)           0.000   102.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.744 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_154/CO[2]
                         net (fo=24, routed)          0.449   103.194    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.313   103.507 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207/O
                         net (fo=1, routed)           0.000   103.507    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.057 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000   104.057    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.171 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000   104.171    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.285 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569/CO[3]
                         net (fo=1, routed)           0.000   104.285    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329/CO[3]
                         net (fo=1, routed)           0.000   104.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.627 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_150/CO[2]
                         net (fo=24, routed)          0.527   105.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313   105.467 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223/O
                         net (fo=1, routed)           0.000   105.467    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.017 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057/CO[3]
                         net (fo=1, routed)           0.000   106.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.131 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.131    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.245 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000   106.245    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.359 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336/CO[3]
                         net (fo=1, routed)           0.000   106.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.587 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_162/CO[2]
                         net (fo=24, routed)          0.697   107.284    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313   107.597 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219/O
                         net (fo=1, routed)           0.000   107.597    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000   108.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.261 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000   108.261    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.375 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000   108.375    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.489 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335/CO[3]
                         net (fo=1, routed)           0.000   108.489    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_152/CO[2]
                         net (fo=24, routed)          0.882   109.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.313   109.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227/O
                         net (fo=1, routed)           0.000   109.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   110.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000   110.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.679 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000   110.679    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.796 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349/CO[3]
                         net (fo=1, routed)           0.000   110.796    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   111.025 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_156/CO[2]
                         net (fo=24, routed)          0.752   111.777    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.310   112.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235/O
                         net (fo=1, routed)           0.000   112.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076/CO[3]
                         net (fo=1, routed)           0.000   112.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853/CO[3]
                         net (fo=1, routed)           0.000   112.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611/CO[3]
                         net (fo=1, routed)           0.000   112.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000   112.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_161/CO[2]
                         net (fo=24, routed)          0.691   113.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.310   114.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231/O
                         net (fo=1, routed)           0.000   114.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.752 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   114.752    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.866 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852/CO[3]
                         net (fo=1, routed)           0.000   114.866    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000   114.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.094 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361/CO[3]
                         net (fo=1, routed)           0.000   115.094    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.322 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_159/CO[2]
                         net (fo=24, routed)          0.628   115.949    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.313   116.262 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198/O
                         net (fo=1, routed)           0.000   116.262    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.812 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000   116.812    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.926 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847/CO[3]
                         net (fo=1, routed)           0.000   116.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000   117.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367/CO[3]
                         net (fo=1, routed)           0.000   117.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_334/CO[2]
                         net (fo=24, routed)          0.796   118.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.313   118.491 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031/O
                         net (fo=1, routed)           0.000   118.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.041 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802/CO[3]
                         net (fo=1, routed)           0.000   119.041    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797/CO[3]
                         net (fo=1, routed)           0.000   119.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000   119.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366/CO[3]
                         net (fo=1, routed)           0.000   119.383    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.611 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_160/CO[2]
                         net (fo=24, routed)          0.838   120.449    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313   120.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022/O
                         net (fo=1, routed)           0.000   120.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.295 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792/CO[3]
                         net (fo=1, routed)           0.000   121.295    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   121.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   121.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.646 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353/CO[3]
                         net (fo=1, routed)           0.000   121.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_348/CO[2]
                         net (fo=24, routed)          0.707   122.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X47Y64         LUT2 (Prop_lut2_I1_O)        0.310   122.892 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018/O
                         net (fo=1, routed)           0.000   122.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787/CO[3]
                         net (fo=1, routed)           0.000   123.442    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.556 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   123.556    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000   123.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.784 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   123.784    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.822   124.834    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.313   125.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014/O
                         net (fo=1, routed)           0.000   125.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782/CO[3]
                         net (fo=1, routed)           0.000   125.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   125.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.039 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.039    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.267 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=26, routed)          0.695   126.962    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.313   127.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010/O
                         net (fo=1, routed)           0.000   127.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.825 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   127.825    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.939 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538/CO[3]
                         net (fo=1, routed)           0.000   127.939    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.053 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306/CO[3]
                         net (fo=1, routed)           0.000   128.053    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.167 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139/CO[3]
                         net (fo=1, routed)           0.000   128.167    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.395 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_58/CO[2]
                         net (fo=25, routed)          1.096   129.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.313   129.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035/O
                         net (fo=1, routed)           0.000   129.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   130.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807/CO[3]
                         net (fo=1, routed)           0.000   130.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559/CO[3]
                         net (fo=1, routed)           0.000   130.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.571 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   130.571    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.688 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   130.688    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   130.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_59/CO[2]
                         net (fo=24, routed)          0.806   131.723    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I3_O)        0.310   132.033 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1202/O
                         net (fo=1, routed)           0.000   132.033    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_130[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.583 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000   132.583    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812/CO[3]
                         net (fo=1, routed)           0.000   132.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564/CO[3]
                         net (fo=1, routed)           0.000   132.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326/CO[3]
                         net (fo=1, routed)           0.000   132.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.082 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_149/CO[1]
                         net (fo=3, routed)           0.526   133.608    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in_0[0]
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.329   133.937 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134/O
                         net (fo=1, routed)           0.473   134.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584   134.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_57/O[2]
                         net (fo=4, routed)           0.492   135.486    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X49Y61         LUT4 (Prop_lut4_I3_O)        0.302   135.788 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173/O
                         net (fo=2, routed)           0.532   136.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   136.900 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.900    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000   137.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000   137.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   137.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   137.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.470   138.065    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6_n_5
    SLICE_X46Y68         LUT6 (Prop_lut6_I1_O)        0.302   138.367 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][9]_i_5/O
                         net (fo=1, routed)           0.642   139.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X52Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   139.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000   139.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.631 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22/CO[3]
                         net (fo=1, routed)           0.000   139.631    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.859 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85/CO[3]
                         net (fo=1, routed)           0.000   139.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.973 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.973    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8/CO[3]
                         net (fo=1, routed)           0.000   140.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   140.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.569   140.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_110
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.303   141.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_27/O
                         net (fo=1, routed)           0.793   142.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_17
    SLICE_X53Y72         LUT5 (Prop_lut5_I1_O)        0.124   142.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_6/O
                         net (fo=37, routed)          0.218   142.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_108
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124   142.551 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_13/O
                         net (fo=14, routed)          0.646   143.197    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_10
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124   143.321 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6/O
                         net (fo=1, routed)           0.330   143.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   144.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   144.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   144.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   144.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   144.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_4/O[1]
                         net (fo=2, routed)           0.826   145.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_81
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.306   145.818 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_62/O
                         net (fo=1, routed)           0.424   146.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_21
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124   146.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16/O
                         net (fo=2, routed)           0.163   146.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124   146.653 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2/O
                         net (fo=16, routed)          0.383   147.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2_n_0
    SLICE_X53Y80         LUT4 (Prop_lut4_I0_O)        0.124   147.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.352   147.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_0
    SLICE_X52Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.456    12.635    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X52Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]/C
                         clock pessimism              0.129    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X52Y81         FDSE (Setup_fdse_C_S)       -0.429    12.181    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                        -147.512    
  -------------------------------------------------------------------
                         slack                               -135.332    

Slack (VIOLATED) :        -135.332ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.580ns  (logic 89.771ns (62.091%)  route 54.809ns (37.909%))
  Logic Levels:           352  (CARRY4=284 DSP48E1=1 LUT1=1 LUT2=26 LUT3=2 LUT4=3 LUT5=30 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.638     2.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/Q
                         net (fo=45, routed)          1.036     4.424    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/A[15]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      3.841     8.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[10]
                         net (fo=3, routed)           1.149     9.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[2]
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.538 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3/O
                         net (fo=3, routed)           0.692    10.230    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3/O
                         net (fo=2, routed)           0.717    11.071    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.456 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.684    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[1]
                         net (fo=9, routed)           0.748    12.766    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/O[1]
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    13.496 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_511/O[1]
                         net (fo=1, routed)           0.547    14.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_118[1]
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    14.725 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281/CO[3]
                         net (fo=1, routed)           0.000    14.725    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.048 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_120/O[1]
                         net (fo=31, routed)          0.995    16.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_70[1]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.306    16.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270/O
                         net (fo=1, routed)           0.000    16.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.899 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.212 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_115/O[3]
                         net (fo=58, routed)          1.063    18.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_12[3]
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.306    18.581 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_102/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_110[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.982 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.982    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.253 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_32/CO[0]
                         net (fo=848, routed)         1.263    20.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.373    20.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_982/O
                         net (fo=1, routed)           0.000    20.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/S[1]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.422 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    21.422    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.539 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    21.539    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[1]
                         net (fo=23, routed)          0.708    22.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    22.970 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    22.970    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749/CO[3]
                         net (fo=1, routed)           0.000    23.503    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    23.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    23.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    23.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.083 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.946    25.029    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.310    25.339 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991/O
                         net (fo=1, routed)           0.000    25.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754/CO[3]
                         net (fo=1, routed)           0.000    25.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.117 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    26.117    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    26.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.459 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[2]
                         net (fo=23, routed)          0.792    27.251    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.313    27.564 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168/O
                         net (fo=1, routed)           0.000    27.564    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    28.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.214 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.214    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.677 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.662    29.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.310    29.649 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172/O
                         net (fo=1, routed)           0.000    29.649    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    30.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725/CO[3]
                         net (fo=1, routed)           0.000    30.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.427 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    30.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.769 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_93/CO[2]
                         net (fo=23, routed)          0.864    31.633    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[46]
    SLICE_X34Y67         LUT5 (Prop_lut5_I3_O)        0.313    31.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    31.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_38[1]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.479 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730/CO[3]
                         net (fo=1, routed)           0.000    32.479    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.596 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    32.596    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.713 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236/CO[3]
                         net (fo=1, routed)           0.000    32.713    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.942 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_94/CO[2]
                         net (fo=23, routed)          0.866    33.808    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[45]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.310    34.118 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_974/O
                         net (fo=1, routed)           0.000    34.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_41[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735/CO[3]
                         net (fo=1, routed)           0.000    34.668    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    34.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    34.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_95/CO[2]
                         net (fo=23, routed)          0.985    36.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X31Y60         LUT5 (Prop_lut5_I0_O)        0.313    36.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261/O
                         net (fo=1, routed)           0.000    36.421    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    37.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    37.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.817    38.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[43]
    SLICE_X27Y60         LUT5 (Prop_lut5_I3_O)        0.313    38.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1154/O
                         net (fo=1, routed)           0.000    38.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_45[1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941/CO[3]
                         net (fo=1, routed)           0.000    39.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.336 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    39.336    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451/CO[3]
                         net (fo=1, routed)           0.000    39.450    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.678 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.680    40.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X28Y58         LUT5 (Prop_lut5_I0_O)        0.313    40.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269/O
                         net (fo=1, routed)           0.000    40.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    41.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946/CO[3]
                         net (fo=1, routed)           0.000    41.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    41.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    41.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.790 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.809    42.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.313    42.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257/O
                         net (fo=1, routed)           0.000    42.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125/CO[3]
                         net (fo=1, routed)           0.000    43.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951/CO[3]
                         net (fo=1, routed)           0.000    43.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    43.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    43.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_219/CO[2]
                         net (fo=23, routed)          0.866    44.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.313    45.212 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133/O
                         net (fo=1, routed)           0.000    45.212    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    45.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    45.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886/CO[3]
                         net (fo=1, routed)           0.000    45.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    46.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    46.325 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[2]
                         net (fo=23, routed)          0.721    47.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X29Y63         LUT5 (Prop_lut5_I0_O)        0.310    47.355 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000    47.355    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.905 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    47.905    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.019 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.019    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.133 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    48.133    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.247 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.247    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.475 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[2]
                         net (fo=23, routed)          0.677    49.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X28Y63         LUT5 (Prop_lut5_I0_O)        0.313    49.465 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    49.465    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901/CO[3]
                         net (fo=1, routed)           0.000    50.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.129 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667/CO[3]
                         net (fo=1, routed)           0.000    50.129    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    50.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    50.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_407/CO[2]
                         net (fo=23, routed)          0.672    51.257    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.313    51.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116/O
                         net (fo=1, routed)           0.000    51.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.103 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896/CO[3]
                         net (fo=1, routed)           0.000    52.103    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    52.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    52.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_189/CO[2]
                         net (fo=23, routed)          0.891    53.574    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.310    53.884 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112/O
                         net (fo=1, routed)           0.000    53.884    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    54.534    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.768 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    54.768    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.997 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_80/CO[2]
                         net (fo=23, routed)          0.873    55.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.310    56.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    56.179    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.712 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    56.712    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.829 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682/CO[3]
                         net (fo=1, routed)           0.000    56.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    56.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.063 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    57.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_82/CO[2]
                         net (fo=23, routed)          0.860    58.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[34]
    SLICE_X33Y57         LUT5 (Prop_lut5_I3_O)        0.310    58.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_929/O
                         net (fo=1, routed)           0.000    58.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_63[1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687/CO[3]
                         net (fo=1, routed)           0.000    59.012    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.126 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    59.126    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.240 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202/CO[3]
                         net (fo=1, routed)           0.000    59.240    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.468 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.801    60.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.313    60.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    60.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931/CO[3]
                         net (fo=1, routed)           0.000    61.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206/CO[3]
                         net (fo=1, routed)           0.000    61.466    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.695 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.699    62.394    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.310    62.704 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239/O
                         net (fo=1, routed)           0.000    62.704    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.237 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    63.237    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    63.354    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629/CO[3]
                         net (fo=1, routed)           0.000    63.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.588 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385/CO[3]
                         net (fo=1, routed)           0.000    63.588    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.817 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.785    64.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.310    64.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243/O
                         net (fo=1, routed)           0.000    64.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    65.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    65.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    65.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393/CO[3]
                         net (fo=1, routed)           0.000    65.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.923    66.955    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.313    67.268 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247/O
                         net (fo=1, routed)           0.000    67.268    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.801 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    67.801    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.918 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    67.918    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.035 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    68.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.152 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    68.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.483    68.864    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.310    69.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251/O
                         net (fo=1, routed)           0.000    69.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.724 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    69.724    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881/CO[3]
                         net (fo=1, routed)           0.000    69.838    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    69.952    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    70.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.294 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_179/CO[2]
                         net (fo=23, routed)          0.653    70.947    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.313    71.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88/O
                         net (fo=1, routed)           0.000    71.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.910    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.027    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.144    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.373 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.628    73.000    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.310    73.310 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84/O
                         net (fo=1, routed)           0.000    73.310    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63/CO[3]
                         net (fo=1, routed)           0.000    73.860    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.974    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.088    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.430 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=23, routed)          0.839    75.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.313    75.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80/O
                         net (fo=1, routed)           0.000    75.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.360    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.474 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.702 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.850    77.552    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.313    77.865 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76/O
                         net (fo=1, routed)           0.000    77.865    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    78.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    78.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.749    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[2]
                         net (fo=24, routed)          0.809    79.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.310    80.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149/O
                         net (fo=1, routed)           0.000    80.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    80.647    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.761 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.761    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    80.875    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.989 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_11/CO[2]
                         net (fo=24, routed)          0.852    82.069    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.313    82.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135/O
                         net (fo=1, routed)           0.000    82.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000    82.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.046 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    83.046    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.160 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.160    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.502 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_11/CO[2]
                         net (fo=24, routed)          0.694    84.196    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.313    84.509 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126/O
                         net (fo=1, routed)           0.000    84.509    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.059 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.059    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    85.173    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    85.287    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.401 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.401    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.806    86.435    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.313    86.748 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118/O
                         net (fo=1, routed)           0.000    86.748    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.281 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.281    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    87.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.465    88.327    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.310    88.637 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113/O
                         net (fo=1, routed)           0.000    88.637    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    89.187    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.301 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    89.301    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.415 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.415    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.757 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_7/CO[2]
                         net (fo=24, routed)          0.833    90.590    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X44Y56         LUT2 (Prop_lut2_I1_O)        0.313    90.903 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109/O
                         net (fo=1, routed)           0.000    90.903    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.453 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    91.453    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.567    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.681    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.795    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.023 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_3/CO[2]
                         net (fo=26, routed)          0.787    92.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.313    93.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186/O
                         net (fo=1, routed)           0.000    93.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.673 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000    93.673    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766/CO[3]
                         net (fo=1, routed)           0.000    93.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    93.901    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    94.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_131/CO[2]
                         net (fo=24, routed)          0.737    94.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.313    95.293 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190/O
                         net (fo=1, routed)           0.000    95.293    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.826 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000    95.826    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.943 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000    96.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000    96.177    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.406 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_132/CO[2]
                         net (fo=24, routed)          0.675    97.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    97.391 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194/O
                         net (fo=1, routed)           0.000    97.391    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.941 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    97.941    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.055 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    98.055    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.169 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533/CO[3]
                         net (fo=1, routed)           0.000    98.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.283 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    98.283    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.511 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_133/CO[2]
                         net (fo=24, routed)          0.869    99.380    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.313    99.693 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215/O
                         net (fo=1, routed)           0.000    99.693    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000   100.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823/CO[3]
                         net (fo=1, routed)           0.000   100.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575/CO[3]
                         net (fo=1, routed)           0.000   100.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000   100.585    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.813 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_293/CO[2]
                         net (fo=24, routed)          0.499   101.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.313   101.624 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211/O
                         net (fo=1, routed)           0.000   101.624    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000   102.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818/CO[3]
                         net (fo=1, routed)           0.000   102.288    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570/CO[3]
                         net (fo=1, routed)           0.000   102.402    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330/CO[3]
                         net (fo=1, routed)           0.000   102.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.744 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_154/CO[2]
                         net (fo=24, routed)          0.449   103.194    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.313   103.507 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207/O
                         net (fo=1, routed)           0.000   103.507    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.057 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000   104.057    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.171 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000   104.171    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.285 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569/CO[3]
                         net (fo=1, routed)           0.000   104.285    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329/CO[3]
                         net (fo=1, routed)           0.000   104.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.627 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_150/CO[2]
                         net (fo=24, routed)          0.527   105.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313   105.467 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223/O
                         net (fo=1, routed)           0.000   105.467    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.017 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057/CO[3]
                         net (fo=1, routed)           0.000   106.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.131 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.131    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.245 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000   106.245    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.359 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336/CO[3]
                         net (fo=1, routed)           0.000   106.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.587 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_162/CO[2]
                         net (fo=24, routed)          0.697   107.284    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313   107.597 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219/O
                         net (fo=1, routed)           0.000   107.597    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000   108.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.261 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000   108.261    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.375 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000   108.375    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.489 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335/CO[3]
                         net (fo=1, routed)           0.000   108.489    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_152/CO[2]
                         net (fo=24, routed)          0.882   109.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.313   109.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227/O
                         net (fo=1, routed)           0.000   109.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   110.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000   110.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.679 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000   110.679    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.796 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349/CO[3]
                         net (fo=1, routed)           0.000   110.796    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   111.025 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_156/CO[2]
                         net (fo=24, routed)          0.752   111.777    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.310   112.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235/O
                         net (fo=1, routed)           0.000   112.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076/CO[3]
                         net (fo=1, routed)           0.000   112.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853/CO[3]
                         net (fo=1, routed)           0.000   112.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611/CO[3]
                         net (fo=1, routed)           0.000   112.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000   112.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_161/CO[2]
                         net (fo=24, routed)          0.691   113.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.310   114.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231/O
                         net (fo=1, routed)           0.000   114.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.752 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   114.752    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.866 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852/CO[3]
                         net (fo=1, routed)           0.000   114.866    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000   114.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.094 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361/CO[3]
                         net (fo=1, routed)           0.000   115.094    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.322 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_159/CO[2]
                         net (fo=24, routed)          0.628   115.949    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.313   116.262 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198/O
                         net (fo=1, routed)           0.000   116.262    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.812 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000   116.812    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.926 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847/CO[3]
                         net (fo=1, routed)           0.000   116.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000   117.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367/CO[3]
                         net (fo=1, routed)           0.000   117.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_334/CO[2]
                         net (fo=24, routed)          0.796   118.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.313   118.491 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031/O
                         net (fo=1, routed)           0.000   118.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.041 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802/CO[3]
                         net (fo=1, routed)           0.000   119.041    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797/CO[3]
                         net (fo=1, routed)           0.000   119.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000   119.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366/CO[3]
                         net (fo=1, routed)           0.000   119.383    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.611 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_160/CO[2]
                         net (fo=24, routed)          0.838   120.449    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313   120.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022/O
                         net (fo=1, routed)           0.000   120.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.295 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792/CO[3]
                         net (fo=1, routed)           0.000   121.295    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   121.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   121.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.646 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353/CO[3]
                         net (fo=1, routed)           0.000   121.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_348/CO[2]
                         net (fo=24, routed)          0.707   122.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X47Y64         LUT2 (Prop_lut2_I1_O)        0.310   122.892 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018/O
                         net (fo=1, routed)           0.000   122.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787/CO[3]
                         net (fo=1, routed)           0.000   123.442    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.556 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   123.556    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000   123.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.784 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   123.784    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.822   124.834    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.313   125.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014/O
                         net (fo=1, routed)           0.000   125.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782/CO[3]
                         net (fo=1, routed)           0.000   125.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   125.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.039 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.039    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.267 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=26, routed)          0.695   126.962    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.313   127.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010/O
                         net (fo=1, routed)           0.000   127.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.825 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   127.825    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.939 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538/CO[3]
                         net (fo=1, routed)           0.000   127.939    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.053 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306/CO[3]
                         net (fo=1, routed)           0.000   128.053    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.167 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139/CO[3]
                         net (fo=1, routed)           0.000   128.167    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.395 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_58/CO[2]
                         net (fo=25, routed)          1.096   129.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.313   129.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035/O
                         net (fo=1, routed)           0.000   129.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   130.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807/CO[3]
                         net (fo=1, routed)           0.000   130.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559/CO[3]
                         net (fo=1, routed)           0.000   130.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.571 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   130.571    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.688 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   130.688    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   130.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_59/CO[2]
                         net (fo=24, routed)          0.806   131.723    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I3_O)        0.310   132.033 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1202/O
                         net (fo=1, routed)           0.000   132.033    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_130[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.583 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000   132.583    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812/CO[3]
                         net (fo=1, routed)           0.000   132.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564/CO[3]
                         net (fo=1, routed)           0.000   132.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326/CO[3]
                         net (fo=1, routed)           0.000   132.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.082 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_149/CO[1]
                         net (fo=3, routed)           0.526   133.608    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in_0[0]
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.329   133.937 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134/O
                         net (fo=1, routed)           0.473   134.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584   134.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_57/O[2]
                         net (fo=4, routed)           0.492   135.486    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X49Y61         LUT4 (Prop_lut4_I3_O)        0.302   135.788 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173/O
                         net (fo=2, routed)           0.532   136.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   136.900 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.900    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000   137.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000   137.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   137.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   137.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.470   138.065    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6_n_5
    SLICE_X46Y68         LUT6 (Prop_lut6_I1_O)        0.302   138.367 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][9]_i_5/O
                         net (fo=1, routed)           0.642   139.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X52Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   139.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000   139.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.631 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22/CO[3]
                         net (fo=1, routed)           0.000   139.631    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.859 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85/CO[3]
                         net (fo=1, routed)           0.000   139.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.973 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.973    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8/CO[3]
                         net (fo=1, routed)           0.000   140.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   140.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.569   140.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_110
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.303   141.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_27/O
                         net (fo=1, routed)           0.793   142.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_17
    SLICE_X53Y72         LUT5 (Prop_lut5_I1_O)        0.124   142.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_6/O
                         net (fo=37, routed)          0.218   142.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_108
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124   142.551 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_13/O
                         net (fo=14, routed)          0.646   143.197    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_10
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124   143.321 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6/O
                         net (fo=1, routed)           0.330   143.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   144.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   144.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   144.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   144.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   144.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_4/O[1]
                         net (fo=2, routed)           0.826   145.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_81
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.306   145.818 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_62/O
                         net (fo=1, routed)           0.424   146.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_21
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124   146.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16/O
                         net (fo=2, routed)           0.163   146.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124   146.653 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2/O
                         net (fo=16, routed)          0.383   147.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2_n_0
    SLICE_X53Y80         LUT4 (Prop_lut4_I0_O)        0.124   147.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.352   147.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_0
    SLICE_X52Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.456    12.635    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X52Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]/C
                         clock pessimism              0.129    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X52Y81         FDSE (Setup_fdse_C_S)       -0.429    12.181    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                        -147.512    
  -------------------------------------------------------------------
                         slack                               -135.332    

Slack (VIOLATED) :        -135.327ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.576ns  (logic 89.771ns (62.093%)  route 54.805ns (37.907%))
  Logic Levels:           352  (CARRY4=284 DSP48E1=1 LUT1=1 LUT2=26 LUT3=2 LUT4=3 LUT5=30 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.638     2.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/Q
                         net (fo=45, routed)          1.036     4.424    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/A[15]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      3.841     8.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[10]
                         net (fo=3, routed)           1.149     9.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[2]
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.538 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3/O
                         net (fo=3, routed)           0.692    10.230    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3/O
                         net (fo=2, routed)           0.717    11.071    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.456 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.684    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[1]
                         net (fo=9, routed)           0.748    12.766    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/O[1]
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    13.496 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_511/O[1]
                         net (fo=1, routed)           0.547    14.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_118[1]
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    14.725 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281/CO[3]
                         net (fo=1, routed)           0.000    14.725    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.048 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_120/O[1]
                         net (fo=31, routed)          0.995    16.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_70[1]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.306    16.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270/O
                         net (fo=1, routed)           0.000    16.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.899 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.212 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_115/O[3]
                         net (fo=58, routed)          1.063    18.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_12[3]
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.306    18.581 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_102/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_110[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.982 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.982    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.253 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_32/CO[0]
                         net (fo=848, routed)         1.263    20.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.373    20.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_982/O
                         net (fo=1, routed)           0.000    20.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/S[1]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.422 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    21.422    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.539 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    21.539    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[1]
                         net (fo=23, routed)          0.708    22.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    22.970 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    22.970    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749/CO[3]
                         net (fo=1, routed)           0.000    23.503    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    23.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    23.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    23.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.083 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.946    25.029    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.310    25.339 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991/O
                         net (fo=1, routed)           0.000    25.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754/CO[3]
                         net (fo=1, routed)           0.000    25.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.117 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    26.117    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    26.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.459 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[2]
                         net (fo=23, routed)          0.792    27.251    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.313    27.564 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168/O
                         net (fo=1, routed)           0.000    27.564    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    28.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.214 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.214    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.677 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.662    29.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.310    29.649 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172/O
                         net (fo=1, routed)           0.000    29.649    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    30.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725/CO[3]
                         net (fo=1, routed)           0.000    30.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.427 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    30.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.769 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_93/CO[2]
                         net (fo=23, routed)          0.864    31.633    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[46]
    SLICE_X34Y67         LUT5 (Prop_lut5_I3_O)        0.313    31.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    31.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_38[1]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.479 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730/CO[3]
                         net (fo=1, routed)           0.000    32.479    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.596 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    32.596    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.713 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236/CO[3]
                         net (fo=1, routed)           0.000    32.713    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.942 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_94/CO[2]
                         net (fo=23, routed)          0.866    33.808    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[45]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.310    34.118 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_974/O
                         net (fo=1, routed)           0.000    34.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_41[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735/CO[3]
                         net (fo=1, routed)           0.000    34.668    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    34.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    34.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_95/CO[2]
                         net (fo=23, routed)          0.985    36.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X31Y60         LUT5 (Prop_lut5_I0_O)        0.313    36.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261/O
                         net (fo=1, routed)           0.000    36.421    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    37.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    37.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.817    38.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[43]
    SLICE_X27Y60         LUT5 (Prop_lut5_I3_O)        0.313    38.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1154/O
                         net (fo=1, routed)           0.000    38.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_45[1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941/CO[3]
                         net (fo=1, routed)           0.000    39.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.336 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    39.336    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451/CO[3]
                         net (fo=1, routed)           0.000    39.450    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.678 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.680    40.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X28Y58         LUT5 (Prop_lut5_I0_O)        0.313    40.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269/O
                         net (fo=1, routed)           0.000    40.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    41.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946/CO[3]
                         net (fo=1, routed)           0.000    41.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    41.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    41.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.790 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.809    42.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.313    42.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257/O
                         net (fo=1, routed)           0.000    42.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125/CO[3]
                         net (fo=1, routed)           0.000    43.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951/CO[3]
                         net (fo=1, routed)           0.000    43.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    43.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    43.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_219/CO[2]
                         net (fo=23, routed)          0.866    44.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.313    45.212 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133/O
                         net (fo=1, routed)           0.000    45.212    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    45.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    45.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886/CO[3]
                         net (fo=1, routed)           0.000    45.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    46.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    46.325 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[2]
                         net (fo=23, routed)          0.721    47.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X29Y63         LUT5 (Prop_lut5_I0_O)        0.310    47.355 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000    47.355    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.905 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    47.905    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.019 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.019    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.133 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    48.133    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.247 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.247    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.475 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[2]
                         net (fo=23, routed)          0.677    49.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X28Y63         LUT5 (Prop_lut5_I0_O)        0.313    49.465 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    49.465    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901/CO[3]
                         net (fo=1, routed)           0.000    50.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.129 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667/CO[3]
                         net (fo=1, routed)           0.000    50.129    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    50.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    50.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_407/CO[2]
                         net (fo=23, routed)          0.672    51.257    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.313    51.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116/O
                         net (fo=1, routed)           0.000    51.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.103 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896/CO[3]
                         net (fo=1, routed)           0.000    52.103    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    52.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    52.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_189/CO[2]
                         net (fo=23, routed)          0.891    53.574    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.310    53.884 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112/O
                         net (fo=1, routed)           0.000    53.884    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    54.534    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.768 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    54.768    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.997 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_80/CO[2]
                         net (fo=23, routed)          0.873    55.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.310    56.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    56.179    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.712 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    56.712    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.829 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682/CO[3]
                         net (fo=1, routed)           0.000    56.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    56.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.063 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    57.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_82/CO[2]
                         net (fo=23, routed)          0.860    58.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[34]
    SLICE_X33Y57         LUT5 (Prop_lut5_I3_O)        0.310    58.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_929/O
                         net (fo=1, routed)           0.000    58.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_63[1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687/CO[3]
                         net (fo=1, routed)           0.000    59.012    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.126 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    59.126    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.240 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202/CO[3]
                         net (fo=1, routed)           0.000    59.240    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.468 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.801    60.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.313    60.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    60.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931/CO[3]
                         net (fo=1, routed)           0.000    61.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206/CO[3]
                         net (fo=1, routed)           0.000    61.466    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.695 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.699    62.394    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.310    62.704 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239/O
                         net (fo=1, routed)           0.000    62.704    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.237 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    63.237    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    63.354    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629/CO[3]
                         net (fo=1, routed)           0.000    63.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.588 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385/CO[3]
                         net (fo=1, routed)           0.000    63.588    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.817 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.785    64.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.310    64.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243/O
                         net (fo=1, routed)           0.000    64.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    65.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    65.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    65.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393/CO[3]
                         net (fo=1, routed)           0.000    65.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.923    66.955    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.313    67.268 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247/O
                         net (fo=1, routed)           0.000    67.268    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.801 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    67.801    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.918 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    67.918    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.035 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    68.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.152 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    68.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.483    68.864    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.310    69.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251/O
                         net (fo=1, routed)           0.000    69.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.724 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    69.724    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881/CO[3]
                         net (fo=1, routed)           0.000    69.838    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    69.952    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    70.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.294 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_179/CO[2]
                         net (fo=23, routed)          0.653    70.947    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.313    71.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88/O
                         net (fo=1, routed)           0.000    71.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.910    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.027    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.144    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.373 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.628    73.000    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.310    73.310 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84/O
                         net (fo=1, routed)           0.000    73.310    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63/CO[3]
                         net (fo=1, routed)           0.000    73.860    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.974    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.088    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.430 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=23, routed)          0.839    75.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.313    75.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80/O
                         net (fo=1, routed)           0.000    75.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.360    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.474 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.702 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.850    77.552    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.313    77.865 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76/O
                         net (fo=1, routed)           0.000    77.865    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    78.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    78.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.749    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[2]
                         net (fo=24, routed)          0.809    79.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.310    80.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149/O
                         net (fo=1, routed)           0.000    80.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    80.647    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.761 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.761    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    80.875    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.989 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_11/CO[2]
                         net (fo=24, routed)          0.852    82.069    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.313    82.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135/O
                         net (fo=1, routed)           0.000    82.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000    82.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.046 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    83.046    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.160 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.160    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.502 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_11/CO[2]
                         net (fo=24, routed)          0.694    84.196    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.313    84.509 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126/O
                         net (fo=1, routed)           0.000    84.509    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.059 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.059    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    85.173    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    85.287    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.401 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.401    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.806    86.435    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.313    86.748 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118/O
                         net (fo=1, routed)           0.000    86.748    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.281 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.281    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    87.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.465    88.327    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.310    88.637 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113/O
                         net (fo=1, routed)           0.000    88.637    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    89.187    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.301 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    89.301    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.415 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.415    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.757 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_7/CO[2]
                         net (fo=24, routed)          0.833    90.590    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X44Y56         LUT2 (Prop_lut2_I1_O)        0.313    90.903 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109/O
                         net (fo=1, routed)           0.000    90.903    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.453 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    91.453    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.567    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.681    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.795    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.023 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_3/CO[2]
                         net (fo=26, routed)          0.787    92.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.313    93.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186/O
                         net (fo=1, routed)           0.000    93.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.673 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000    93.673    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766/CO[3]
                         net (fo=1, routed)           0.000    93.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    93.901    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    94.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_131/CO[2]
                         net (fo=24, routed)          0.737    94.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.313    95.293 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190/O
                         net (fo=1, routed)           0.000    95.293    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.826 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000    95.826    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.943 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000    96.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000    96.177    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.406 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_132/CO[2]
                         net (fo=24, routed)          0.675    97.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    97.391 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194/O
                         net (fo=1, routed)           0.000    97.391    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.941 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    97.941    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.055 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    98.055    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.169 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533/CO[3]
                         net (fo=1, routed)           0.000    98.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.283 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    98.283    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.511 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_133/CO[2]
                         net (fo=24, routed)          0.869    99.380    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.313    99.693 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215/O
                         net (fo=1, routed)           0.000    99.693    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000   100.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823/CO[3]
                         net (fo=1, routed)           0.000   100.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575/CO[3]
                         net (fo=1, routed)           0.000   100.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000   100.585    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.813 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_293/CO[2]
                         net (fo=24, routed)          0.499   101.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.313   101.624 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211/O
                         net (fo=1, routed)           0.000   101.624    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000   102.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818/CO[3]
                         net (fo=1, routed)           0.000   102.288    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570/CO[3]
                         net (fo=1, routed)           0.000   102.402    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330/CO[3]
                         net (fo=1, routed)           0.000   102.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.744 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_154/CO[2]
                         net (fo=24, routed)          0.449   103.194    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.313   103.507 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207/O
                         net (fo=1, routed)           0.000   103.507    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.057 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000   104.057    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.171 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000   104.171    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.285 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569/CO[3]
                         net (fo=1, routed)           0.000   104.285    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329/CO[3]
                         net (fo=1, routed)           0.000   104.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.627 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_150/CO[2]
                         net (fo=24, routed)          0.527   105.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313   105.467 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223/O
                         net (fo=1, routed)           0.000   105.467    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.017 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057/CO[3]
                         net (fo=1, routed)           0.000   106.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.131 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.131    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.245 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000   106.245    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.359 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336/CO[3]
                         net (fo=1, routed)           0.000   106.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.587 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_162/CO[2]
                         net (fo=24, routed)          0.697   107.284    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313   107.597 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219/O
                         net (fo=1, routed)           0.000   107.597    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000   108.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.261 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000   108.261    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.375 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000   108.375    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.489 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335/CO[3]
                         net (fo=1, routed)           0.000   108.489    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_152/CO[2]
                         net (fo=24, routed)          0.882   109.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.313   109.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227/O
                         net (fo=1, routed)           0.000   109.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   110.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000   110.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.679 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000   110.679    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.796 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349/CO[3]
                         net (fo=1, routed)           0.000   110.796    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   111.025 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_156/CO[2]
                         net (fo=24, routed)          0.752   111.777    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.310   112.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235/O
                         net (fo=1, routed)           0.000   112.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076/CO[3]
                         net (fo=1, routed)           0.000   112.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853/CO[3]
                         net (fo=1, routed)           0.000   112.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611/CO[3]
                         net (fo=1, routed)           0.000   112.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000   112.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_161/CO[2]
                         net (fo=24, routed)          0.691   113.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.310   114.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231/O
                         net (fo=1, routed)           0.000   114.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.752 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   114.752    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.866 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852/CO[3]
                         net (fo=1, routed)           0.000   114.866    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000   114.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.094 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361/CO[3]
                         net (fo=1, routed)           0.000   115.094    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.322 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_159/CO[2]
                         net (fo=24, routed)          0.628   115.949    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.313   116.262 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198/O
                         net (fo=1, routed)           0.000   116.262    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.812 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000   116.812    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.926 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847/CO[3]
                         net (fo=1, routed)           0.000   116.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000   117.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367/CO[3]
                         net (fo=1, routed)           0.000   117.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_334/CO[2]
                         net (fo=24, routed)          0.796   118.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.313   118.491 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031/O
                         net (fo=1, routed)           0.000   118.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.041 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802/CO[3]
                         net (fo=1, routed)           0.000   119.041    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797/CO[3]
                         net (fo=1, routed)           0.000   119.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000   119.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366/CO[3]
                         net (fo=1, routed)           0.000   119.383    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.611 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_160/CO[2]
                         net (fo=24, routed)          0.838   120.449    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313   120.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022/O
                         net (fo=1, routed)           0.000   120.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.295 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792/CO[3]
                         net (fo=1, routed)           0.000   121.295    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   121.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   121.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.646 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353/CO[3]
                         net (fo=1, routed)           0.000   121.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_348/CO[2]
                         net (fo=24, routed)          0.707   122.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X47Y64         LUT2 (Prop_lut2_I1_O)        0.310   122.892 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018/O
                         net (fo=1, routed)           0.000   122.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787/CO[3]
                         net (fo=1, routed)           0.000   123.442    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.556 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   123.556    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000   123.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.784 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   123.784    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.822   124.834    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.313   125.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014/O
                         net (fo=1, routed)           0.000   125.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782/CO[3]
                         net (fo=1, routed)           0.000   125.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   125.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.039 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.039    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.267 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=26, routed)          0.695   126.962    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.313   127.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010/O
                         net (fo=1, routed)           0.000   127.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.825 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   127.825    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.939 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538/CO[3]
                         net (fo=1, routed)           0.000   127.939    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.053 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306/CO[3]
                         net (fo=1, routed)           0.000   128.053    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.167 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139/CO[3]
                         net (fo=1, routed)           0.000   128.167    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.395 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_58/CO[2]
                         net (fo=25, routed)          1.096   129.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.313   129.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035/O
                         net (fo=1, routed)           0.000   129.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   130.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807/CO[3]
                         net (fo=1, routed)           0.000   130.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559/CO[3]
                         net (fo=1, routed)           0.000   130.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.571 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   130.571    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.688 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   130.688    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   130.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_59/CO[2]
                         net (fo=24, routed)          0.806   131.723    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I3_O)        0.310   132.033 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1202/O
                         net (fo=1, routed)           0.000   132.033    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_130[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.583 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000   132.583    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812/CO[3]
                         net (fo=1, routed)           0.000   132.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564/CO[3]
                         net (fo=1, routed)           0.000   132.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326/CO[3]
                         net (fo=1, routed)           0.000   132.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.082 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_149/CO[1]
                         net (fo=3, routed)           0.526   133.608    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in_0[0]
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.329   133.937 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134/O
                         net (fo=1, routed)           0.473   134.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584   134.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_57/O[2]
                         net (fo=4, routed)           0.492   135.486    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X49Y61         LUT4 (Prop_lut4_I3_O)        0.302   135.788 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173/O
                         net (fo=2, routed)           0.532   136.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   136.900 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.900    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000   137.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000   137.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   137.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   137.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.470   138.065    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6_n_5
    SLICE_X46Y68         LUT6 (Prop_lut6_I1_O)        0.302   138.367 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][9]_i_5/O
                         net (fo=1, routed)           0.642   139.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X52Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   139.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000   139.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.631 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22/CO[3]
                         net (fo=1, routed)           0.000   139.631    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.859 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85/CO[3]
                         net (fo=1, routed)           0.000   139.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.973 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.973    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8/CO[3]
                         net (fo=1, routed)           0.000   140.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   140.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.569   140.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_110
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.303   141.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_27/O
                         net (fo=1, routed)           0.793   142.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_17
    SLICE_X53Y72         LUT5 (Prop_lut5_I1_O)        0.124   142.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_6/O
                         net (fo=37, routed)          0.218   142.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_108
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124   142.551 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_13/O
                         net (fo=14, routed)          0.646   143.197    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_10
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124   143.321 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6/O
                         net (fo=1, routed)           0.330   143.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   144.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   144.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   144.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   144.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   144.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_4/O[1]
                         net (fo=2, routed)           0.826   145.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_81
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.306   145.818 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_62/O
                         net (fo=1, routed)           0.424   146.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_21
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124   146.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16/O
                         net (fo=2, routed)           0.163   146.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124   146.653 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2/O
                         net (fo=16, routed)          0.383   147.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2_n_0
    SLICE_X53Y80         LUT4 (Prop_lut4_I0_O)        0.124   147.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.347   147.508    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_0
    SLICE_X53Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.456    12.635    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X53Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]/C
                         clock pessimism              0.129    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X53Y81         FDSE (Setup_fdse_C_S)       -0.429    12.181    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                        -147.508    
  -------------------------------------------------------------------
                         slack                               -135.327    

Slack (VIOLATED) :        -135.327ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.576ns  (logic 89.771ns (62.093%)  route 54.805ns (37.907%))
  Logic Levels:           352  (CARRY4=284 DSP48E1=1 LUT1=1 LUT2=26 LUT3=2 LUT4=3 LUT5=30 LUT6=5)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.638     2.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/Q
                         net (fo=45, routed)          1.036     4.424    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/A[15]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      3.841     8.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[10]
                         net (fo=3, routed)           1.149     9.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[2]
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.538 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3/O
                         net (fo=3, routed)           0.692    10.230    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3/O
                         net (fo=2, routed)           0.717    11.071    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.456 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.684    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[1]
                         net (fo=9, routed)           0.748    12.766    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/O[1]
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    13.496 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_511/O[1]
                         net (fo=1, routed)           0.547    14.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_118[1]
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    14.725 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281/CO[3]
                         net (fo=1, routed)           0.000    14.725    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.048 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_120/O[1]
                         net (fo=31, routed)          0.995    16.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_70[1]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.306    16.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270/O
                         net (fo=1, routed)           0.000    16.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.899 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.212 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_115/O[3]
                         net (fo=58, routed)          1.063    18.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_12[3]
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.306    18.581 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_102/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_110[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.982 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.982    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.253 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_32/CO[0]
                         net (fo=848, routed)         1.263    20.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.373    20.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_982/O
                         net (fo=1, routed)           0.000    20.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/S[1]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.422 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    21.422    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.539 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    21.539    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[1]
                         net (fo=23, routed)          0.708    22.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    22.970 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    22.970    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749/CO[3]
                         net (fo=1, routed)           0.000    23.503    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    23.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    23.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    23.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.083 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.946    25.029    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.310    25.339 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991/O
                         net (fo=1, routed)           0.000    25.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754/CO[3]
                         net (fo=1, routed)           0.000    25.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.117 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    26.117    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    26.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.459 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[2]
                         net (fo=23, routed)          0.792    27.251    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.313    27.564 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168/O
                         net (fo=1, routed)           0.000    27.564    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    28.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.214 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.214    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.677 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.662    29.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.310    29.649 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172/O
                         net (fo=1, routed)           0.000    29.649    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    30.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725/CO[3]
                         net (fo=1, routed)           0.000    30.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.427 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    30.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.769 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_93/CO[2]
                         net (fo=23, routed)          0.864    31.633    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[46]
    SLICE_X34Y67         LUT5 (Prop_lut5_I3_O)        0.313    31.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    31.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_38[1]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.479 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730/CO[3]
                         net (fo=1, routed)           0.000    32.479    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.596 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    32.596    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.713 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236/CO[3]
                         net (fo=1, routed)           0.000    32.713    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.942 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_94/CO[2]
                         net (fo=23, routed)          0.866    33.808    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[45]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.310    34.118 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_974/O
                         net (fo=1, routed)           0.000    34.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_41[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735/CO[3]
                         net (fo=1, routed)           0.000    34.668    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    34.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    34.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_95/CO[2]
                         net (fo=23, routed)          0.985    36.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X31Y60         LUT5 (Prop_lut5_I0_O)        0.313    36.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261/O
                         net (fo=1, routed)           0.000    36.421    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    37.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    37.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.817    38.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[43]
    SLICE_X27Y60         LUT5 (Prop_lut5_I3_O)        0.313    38.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1154/O
                         net (fo=1, routed)           0.000    38.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_45[1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941/CO[3]
                         net (fo=1, routed)           0.000    39.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.336 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    39.336    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451/CO[3]
                         net (fo=1, routed)           0.000    39.450    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.678 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.680    40.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X28Y58         LUT5 (Prop_lut5_I0_O)        0.313    40.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269/O
                         net (fo=1, routed)           0.000    40.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    41.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946/CO[3]
                         net (fo=1, routed)           0.000    41.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    41.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    41.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.790 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.809    42.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.313    42.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257/O
                         net (fo=1, routed)           0.000    42.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125/CO[3]
                         net (fo=1, routed)           0.000    43.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951/CO[3]
                         net (fo=1, routed)           0.000    43.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    43.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    43.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_219/CO[2]
                         net (fo=23, routed)          0.866    44.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.313    45.212 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133/O
                         net (fo=1, routed)           0.000    45.212    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    45.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    45.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886/CO[3]
                         net (fo=1, routed)           0.000    45.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    46.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    46.325 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[2]
                         net (fo=23, routed)          0.721    47.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X29Y63         LUT5 (Prop_lut5_I0_O)        0.310    47.355 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000    47.355    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.905 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    47.905    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.019 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.019    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.133 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    48.133    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.247 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.247    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.475 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[2]
                         net (fo=23, routed)          0.677    49.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X28Y63         LUT5 (Prop_lut5_I0_O)        0.313    49.465 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    49.465    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901/CO[3]
                         net (fo=1, routed)           0.000    50.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.129 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667/CO[3]
                         net (fo=1, routed)           0.000    50.129    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    50.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    50.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_407/CO[2]
                         net (fo=23, routed)          0.672    51.257    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.313    51.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116/O
                         net (fo=1, routed)           0.000    51.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.103 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896/CO[3]
                         net (fo=1, routed)           0.000    52.103    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    52.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    52.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_189/CO[2]
                         net (fo=23, routed)          0.891    53.574    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.310    53.884 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112/O
                         net (fo=1, routed)           0.000    53.884    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    54.534    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.768 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    54.768    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.997 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_80/CO[2]
                         net (fo=23, routed)          0.873    55.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.310    56.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    56.179    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.712 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    56.712    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.829 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682/CO[3]
                         net (fo=1, routed)           0.000    56.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    56.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.063 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    57.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_82/CO[2]
                         net (fo=23, routed)          0.860    58.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[34]
    SLICE_X33Y57         LUT5 (Prop_lut5_I3_O)        0.310    58.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_929/O
                         net (fo=1, routed)           0.000    58.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_63[1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687/CO[3]
                         net (fo=1, routed)           0.000    59.012    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.126 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    59.126    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.240 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202/CO[3]
                         net (fo=1, routed)           0.000    59.240    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.468 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.801    60.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.313    60.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    60.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931/CO[3]
                         net (fo=1, routed)           0.000    61.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206/CO[3]
                         net (fo=1, routed)           0.000    61.466    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.695 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.699    62.394    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.310    62.704 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239/O
                         net (fo=1, routed)           0.000    62.704    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.237 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    63.237    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    63.354    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629/CO[3]
                         net (fo=1, routed)           0.000    63.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.588 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385/CO[3]
                         net (fo=1, routed)           0.000    63.588    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.817 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.785    64.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.310    64.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243/O
                         net (fo=1, routed)           0.000    64.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    65.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    65.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    65.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393/CO[3]
                         net (fo=1, routed)           0.000    65.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.923    66.955    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.313    67.268 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247/O
                         net (fo=1, routed)           0.000    67.268    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.801 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    67.801    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.918 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    67.918    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.035 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    68.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.152 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    68.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.483    68.864    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.310    69.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251/O
                         net (fo=1, routed)           0.000    69.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.724 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    69.724    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881/CO[3]
                         net (fo=1, routed)           0.000    69.838    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    69.952    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    70.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.294 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_179/CO[2]
                         net (fo=23, routed)          0.653    70.947    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.313    71.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88/O
                         net (fo=1, routed)           0.000    71.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.910    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.027    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.144    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.373 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.628    73.000    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.310    73.310 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84/O
                         net (fo=1, routed)           0.000    73.310    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63/CO[3]
                         net (fo=1, routed)           0.000    73.860    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.974    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.088    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.430 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=23, routed)          0.839    75.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.313    75.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80/O
                         net (fo=1, routed)           0.000    75.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.360    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.474 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.702 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.850    77.552    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.313    77.865 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76/O
                         net (fo=1, routed)           0.000    77.865    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    78.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    78.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.749    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[2]
                         net (fo=24, routed)          0.809    79.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.310    80.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149/O
                         net (fo=1, routed)           0.000    80.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    80.647    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.761 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.761    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    80.875    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.989 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_11/CO[2]
                         net (fo=24, routed)          0.852    82.069    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.313    82.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135/O
                         net (fo=1, routed)           0.000    82.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000    82.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.046 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    83.046    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.160 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.160    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.502 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_11/CO[2]
                         net (fo=24, routed)          0.694    84.196    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.313    84.509 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126/O
                         net (fo=1, routed)           0.000    84.509    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.059 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.059    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    85.173    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    85.287    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.401 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.401    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.806    86.435    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.313    86.748 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118/O
                         net (fo=1, routed)           0.000    86.748    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.281 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.281    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    87.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.465    88.327    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.310    88.637 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113/O
                         net (fo=1, routed)           0.000    88.637    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    89.187    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.301 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    89.301    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.415 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.415    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.757 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_7/CO[2]
                         net (fo=24, routed)          0.833    90.590    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X44Y56         LUT2 (Prop_lut2_I1_O)        0.313    90.903 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109/O
                         net (fo=1, routed)           0.000    90.903    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.453 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    91.453    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.567    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.681    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.795    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.023 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_3/CO[2]
                         net (fo=26, routed)          0.787    92.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.313    93.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186/O
                         net (fo=1, routed)           0.000    93.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.673 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000    93.673    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766/CO[3]
                         net (fo=1, routed)           0.000    93.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    93.901    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    94.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_131/CO[2]
                         net (fo=24, routed)          0.737    94.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.313    95.293 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190/O
                         net (fo=1, routed)           0.000    95.293    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.826 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000    95.826    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.943 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000    96.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000    96.177    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.406 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_132/CO[2]
                         net (fo=24, routed)          0.675    97.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    97.391 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194/O
                         net (fo=1, routed)           0.000    97.391    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.941 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    97.941    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.055 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    98.055    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.169 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533/CO[3]
                         net (fo=1, routed)           0.000    98.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.283 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    98.283    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.511 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_133/CO[2]
                         net (fo=24, routed)          0.869    99.380    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.313    99.693 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215/O
                         net (fo=1, routed)           0.000    99.693    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000   100.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823/CO[3]
                         net (fo=1, routed)           0.000   100.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575/CO[3]
                         net (fo=1, routed)           0.000   100.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000   100.585    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.813 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_293/CO[2]
                         net (fo=24, routed)          0.499   101.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.313   101.624 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211/O
                         net (fo=1, routed)           0.000   101.624    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000   102.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818/CO[3]
                         net (fo=1, routed)           0.000   102.288    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570/CO[3]
                         net (fo=1, routed)           0.000   102.402    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330/CO[3]
                         net (fo=1, routed)           0.000   102.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.744 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_154/CO[2]
                         net (fo=24, routed)          0.449   103.194    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.313   103.507 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207/O
                         net (fo=1, routed)           0.000   103.507    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.057 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000   104.057    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.171 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000   104.171    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.285 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569/CO[3]
                         net (fo=1, routed)           0.000   104.285    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329/CO[3]
                         net (fo=1, routed)           0.000   104.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.627 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_150/CO[2]
                         net (fo=24, routed)          0.527   105.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313   105.467 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223/O
                         net (fo=1, routed)           0.000   105.467    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.017 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057/CO[3]
                         net (fo=1, routed)           0.000   106.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.131 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.131    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.245 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000   106.245    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.359 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336/CO[3]
                         net (fo=1, routed)           0.000   106.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.587 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_162/CO[2]
                         net (fo=24, routed)          0.697   107.284    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313   107.597 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219/O
                         net (fo=1, routed)           0.000   107.597    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000   108.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.261 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000   108.261    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.375 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000   108.375    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.489 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335/CO[3]
                         net (fo=1, routed)           0.000   108.489    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_152/CO[2]
                         net (fo=24, routed)          0.882   109.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.313   109.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227/O
                         net (fo=1, routed)           0.000   109.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   110.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000   110.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.679 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000   110.679    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.796 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349/CO[3]
                         net (fo=1, routed)           0.000   110.796    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   111.025 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_156/CO[2]
                         net (fo=24, routed)          0.752   111.777    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.310   112.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235/O
                         net (fo=1, routed)           0.000   112.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076/CO[3]
                         net (fo=1, routed)           0.000   112.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853/CO[3]
                         net (fo=1, routed)           0.000   112.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611/CO[3]
                         net (fo=1, routed)           0.000   112.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000   112.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_161/CO[2]
                         net (fo=24, routed)          0.691   113.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.310   114.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231/O
                         net (fo=1, routed)           0.000   114.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.752 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   114.752    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.866 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852/CO[3]
                         net (fo=1, routed)           0.000   114.866    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000   114.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.094 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361/CO[3]
                         net (fo=1, routed)           0.000   115.094    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.322 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_159/CO[2]
                         net (fo=24, routed)          0.628   115.949    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.313   116.262 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198/O
                         net (fo=1, routed)           0.000   116.262    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.812 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000   116.812    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.926 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847/CO[3]
                         net (fo=1, routed)           0.000   116.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000   117.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367/CO[3]
                         net (fo=1, routed)           0.000   117.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_334/CO[2]
                         net (fo=24, routed)          0.796   118.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.313   118.491 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031/O
                         net (fo=1, routed)           0.000   118.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.041 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802/CO[3]
                         net (fo=1, routed)           0.000   119.041    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797/CO[3]
                         net (fo=1, routed)           0.000   119.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000   119.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366/CO[3]
                         net (fo=1, routed)           0.000   119.383    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.611 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_160/CO[2]
                         net (fo=24, routed)          0.838   120.449    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313   120.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022/O
                         net (fo=1, routed)           0.000   120.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.295 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792/CO[3]
                         net (fo=1, routed)           0.000   121.295    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   121.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   121.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.646 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353/CO[3]
                         net (fo=1, routed)           0.000   121.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_348/CO[2]
                         net (fo=24, routed)          0.707   122.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X47Y64         LUT2 (Prop_lut2_I1_O)        0.310   122.892 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018/O
                         net (fo=1, routed)           0.000   122.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787/CO[3]
                         net (fo=1, routed)           0.000   123.442    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.556 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   123.556    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000   123.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.784 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   123.784    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.822   124.834    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.313   125.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014/O
                         net (fo=1, routed)           0.000   125.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782/CO[3]
                         net (fo=1, routed)           0.000   125.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   125.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.039 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.039    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.267 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=26, routed)          0.695   126.962    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.313   127.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010/O
                         net (fo=1, routed)           0.000   127.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.825 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   127.825    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.939 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538/CO[3]
                         net (fo=1, routed)           0.000   127.939    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.053 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306/CO[3]
                         net (fo=1, routed)           0.000   128.053    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.167 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139/CO[3]
                         net (fo=1, routed)           0.000   128.167    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.395 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_58/CO[2]
                         net (fo=25, routed)          1.096   129.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.313   129.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035/O
                         net (fo=1, routed)           0.000   129.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   130.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807/CO[3]
                         net (fo=1, routed)           0.000   130.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559/CO[3]
                         net (fo=1, routed)           0.000   130.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.571 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   130.571    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.688 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   130.688    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   130.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_59/CO[2]
                         net (fo=24, routed)          0.806   131.723    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I3_O)        0.310   132.033 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1202/O
                         net (fo=1, routed)           0.000   132.033    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_130[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.583 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000   132.583    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812/CO[3]
                         net (fo=1, routed)           0.000   132.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564/CO[3]
                         net (fo=1, routed)           0.000   132.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326/CO[3]
                         net (fo=1, routed)           0.000   132.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.082 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_149/CO[1]
                         net (fo=3, routed)           0.526   133.608    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in_0[0]
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.329   133.937 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134/O
                         net (fo=1, routed)           0.473   134.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584   134.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_57/O[2]
                         net (fo=4, routed)           0.492   135.486    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X49Y61         LUT4 (Prop_lut4_I3_O)        0.302   135.788 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173/O
                         net (fo=2, routed)           0.532   136.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   136.900 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.900    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000   137.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000   137.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   137.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   137.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.470   138.065    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6_n_5
    SLICE_X46Y68         LUT6 (Prop_lut6_I1_O)        0.302   138.367 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][9]_i_5/O
                         net (fo=1, routed)           0.642   139.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X52Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   139.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000   139.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.631 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22/CO[3]
                         net (fo=1, routed)           0.000   139.631    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.859 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85/CO[3]
                         net (fo=1, routed)           0.000   139.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.973 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.973    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8/CO[3]
                         net (fo=1, routed)           0.000   140.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   140.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.569   140.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_110
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.303   141.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_27/O
                         net (fo=1, routed)           0.793   142.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_17
    SLICE_X53Y72         LUT5 (Prop_lut5_I1_O)        0.124   142.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_6/O
                         net (fo=37, routed)          0.218   142.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_108
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124   142.551 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_13/O
                         net (fo=14, routed)          0.646   143.197    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_10
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124   143.321 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6/O
                         net (fo=1, routed)           0.330   143.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   144.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   144.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   144.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   144.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   144.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_4/O[1]
                         net (fo=2, routed)           0.826   145.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_81
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.306   145.818 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_62/O
                         net (fo=1, routed)           0.424   146.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_21
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124   146.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16/O
                         net (fo=2, routed)           0.163   146.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124   146.653 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2/O
                         net (fo=16, routed)          0.383   147.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_2_n_0
    SLICE_X53Y80         LUT4 (Prop_lut4_I0_O)        0.124   147.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.347   147.508    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_0
    SLICE_X53Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.456    12.635    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X53Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]/C
                         clock pessimism              0.129    12.764    
                         clock uncertainty           -0.154    12.610    
    SLICE_X53Y81         FDSE (Setup_fdse_C_S)       -0.429    12.181    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                        -147.508    
  -------------------------------------------------------------------
                         slack                               -135.327    

Slack (VIOLATED) :        -135.153ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.963ns  (logic 89.771ns (61.927%)  route 55.193ns (38.073%))
  Logic Levels:           352  (CARRY4=284 DSP48E1=1 LUT1=1 LUT2=26 LUT3=2 LUT4=2 LUT5=30 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.638     2.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[1][15]/Q
                         net (fo=45, routed)          1.036     4.424    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/A[15]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      3.841     8.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[10]
                         net (fo=3, routed)           1.149     9.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[2]
    SLICE_X33Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.538 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3/O
                         net (fo=3, routed)           0.692    10.230    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_8__3_n_0
    SLICE_X33Y64         LUT5 (Prop_lut5_I1_O)        0.124    10.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3/O
                         net (fo=2, routed)           0.717    11.071    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_i_1__3_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.456 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.456    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__0_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.684    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[1]
                         net (fo=9, routed)           0.748    12.766    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/O[1]
    SLICE_X30Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    13.496 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_511/O[1]
                         net (fo=1, routed)           0.547    14.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_118[1]
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.682    14.725 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281/CO[3]
                         net (fo=1, routed)           0.000    14.725    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_281_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.048 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_120/O[1]
                         net (fo=31, routed)          0.995    16.043    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_70[1]
    SLICE_X33Y61         LUT5 (Prop_lut5_I1_O)        0.306    16.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270/O
                         net (fo=1, routed)           0.000    16.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_270_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.899 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_118_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.212 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_115/O[3]
                         net (fo=58, routed)          1.063    18.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_12[3]
    SLICE_X35Y66         LUT2 (Prop_lut2_I0_O)        0.306    18.581 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_102/O
                         net (fo=1, routed)           0.000    18.581    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_110[3]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.982 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.982    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_60_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.253 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_i_32/CO[0]
                         net (fo=848, routed)         1.263    20.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][0]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.373    20.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_982/O
                         net (fo=1, routed)           0.000    20.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/S[1]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.422 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740/CO[3]
                         net (fo=1, routed)           0.000    21.422    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_740_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.539 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483/CO[3]
                         net (fo=1, routed)           0.000    21.539    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_483_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244/CO[3]
                         net (fo=1, routed)           0.000    21.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_244_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    21.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_103_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[1]
                         net (fo=23, routed)          0.708    22.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    22.970 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987/O
                         net (fo=1, routed)           0.000    22.970    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_987_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749/CO[3]
                         net (fo=1, routed)           0.000    23.503    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_749_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    23.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_492_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    23.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    23.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.083 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.946    25.029    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X39Y66         LUT5 (Prop_lut5_I0_O)        0.310    25.339 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991/O
                         net (fo=1, routed)           0.000    25.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_991_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754/CO[3]
                         net (fo=1, routed)           0.000    25.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_754_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    26.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.117 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258/CO[3]
                         net (fo=1, routed)           0.000    26.117    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_258_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111/CO[3]
                         net (fo=1, routed)           0.000    26.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_111_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.459 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[2]
                         net (fo=23, routed)          0.792    27.251    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.313    27.564 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168/O
                         net (fo=1, routed)           0.000    27.564    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1168_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956/CO[3]
                         net (fo=1, routed)           0.000    28.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_956_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.214 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720/CO[3]
                         net (fo=1, routed)           0.000    28.214    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_720_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463/CO[3]
                         net (fo=1, routed)           0.000    28.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_463_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_224_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.677 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.662    29.339    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X37Y67         LUT5 (Prop_lut5_I0_O)        0.310    29.649 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172/O
                         net (fo=1, routed)           0.000    29.649    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1172_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961/CO[3]
                         net (fo=1, routed)           0.000    30.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_961_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725/CO[3]
                         net (fo=1, routed)           0.000    30.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_725_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.427 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468/CO[3]
                         net (fo=1, routed)           0.000    30.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_468_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232/CO[3]
                         net (fo=1, routed)           0.000    30.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_232_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.769 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_93/CO[2]
                         net (fo=23, routed)          0.864    31.633    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[46]
    SLICE_X34Y67         LUT5 (Prop_lut5_I3_O)        0.313    31.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_969/O
                         net (fo=1, routed)           0.000    31.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_38[1]
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.479 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730/CO[3]
                         net (fo=1, routed)           0.000    32.479    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_730_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.596 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473/CO[3]
                         net (fo=1, routed)           0.000    32.596    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_473_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.713 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236/CO[3]
                         net (fo=1, routed)           0.000    32.713    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_236_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.942 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_94/CO[2]
                         net (fo=23, routed)          0.866    33.808    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[45]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.310    34.118 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_974/O
                         net (fo=1, routed)           0.000    34.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_41[1]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.668 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735/CO[3]
                         net (fo=1, routed)           0.000    34.668    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_735_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478/CO[3]
                         net (fo=1, routed)           0.000    34.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_478_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240/CO[3]
                         net (fo=1, routed)           0.000    34.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_240_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_95/CO[2]
                         net (fo=23, routed)          0.985    36.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X31Y60         LUT5 (Prop_lut5_I0_O)        0.313    36.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261/O
                         net (fo=1, routed)           0.000    36.421    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1261_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    36.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1146_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.085 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936/CO[3]
                         net (fo=1, routed)           0.000    37.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_936_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.199 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    37.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_700_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.313 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    37.313    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_443_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.817    38.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[43]
    SLICE_X27Y60         LUT5 (Prop_lut5_I3_O)        0.313    38.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1154/O
                         net (fo=1, routed)           0.000    38.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_45[1]
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941/CO[3]
                         net (fo=1, routed)           0.000    39.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_941_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.336 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    39.336    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451/CO[3]
                         net (fo=1, routed)           0.000    39.450    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_451_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.678 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.680    40.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X28Y58         LUT5 (Prop_lut5_I0_O)        0.313    40.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269/O
                         net (fo=1, routed)           0.000    40.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1269_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    41.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1156_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946/CO[3]
                         net (fo=1, routed)           0.000    41.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_946_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    41.448    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_710_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    41.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.790 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.809    42.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X29Y58         LUT5 (Prop_lut5_I0_O)        0.313    42.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257/O
                         net (fo=1, routed)           0.000    42.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1257_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125/CO[3]
                         net (fo=1, routed)           0.000    43.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1125_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951/CO[3]
                         net (fo=1, routed)           0.000    43.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_951_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    43.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_715_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    43.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_219/CO[2]
                         net (fo=23, routed)          0.866    44.899    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.313    45.212 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133/O
                         net (fo=1, routed)           0.000    45.212    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1133_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    45.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_916_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    45.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_911_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886/CO[3]
                         net (fo=1, routed)           0.000    45.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_886_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650/CO[3]
                         net (fo=1, routed)           0.000    46.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_650_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    46.325 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[2]
                         net (fo=23, routed)          0.721    47.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X29Y63         LUT5 (Prop_lut5_I0_O)        0.310    47.355 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124/O
                         net (fo=1, routed)           0.000    47.355    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1124_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.905 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    47.905    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_906_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.019 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677/CO[3]
                         net (fo=1, routed)           0.000    48.019    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_677_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.133 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672/CO[3]
                         net (fo=1, routed)           0.000    48.133    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_672_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.247 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    48.247    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.475 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[2]
                         net (fo=23, routed)          0.677    49.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X28Y63         LUT5 (Prop_lut5_I0_O)        0.313    49.465 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    49.465    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901/CO[3]
                         net (fo=1, routed)           0.000    50.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_901_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.129 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667/CO[3]
                         net (fo=1, routed)           0.000    50.129    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_667_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    50.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    50.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_407/CO[2]
                         net (fo=23, routed)          0.672    51.257    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X30Y64         LUT5 (Prop_lut5_I0_O)        0.313    51.570 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116/O
                         net (fo=1, routed)           0.000    51.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1116_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.103 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896/CO[3]
                         net (fo=1, routed)           0.000    52.103    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_896_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.220 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_662_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409/CO[3]
                         net (fo=1, routed)           0.000    52.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_409_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[3]
                         net (fo=1, routed)           0.000    52.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_189/CO[2]
                         net (fo=23, routed)          0.891    53.574    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.310    53.884 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112/O
                         net (fo=1, routed)           0.000    53.884    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1112_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    54.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    54.534    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_661_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408/CO[3]
                         net (fo=1, routed)           0.000    54.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_408_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.768 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188/CO[3]
                         net (fo=1, routed)           0.000    54.768    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_188_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    54.997 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_80/CO[2]
                         net (fo=23, routed)          0.873    55.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.310    56.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    56.179    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.712 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    56.712    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_921_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.829 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682/CO[3]
                         net (fo=1, routed)           0.000    56.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_682_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    56.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_423_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.063 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    57.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_82/CO[2]
                         net (fo=23, routed)          0.860    58.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[34]
    SLICE_X33Y57         LUT5 (Prop_lut5_I3_O)        0.310    58.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_929/O
                         net (fo=1, routed)           0.000    58.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_63[1]
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687/CO[3]
                         net (fo=1, routed)           0.000    59.012    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_687_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.126 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428/CO[3]
                         net (fo=1, routed)           0.000    59.126    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_428_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.240 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202/CO[3]
                         net (fo=1, routed)           0.000    59.240    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_202_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.468 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_83/CO[2]
                         net (fo=23, routed)          0.801    60.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.313    60.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    60.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931/CO[3]
                         net (fo=1, routed)           0.000    61.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_931_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692/CO[3]
                         net (fo=1, routed)           0.000    61.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_692_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.349 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433/CO[3]
                         net (fo=1, routed)           0.000    61.349    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_433_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.466 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206/CO[3]
                         net (fo=1, routed)           0.000    61.466    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_206_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    61.695 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_84/CO[2]
                         net (fo=23, routed)          0.699    62.394    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.310    62.704 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239/O
                         net (fo=1, routed)           0.000    62.704    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1239_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.237 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    63.237    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1085_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.354 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    63.354    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629/CO[3]
                         net (fo=1, routed)           0.000    63.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_629_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.588 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385/CO[3]
                         net (fo=1, routed)           0.000    63.588    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_385_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    63.817 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_175/CO[2]
                         net (fo=23, routed)          0.785    64.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.310    64.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243/O
                         net (fo=1, routed)           0.000    64.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1243_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.462 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    65.462    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1090_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.576 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    65.576    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.690 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    65.690    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393/CO[3]
                         net (fo=1, routed)           0.000    65.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_393_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_177/CO[2]
                         net (fo=23, routed)          0.923    66.955    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.313    67.268 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247/O
                         net (fo=1, routed)           0.000    67.268    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1247_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.801 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    67.801    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1095_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.918 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    67.918    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.035 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    68.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.152 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397/CO[3]
                         net (fo=1, routed)           0.000    68.152    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_397_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_178/CO[2]
                         net (fo=23, routed)          0.483    68.864    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X37Y57         LUT5 (Prop_lut5_I0_O)        0.310    69.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251/O
                         net (fo=1, routed)           0.000    69.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1251_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.724 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    69.724    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1100_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.838 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881/CO[3]
                         net (fo=1, routed)           0.000    69.838    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_881_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.952 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    69.952    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    70.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_401_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.294 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_179/CO[2]
                         net (fo=23, routed)          0.653    70.947    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.313    71.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88/O
                         net (fo=1, routed)           0.000    71.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_88_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68/CO[3]
                         net (fo=1, routed)           0.000    71.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_68_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.910 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    71.910    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_48_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.027 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.027    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.144 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    72.144    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_24_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    72.373 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.628    73.000    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.310    73.310 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84/O
                         net (fo=1, routed)           0.000    73.310    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_84_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63/CO[3]
                         net (fo=1, routed)           0.000    73.860    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_63_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.974    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_48_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.088    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_34_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    74.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.430 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=23, routed)          0.839    75.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.313    75.582 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80/O
                         net (fo=1, routed)           0.000    75.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_80_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58/CO[3]
                         net (fo=1, routed)           0.000    76.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_58_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    76.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_43_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.360 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    76.360    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_32_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.474 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.702 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_10/CO[2]
                         net (fo=25, routed)          0.850    77.552    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.313    77.865 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76/O
                         net (fo=1, routed)           0.000    77.865    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_76_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    78.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_53_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_38_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    78.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_27_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.749    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_18_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    78.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[2]
                         net (fo=24, routed)          0.809    79.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.310    80.097 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149/O
                         net (fo=1, routed)           0.000    80.097    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_149_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    80.647    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_127_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.761 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.761    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_37_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    80.875    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_26_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.989 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_17_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    81.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_11/CO[2]
                         net (fo=24, routed)          0.852    82.069    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.313    82.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135/O
                         net (fo=1, routed)           0.000    82.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_135_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92/CO[3]
                         net (fo=1, routed)           0.000    82.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_92_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.046 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    83.046    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_87_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.160 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.160    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_20_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    83.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_16_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    83.502 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_11/CO[2]
                         net (fo=24, routed)          0.694    84.196    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.313    84.509 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126/O
                         net (fo=1, routed)           0.000    84.509    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_126_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.059 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.059    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_78_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.173 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    85.173    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_55_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.287 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000    85.287    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_50_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.401 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.401    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    85.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.806    86.435    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.313    86.748 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118/O
                         net (fo=1, routed)           0.000    86.748    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_118_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.281 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    87.281    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_72_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.398 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    87.398    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_44_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.515 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.515    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_27_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_23_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    87.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_4/CO[2]
                         net (fo=24, routed)          0.465    88.327    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.310    88.637 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113/O
                         net (fo=1, routed)           0.000    88.637    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_113_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    89.187    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_67_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.301 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    89.301    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_39_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.415 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.415    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_18_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000    89.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_8_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.757 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_7/CO[2]
                         net (fo=24, routed)          0.833    90.590    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X44Y56         LUT2 (Prop_lut2_I1_O)        0.313    90.903 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109/O
                         net (fo=1, routed)           0.000    90.903    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][0]_i_109_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.453 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    91.453    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_66_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.567 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.567    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_38_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.681 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    91.681    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_17_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.795 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.795    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_6_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.023 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][0]_i_3/CO[2]
                         net (fo=26, routed)          0.787    92.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X45Y54         LUT2 (Prop_lut2_I1_O)        0.313    93.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186/O
                         net (fo=1, routed)           0.000    93.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1186_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.673 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992/CO[3]
                         net (fo=1, routed)           0.000    93.673    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_992_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766/CO[3]
                         net (fo=1, routed)           0.000    93.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_766_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    93.901    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    94.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_294_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_131/CO[2]
                         net (fo=24, routed)          0.737    94.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X46Y53         LUT2 (Prop_lut2_I1_O)        0.313    95.293 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190/O
                         net (fo=1, routed)           0.000    95.293    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1190_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.826 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997/CO[3]
                         net (fo=1, routed)           0.000    95.826    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_997_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.943 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771/CO[3]
                         net (fo=1, routed)           0.000    95.943    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_771_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000    96.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000    96.177    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.406 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_132/CO[2]
                         net (fo=24, routed)          0.675    97.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    97.391 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194/O
                         net (fo=1, routed)           0.000    97.391    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1194_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.941 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    97.941    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1002_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.055 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    98.055    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_776_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.169 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533/CO[3]
                         net (fo=1, routed)           0.000    98.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_533_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.283 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    98.283    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_302_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.511 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_133/CO[2]
                         net (fo=24, routed)          0.869    99.380    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.313    99.693 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215/O
                         net (fo=1, routed)           0.000    99.693    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1215_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000   100.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1047_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.357 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823/CO[3]
                         net (fo=1, routed)           0.000   100.357    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_823_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.471 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575/CO[3]
                         net (fo=1, routed)           0.000   100.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_575_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.585 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344/CO[3]
                         net (fo=1, routed)           0.000   100.585    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_344_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.813 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_293/CO[2]
                         net (fo=24, routed)          0.499   101.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X48Y52         LUT2 (Prop_lut2_I1_O)        0.313   101.624 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211/O
                         net (fo=1, routed)           0.000   101.624    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1211_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.174 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000   102.174    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1042_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818/CO[3]
                         net (fo=1, routed)           0.000   102.288    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_818_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570/CO[3]
                         net (fo=1, routed)           0.000   102.402    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_570_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330/CO[3]
                         net (fo=1, routed)           0.000   102.516    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_330_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   102.744 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_154/CO[2]
                         net (fo=24, routed)          0.449   103.194    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.313   103.507 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207/O
                         net (fo=1, routed)           0.000   103.507    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1207_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.057 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041/CO[3]
                         net (fo=1, routed)           0.000   104.057    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1041_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.171 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000   104.171    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.285 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569/CO[3]
                         net (fo=1, routed)           0.000   104.285    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_569_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329/CO[3]
                         net (fo=1, routed)           0.000   104.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_329_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.627 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_150/CO[2]
                         net (fo=24, routed)          0.527   105.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313   105.467 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223/O
                         net (fo=1, routed)           0.000   105.467    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1223_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   106.017 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057/CO[3]
                         net (fo=1, routed)           0.000   106.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1057_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.131 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.131    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_833_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.245 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584/CO[3]
                         net (fo=1, routed)           0.000   106.245    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_584_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.359 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336/CO[3]
                         net (fo=1, routed)           0.000   106.359    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_336_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.587 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_162/CO[2]
                         net (fo=24, routed)          0.697   107.284    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313   107.597 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219/O
                         net (fo=1, routed)           0.000   107.597    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1219_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   108.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056/CO[3]
                         net (fo=1, routed)           0.000   108.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1056_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.261 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000   108.261    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.375 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583/CO[3]
                         net (fo=1, routed)           0.000   108.375    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_583_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.489 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335/CO[3]
                         net (fo=1, routed)           0.000   108.489    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_335_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_152/CO[2]
                         net (fo=24, routed)          0.882   109.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.313   109.912 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227/O
                         net (fo=1, routed)           0.000   109.912    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1227_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   110.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1066_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.562 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000   110.562    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.679 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000   110.679    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.796 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349/CO[3]
                         net (fo=1, routed)           0.000   110.796    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_349_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   111.025 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_156/CO[2]
                         net (fo=24, routed)          0.752   111.777    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.310   112.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235/O
                         net (fo=1, routed)           0.000   112.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1235_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.620 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076/CO[3]
                         net (fo=1, routed)           0.000   112.620    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1076_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.737 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853/CO[3]
                         net (fo=1, routed)           0.000   112.737    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_853_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.854 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611/CO[3]
                         net (fo=1, routed)           0.000   112.854    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_611_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.971 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000   112.971    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_161/CO[2]
                         net (fo=24, routed)          0.691   113.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.310   114.202 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231/O
                         net (fo=1, routed)           0.000   114.202    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1231_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.752 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   114.752    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1071_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.866 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852/CO[3]
                         net (fo=1, routed)           0.000   114.866    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_852_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000   114.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.094 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361/CO[3]
                         net (fo=1, routed)           0.000   115.094    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_361_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.322 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_159/CO[2]
                         net (fo=24, routed)          0.628   115.949    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.313   116.262 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198/O
                         net (fo=1, routed)           0.000   116.262    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1198_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   116.812 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000   116.812    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1023_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.926 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847/CO[3]
                         net (fo=1, routed)           0.000   116.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_847_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000   117.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367/CO[3]
                         net (fo=1, routed)           0.000   117.154    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_367_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_334/CO[2]
                         net (fo=24, routed)          0.796   118.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X44Y63         LUT2 (Prop_lut2_I1_O)        0.313   118.491 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031/O
                         net (fo=1, routed)           0.000   118.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1031_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.041 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802/CO[3]
                         net (fo=1, routed)           0.000   119.041    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_802_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.155 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797/CO[3]
                         net (fo=1, routed)           0.000   119.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_797_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.269 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000   119.269    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.383 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366/CO[3]
                         net (fo=1, routed)           0.000   119.383    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_366_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.611 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_160/CO[2]
                         net (fo=24, routed)          0.838   120.449    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.313   120.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022/O
                         net (fo=1, routed)           0.000   120.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1022_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.295 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792/CO[3]
                         net (fo=1, routed)           0.000   121.295    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_792_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000   121.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.529 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   121.529    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.646 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353/CO[3]
                         net (fo=1, routed)           0.000   121.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_353_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.875 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_348/CO[2]
                         net (fo=24, routed)          0.707   122.582    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X47Y64         LUT2 (Prop_lut2_I1_O)        0.310   122.892 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018/O
                         net (fo=1, routed)           0.000   122.892    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1018_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787/CO[3]
                         net (fo=1, routed)           0.000   123.442    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_787_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.556 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   123.556    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000   123.670    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.784 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312/CO[3]
                         net (fo=1, routed)           0.000   123.784    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_312_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.012 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_157/CO[2]
                         net (fo=24, routed)          0.822   124.834    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.313   125.147 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014/O
                         net (fo=1, routed)           0.000   125.147    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1014_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782/CO[3]
                         net (fo=1, routed)           0.000   125.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_782_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   125.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_307_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.039 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.039    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   126.267 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_140/CO[2]
                         net (fo=26, routed)          0.695   126.962    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X53Y66         LUT2 (Prop_lut2_I1_O)        0.313   127.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010/O
                         net (fo=1, routed)           0.000   127.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1010_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.825 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000   127.825    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_781_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.939 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538/CO[3]
                         net (fo=1, routed)           0.000   127.939    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_538_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.053 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306/CO[3]
                         net (fo=1, routed)           0.000   128.053    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_306_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.167 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139/CO[3]
                         net (fo=1, routed)           0.000   128.167    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_139_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.395 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_58/CO[2]
                         net (fo=25, routed)          1.096   129.491    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X54Y63         LUT2 (Prop_lut2_I1_O)        0.313   129.804 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035/O
                         net (fo=1, routed)           0.000   129.804    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1035_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   130.337 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807/CO[3]
                         net (fo=1, routed)           0.000   130.337    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_807_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559/CO[3]
                         net (fo=1, routed)           0.000   130.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_559_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.571 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   130.571    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_321_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.688 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   130.688    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_145_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   130.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_59/CO[2]
                         net (fo=24, routed)          0.806   131.723    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg00_in[0]
    SLICE_X53Y61         LUT5 (Prop_lut5_I3_O)        0.310   132.033 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1202/O
                         net (fo=1, routed)           0.000   132.033    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_130[0]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   132.583 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036/CO[3]
                         net (fo=1, routed)           0.000   132.583    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1036_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.697 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812/CO[3]
                         net (fo=1, routed)           0.000   132.697    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_812_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564/CO[3]
                         net (fo=1, routed)           0.000   132.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_564_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   132.925 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326/CO[3]
                         net (fo=1, routed)           0.000   132.925    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_326_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.082 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_149/CO[1]
                         net (fo=3, routed)           0.526   133.608    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in_0[0]
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.329   133.937 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134/O
                         net (fo=1, routed)           0.473   134.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_134_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584   134.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_57/O[2]
                         net (fo=4, routed)           0.492   135.486    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X49Y61         LUT4 (Prop_lut4_I3_O)        0.302   135.788 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173/O
                         net (fo=2, routed)           0.532   136.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_173_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   136.900 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288/CO[3]
                         net (fo=1, routed)           0.000   136.900    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_288_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126/CO[3]
                         net (fo=1, routed)           0.000   137.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_126_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000   137.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_52_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000   137.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_14_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   137.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   137.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6/O[2]
                         net (fo=2, routed)           0.470   138.065    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_6_n_5
    SLICE_X46Y68         LUT6 (Prop_lut6_I1_O)        0.302   138.367 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][9]_i_5/O
                         net (fo=1, routed)           0.642   139.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/result__0[-1]
    SLICE_X52Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   139.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4/CO[3]
                         net (fo=1, routed)           0.000   139.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_4_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.631 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22/CO[3]
                         net (fo=1, routed)           0.000   139.631    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_22_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.745 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.745    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_5_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.859 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85/CO[3]
                         net (fo=1, routed)           0.000   139.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_85_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.973 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000   139.973    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_35_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   140.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8/CO[3]
                         net (fo=1, routed)           0.000   140.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_8_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   140.421 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_2/O[1]
                         net (fo=2, routed)           0.569   140.989    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_110
    SLICE_X53Y71         LUT4 (Prop_lut4_I0_O)        0.303   141.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_27/O
                         net (fo=1, routed)           0.793   142.085    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_17
    SLICE_X53Y72         LUT5 (Prop_lut5_I1_O)        0.124   142.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_6/O
                         net (fo=37, routed)          0.218   142.427    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_108
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124   142.551 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_13/O
                         net (fo=14, routed)          0.646   143.197    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_10
    SLICE_X51Y75         LUT5 (Prop_lut5_I2_O)        0.124   143.321 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6/O
                         net (fo=1, routed)           0.330   143.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_6_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   144.246 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   144.246    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   144.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4/CO[3]
                         net (fo=1, routed)           0.000   144.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_4_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   144.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_4/O[1]
                         net (fo=2, routed)           0.826   145.512    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_81
    SLICE_X50Y80         LUT6 (Prop_lut6_I0_O)        0.306   145.818 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[0][15]_i_62/O
                         net (fo=1, routed)           0.424   146.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_21
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.124   146.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16/O
                         net (fo=2, routed)           0.837   147.203    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_16_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124   147.327 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_3/O
                         net (fo=1, routed)           0.444   147.771    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_3_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124   147.895 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1/O
                         net (fo=1, routed)           0.000   147.895    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_out[0]_4[15]
    SLICE_X48Y75         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.460    12.639    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]/C
                         clock pessimism              0.229    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.029    12.743    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                        -147.895    
  -------------------------------------------------------------------
                         slack                               -135.153    

Slack (VIOLATED) :        -134.981ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.329ns  (logic 89.216ns (61.814%)  route 55.113ns (38.186%))
  Logic Levels:           349  (CARRY4=279 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=32 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.652     2.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y55         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/Q
                         net (fo=3, routed)           1.427     4.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/hid_vector_reg[3][15][3]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[3]_P[19])
                                                      3.841     8.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[19]
                         net (fo=3, routed)           1.236     9.906    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/to_s14[11]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.030 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4/O
                         net (fo=2, routed)           0.802    10.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.124    10.956 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4/O
                         net (fo=2, routed)           0.777    11.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.403 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2/O[2]
                         net (fo=9, routed)           0.714    13.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/O[2]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    13.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_538/O[1]
                         net (fo=1, routed)           0.607    14.253    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_121[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    14.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.255 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_139/O[1]
                         net (fo=30, routed)          0.827    16.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_15[1]
    SLICE_X33Y73         LUT5 (Prop_lut5_I1_O)        0.306    16.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283/O
                         net (fo=1, routed)           0.000    16.388    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.938 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.938    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.251 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_129/O[3]
                         net (fo=59, routed)          1.045    18.296    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_9[3]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.306    18.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_756/O
                         net (fo=1, routed)           0.000    18.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_115[3]
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_244/CO[0]
                         net (fo=848, routed)         1.020    20.294    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_7[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I1_O)        0.373    20.667 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1111/O
                         net (fo=1, routed)           0.000    20.667    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/S[1]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180/CO[3]
                         net (fo=1, routed)           0.000    21.559    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_74/CO[1]
                         net (fo=23, routed)          0.863    22.579    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[50]
    SLICE_X28Y69         LUT5 (Prop_lut5_I3_O)        0.329    22.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_904/O
                         net (fo=1, routed)           0.000    22.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_25[1]
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.458 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    23.458    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.572 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    23.572    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    23.686    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_76/CO[2]
                         net (fo=23, routed)          0.651    24.565    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[49]
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.313    24.878 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120/O
                         net (fo=1, routed)           0.000    24.878    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.411 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.411    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    25.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    25.645    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    25.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.991 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_77/CO[2]
                         net (fo=23, routed)          0.849    26.840    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[48]
    SLICE_X26Y69         LUT5 (Prop_lut5_I0_O)        0.310    27.150 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215/O
                         net (fo=1, routed)           0.000    27.150    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    27.683    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.800 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    27.917    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.034 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.034    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.263 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_172/CO[2]
                         net (fo=23, routed)          0.660    28.922    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[47]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.310    29.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219/O
                         net (fo=1, routed)           0.000    29.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    29.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877/CO[3]
                         net (fo=1, routed)           0.000    29.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637/CO[3]
                         net (fo=1, routed)           0.000    30.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.124    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_173/CO[2]
                         net (fo=23, routed)          0.709    31.061    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[46]
    SLICE_X28Y74         LUT5 (Prop_lut5_I0_O)        0.313    31.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223/O
                         net (fo=1, routed)           0.000    31.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.924 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.009    31.933    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.047 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882/CO[3]
                         net (fo=1, routed)           0.000    32.047    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_175/CO[2]
                         net (fo=23, routed)          0.666    33.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[45]
    SLICE_X30Y75         LUT5 (Prop_lut5_I0_O)        0.313    33.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227/O
                         net (fo=1, routed)           0.000    33.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    34.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887/CO[3]
                         net (fo=1, routed)           0.000    34.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647/CO[3]
                         net (fo=1, routed)           0.000    34.249    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388/CO[3]
                         net (fo=1, routed)           0.000    34.366    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_176/CO[2]
                         net (fo=23, routed)          0.815    35.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[44]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.310    35.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232/O
                         net (fo=1, routed)           0.000    35.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    36.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    36.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_196/CO[2]
                         net (fo=23, routed)          0.913    37.753    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[43]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236/O
                         net (fo=1, routed)           0.000    38.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.599 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    38.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    38.716    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.833 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676/CO[3]
                         net (fo=1, routed)           0.000    38.833    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.950 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419/CO[3]
                         net (fo=1, routed)           0.000    38.950    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_197/CO[2]
                         net (fo=23, routed)          0.672    39.851    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[42]
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.310    40.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240/O
                         net (fo=1, routed)           0.000    40.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.694 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    40.694    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    40.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681/CO[3]
                         net (fo=1, routed)           0.000    40.928    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.045 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427/CO[3]
                         net (fo=1, routed)           0.000    41.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_199/CO[2]
                         net (fo=23, routed)          0.682    41.956    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[41]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.310    42.266 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167/O
                         net (fo=1, routed)           0.000    42.266    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.816 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    42.816    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926/CO[3]
                         net (fo=1, routed)           0.000    42.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.044 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686/CO[3]
                         net (fo=1, routed)           0.000    43.044    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    43.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_200/CO[2]
                         net (fo=23, routed)          0.660    44.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[40]
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.313    44.358 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746/CO[3]
                         net (fo=1, routed)           0.000    44.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741/CO[3]
                         net (fo=1, routed)           0.000    45.022    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.136 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.136    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439/CO[3]
                         net (fo=1, routed)           0.000    45.250    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.478 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_202/CO[2]
                         net (fo=23, routed)          0.717    46.195    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[39]
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.313    46.508 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975/O
                         net (fo=1, routed)           0.000    46.508    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.058 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    47.058    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    47.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482/CO[3]
                         net (fo=1, routed)           0.000    47.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    47.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_203/CO[2]
                         net (fo=23, routed)          0.663    48.291    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[38]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.313    48.604 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967/O
                         net (fo=1, routed)           0.000    48.604    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.137 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    49.137    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    49.254    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    49.371    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.488    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_204/CO[2]
                         net (fo=23, routed)          0.709    50.426    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[37]
    SLICE_X28Y79         LUT5 (Prop_lut5_I0_O)        0.310    50.736 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962/O
                         net (fo=1, routed)           0.000    50.736    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    51.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471/CO[3]
                         net (fo=1, routed)           0.000    51.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    51.514    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    51.628    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_99/CO[2]
                         net (fo=23, routed)          0.947    52.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[36]
    SLICE_X29Y78         LUT5 (Prop_lut5_I3_O)        0.313    53.116 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_724/O
                         net (fo=1, routed)           0.000    53.116    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_58[1]
    SLICE_X29Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.666 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.666    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.780 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    53.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.894 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.894    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.122 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_38/CO[2]
                         net (fo=23, routed)          0.688    54.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[35]
    SLICE_X26Y81         LUT5 (Prop_lut5_I0_O)        0.313    55.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992/O
                         net (fo=1, routed)           0.000    55.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760/CO[3]
                         net (fo=1, routed)           0.000    55.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.890 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    55.890    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.007 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.007    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108_n_0
    SLICE_X26Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.236 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_40/CO[2]
                         net (fo=23, routed)          0.643    56.879    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[34]
    SLICE_X27Y82         LUT5 (Prop_lut5_I0_O)        0.310    57.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996/O
                         net (fo=1, routed)           0.000    57.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.739 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765/CO[3]
                         net (fo=1, routed)           0.000    57.739    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.853 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503/CO[3]
                         net (fo=1, routed)           0.000    57.853    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.967    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    58.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_42/CO[2]
                         net (fo=23, routed)          0.617    58.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[33]
    SLICE_X26Y86         LUT5 (Prop_lut5_I0_O)        0.313    59.239 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000/O
                         net (fo=1, routed)           0.000    59.239    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.772 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770/CO[3]
                         net (fo=1, routed)           0.000    59.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508/CO[3]
                         net (fo=1, routed)           0.000    59.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508_n_0
    SLICE_X26Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    60.006    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    60.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    60.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_43/CO[2]
                         net (fo=23, routed)          0.649    61.001    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[32]
    SLICE_X27Y87         LUT5 (Prop_lut5_I0_O)        0.310    61.311 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143/O
                         net (fo=1, routed)           0.000    61.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935/CO[3]
                         net (fo=1, routed)           0.000    61.861    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    62.089    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    62.203    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.431 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_89/CO[2]
                         net (fo=23, routed)          0.720    63.151    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[31]
    SLICE_X28Y86         LUT5 (Prop_lut5_I0_O)        0.313    63.464 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147/O
                         net (fo=1, routed)           0.000    63.464    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940/CO[3]
                         net (fo=1, routed)           0.000    64.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    64.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    64.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.584 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_90/CO[2]
                         net (fo=23, routed)          0.645    65.228    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[30]
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.313    65.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151/O
                         net (fo=1, routed)           0.000    65.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.091 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945/CO[3]
                         net (fo=1, routed)           0.000    66.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.205 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    66.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.319 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    66.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.433 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    66.433    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.661 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_92/CO[2]
                         net (fo=23, routed)          0.785    67.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[29]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.313    67.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155/O
                         net (fo=1, routed)           0.000    67.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    68.292    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.409 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    68.409    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.526 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    68.526    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.643 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    68.643    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_93/CO[2]
                         net (fo=23, routed)          0.908    69.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[28]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.310    70.090 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][9]_i_58/O
                         net (fo=1, routed)           0.000    70.090    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_74[1]
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.623 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.623    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.740 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.740    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.857 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.857    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_11/CO[2]
                         net (fo=23, routed)          0.672    71.757    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[27]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.310    72.067 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84/O
                         net (fo=1, routed)           0.000    72.067    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.617 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59/CO[3]
                         net (fo=1, routed)           0.000    72.617    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.731 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.731    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.845    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.959 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.959    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_12/CO[2]
                         net (fo=23, routed)          0.828    74.016    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.313    74.329 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80/O
                         net (fo=1, routed)           0.000    74.329    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000    74.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.213 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.213    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_9/CO[2]
                         net (fo=25, routed)          0.479    75.921    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[25]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.310    76.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76/O
                         net (fo=1, routed)           0.000    76.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49/CO[3]
                         net (fo=1, routed)           0.000    76.781    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.895    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.009    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.351 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_13/CO[2]
                         net (fo=24, routed)          0.976    78.326    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[24]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.313    78.639 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72/O
                         net (fo=1, routed)           0.000    78.639    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    79.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.303 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    79.303    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.531 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.531    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    79.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_6/CO[2]
                         net (fo=24, routed)          0.879    80.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[23]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    80.951 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129/O
                         net (fo=1, routed)           0.000    80.951    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.501 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.501    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.729 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.729    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.843 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.843    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.071 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_10/CO[2]
                         net (fo=24, routed)          0.712    82.783    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[22]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.313    83.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020/O
                         net (fo=1, routed)           0.000    83.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.629    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.746 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.746    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.863 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.863    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_4/CO[2]
                         net (fo=24, routed)          0.689    84.898    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[21]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.310    85.208 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016/O
                         net (fo=1, routed)           0.000    85.208    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.758 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786/CO[3]
                         net (fo=1, routed)           0.000    85.758    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524/CO[3]
                         net (fo=1, routed)           0.000    85.872    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.986 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.986    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.100 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.100    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.328 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_7/CO[2]
                         net (fo=24, routed)          0.689    87.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[20]
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.313    87.330 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012/O
                         net (fo=1, routed)           0.000    87.330    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.880 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000    87.880    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519/CO[3]
                         net (fo=1, routed)           0.000    87.994    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.108 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    88.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][1]_i_4/CO[2]
                         net (fo=24, routed)          0.586    89.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[19]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.313    89.348 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008/O
                         net (fo=1, routed)           0.000    89.348    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    89.881    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514/CO[3]
                         net (fo=1, routed)           0.000    89.998    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    90.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    90.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.461 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_7/CO[2]
                         net (fo=24, routed)          0.711    91.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[18]
    SLICE_X40Y87         LUT2 (Prop_lut2_I1_O)        0.310    91.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004/O
                         net (fo=1, routed)           0.000    91.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775/CO[3]
                         net (fo=1, routed)           0.000    92.032    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.146 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    92.146    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    92.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    92.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_44/CO[2]
                         net (fo=24, routed)          0.844    93.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[17]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.313    93.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199/O
                         net (fo=1, routed)           0.000    93.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    94.309    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830/CO[3]
                         net (fo=1, routed)           0.000    94.423    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.537 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    94.537    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    94.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.879 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_40/CO[2]
                         net (fo=24, routed)          0.540    95.419    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[16]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.313    95.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195/O
                         net (fo=1, routed)           0.000    95.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    96.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825/CO[3]
                         net (fo=1, routed)           0.000    96.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.499 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566/CO[3]
                         net (fo=1, routed)           0.000    96.499    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.616 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354/CO[3]
                         net (fo=1, routed)           0.000    96.616    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_156/CO[2]
                         net (fo=25, routed)          0.565    97.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[15]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    97.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191/O
                         net (fo=1, routed)           0.000    97.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000    98.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    98.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558/CO[3]
                         net (fo=1, routed)           0.000    98.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    98.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_316/CO[2]
                         net (fo=24, routed)          0.825    99.665    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[14]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.313    99.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187/O
                         net (fo=1, routed)           0.000    99.978    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037/CO[3]
                         net (fo=1, routed)           0.000   100.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.642 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819/CO[3]
                         net (fo=1, routed)           0.000   100.642    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.756 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557/CO[3]
                         net (fo=1, routed)           0.000   100.756    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.870 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315/CO[3]
                         net (fo=1, routed)           0.000   100.870    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.098 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_146/CO[2]
                         net (fo=25, routed)          0.832   101.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[13]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.313   102.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183/O
                         net (fo=1, routed)           0.000   102.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032/CO[3]
                         net (fo=1, routed)           0.000   102.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.907 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814/CO[3]
                         net (fo=1, routed)           0.000   102.907    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.021 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587/CO[3]
                         net (fo=1, routed)           0.000   103.021    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.135 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333/CO[3]
                         net (fo=1, routed)           0.000   103.135    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   103.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_332/CO[2]
                         net (fo=24, routed)          0.844   104.207    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[12]
    SLICE_X33Y93         LUT2 (Prop_lut2_I1_O)        0.313   104.520 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179/O
                         net (fo=1, routed)           0.000   104.520    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.070 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027/CO[3]
                         net (fo=1, routed)           0.000   105.070    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.184 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809/CO[3]
                         net (fo=1, routed)           0.000   105.184    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.298 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552/CO[3]
                         net (fo=1, routed)           0.000   105.298    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   105.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   105.640 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_151/CO[2]
                         net (fo=24, routed)          0.930   106.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[11]
    SLICE_X32Y91         LUT2 (Prop_lut2_I1_O)        0.313   106.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175/O
                         net (fo=1, routed)           0.000   106.883    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.416 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022/CO[3]
                         net (fo=1, routed)           0.000   107.416    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.533 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804/CO[3]
                         net (fo=1, routed)           0.000   107.533    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.650 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   107.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.767 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   107.767    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   107.996 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_306/CO[2]
                         net (fo=24, routed)          0.863   108.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[10]
    SLICE_X31Y91         LUT2 (Prop_lut2_I1_O)        0.310   109.168 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171/O
                         net (fo=1, routed)           0.000   109.168    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.718 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021/CO[3]
                         net (fo=1, routed)           0.000   109.718    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.832 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803/CO[3]
                         net (fo=1, routed)           0.000   109.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543/CO[3]
                         net (fo=1, routed)           0.000   109.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305/CO[3]
                         net (fo=1, routed)           0.000   110.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_144/CO[2]
                         net (fo=25, routed)          0.780   111.068    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[9]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.313   111.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211/O
                         net (fo=1, routed)           0.000   111.381    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   111.914    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.031 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854/CO[3]
                         net (fo=1, routed)           0.000   112.031    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.148 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000   112.148    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347/CO[3]
                         net (fo=1, routed)           0.000   112.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   112.494 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_155/CO[2]
                         net (fo=25, routed)          0.466   112.960    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[8]
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.310   113.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207/O
                         net (fo=1, routed)           0.000   113.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.803 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   113.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.920 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849/CO[3]
                         net (fo=1, routed)           0.000   113.920    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.037 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000   114.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346/CO[3]
                         net (fo=1, routed)           0.001   114.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   114.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_154/CO[2]
                         net (fo=25, routed)          0.692   115.076    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[7]
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.310   115.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203/O
                         net (fo=1, routed)           0.000   115.386    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061/CO[3]
                         net (fo=1, routed)           0.000   115.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840/CO[3]
                         net (fo=1, routed)           0.000   116.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000   116.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342/CO[3]
                         net (fo=1, routed)           0.000   116.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   116.506 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_330/CO[2]
                         net (fo=24, routed)          0.857   117.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[6]
    SLICE_X27Y100        LUT5 (Prop_lut5_I3_O)        0.313   117.676 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1064/O
                         net (fo=1, routed)           0.000   117.676    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_118[1]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.226 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.226    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.340 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579/CO[3]
                         net (fo=1, routed)           0.000   118.340    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341/CO[3]
                         net (fo=1, routed)           0.000   118.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.682 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_153/CO[2]
                         net (fo=24, routed)          0.792   119.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[5]
    SLICE_X26Y98         LUT2 (Prop_lut2_I1_O)        0.313   119.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149/O
                         net (fo=1, routed)           0.000   119.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.320 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000   120.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.437 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.001   120.438    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.555 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571/CO[3]
                         net (fo=1, routed)           0.000   120.555    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   120.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_322/CO[2]
                         net (fo=24, routed)          0.871   121.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[4]
    SLICE_X26Y92         LUT2 (Prop_lut2_I1_O)        0.310   122.082 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145/O
                         net (fo=1, routed)           0.000   122.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   122.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85/CO[3]
                         net (fo=1, routed)           0.000   122.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.849 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   122.849    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.966 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   122.966    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   123.195 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_148/CO[2]
                         net (fo=25, routed)          0.653   123.848    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[3]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.310   124.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141/O
                         net (fo=1, routed)           0.000   124.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.708 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000   124.708    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80/CO[3]
                         net (fo=1, routed)           0.000   124.822    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   125.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31_n_0
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   125.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_149/CO[2]
                         net (fo=26, routed)          0.717   125.995    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[2]
    SLICE_X28Y94         LUT2 (Prop_lut2_I1_O)        0.313   126.308 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137/O
                         net (fo=1, routed)           0.000   126.308    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.858 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101/CO[3]
                         net (fo=1, routed)           0.000   126.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.972 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   126.972    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   127.086    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000   127.200    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.428 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_11/CO[2]
                         net (fo=24, routed)          0.673   128.101    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.313   128.414 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133/O
                         net (fo=1, routed)           0.000   128.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.964 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   128.964    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.078 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   129.078    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.192 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   129.192    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.306 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   129.306    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_9/CO[2]
                         net (fo=24, routed)          0.785   130.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[0]
    SLICE_X32Y96         LUT5 (Prop_lut5_I3_O)        0.313   130.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1083/O
                         net (fo=1, routed)           0.000   130.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_129[0]
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.165 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867/CO[3]
                         net (fo=1, routed)           0.000   131.165    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.282 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627/CO[3]
                         net (fo=1, routed)           0.000   131.282    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363/CO[3]
                         net (fo=1, routed)           0.000   131.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167/CO[3]
                         net (fo=1, routed)           0.001   131.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.674 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_65/CO[1]
                         net (fo=3, routed)           0.695   132.369    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in_0[0]
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.332   132.701 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21/O
                         net (fo=1, routed)           0.744   133.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   134.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.157 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152/CO[3]
                         net (fo=1, routed)           0.000   134.157    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   134.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   134.493 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_131/O[0]
                         net (fo=2, routed)           0.711   135.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg0[13]
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.295   135.500 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_38/O
                         net (fo=1, routed)           0.000   135.500    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/L95_in[10]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   136.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5/O[2]
                         net (fo=2, routed)           0.661   137.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5_n_5
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.302   137.480 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][9]_i_4/O
                         net (fo=1, routed)           0.334   137.814    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/result__0[-1]
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   138.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.451 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   138.451    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.568 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.568    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   138.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_31/O[3]
                         net (fo=2, routed)           0.986   139.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/p_4_in24_in_15
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.307   140.176 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79/O
                         net (fo=1, routed)           0.295   140.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.124   140.595 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29/O
                         net (fo=1, routed)           0.264   140.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_19
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124   140.983 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7/O
                         net (fo=49, routed)          0.732   141.715    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124   141.839 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9/O
                         net (fo=1, routed)           0.592   142.431    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.201 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.201    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][12]_i_3/O[0]
                         net (fo=2, routed)           0.592   144.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_123
    SLICE_X40Y85         LUT4 (Prop_lut4_I1_O)        0.299   144.314 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170/O
                         net (fo=1, routed)           0.311   144.625    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170_n_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.124   144.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_68/O
                         net (fo=1, routed)           0.788   145.536    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_20
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.124   145.660 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23/O
                         net (fo=2, routed)           0.403   146.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124   146.187 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3/O
                         net (fo=16, routed)          0.470   146.657    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3_n_0
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.124   146.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_1/O
                         net (fo=5, routed)           0.493   147.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_2
    SLICE_X43Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.469    12.648    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X43Y81         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X43Y81         FDSE (Setup_fdse_C_S)       -0.429    12.294    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                        -147.275    
  -------------------------------------------------------------------
                         slack                               -134.981    

Slack (VIOLATED) :        -134.969ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.319ns  (logic 89.216ns (61.818%)  route 55.103ns (38.182%))
  Logic Levels:           349  (CARRY4=279 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=32 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.652     2.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y55         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/Q
                         net (fo=3, routed)           1.427     4.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/hid_vector_reg[3][15][3]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[3]_P[19])
                                                      3.841     8.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[19]
                         net (fo=3, routed)           1.236     9.906    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/to_s14[11]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.030 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4/O
                         net (fo=2, routed)           0.802    10.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.124    10.956 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4/O
                         net (fo=2, routed)           0.777    11.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.403 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2/O[2]
                         net (fo=9, routed)           0.714    13.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/O[2]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    13.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_538/O[1]
                         net (fo=1, routed)           0.607    14.253    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_121[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    14.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.255 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_139/O[1]
                         net (fo=30, routed)          0.827    16.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_15[1]
    SLICE_X33Y73         LUT5 (Prop_lut5_I1_O)        0.306    16.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283/O
                         net (fo=1, routed)           0.000    16.388    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.938 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.938    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.251 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_129/O[3]
                         net (fo=59, routed)          1.045    18.296    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_9[3]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.306    18.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_756/O
                         net (fo=1, routed)           0.000    18.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_115[3]
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_244/CO[0]
                         net (fo=848, routed)         1.020    20.294    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_7[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I1_O)        0.373    20.667 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1111/O
                         net (fo=1, routed)           0.000    20.667    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/S[1]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180/CO[3]
                         net (fo=1, routed)           0.000    21.559    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_74/CO[1]
                         net (fo=23, routed)          0.863    22.579    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[50]
    SLICE_X28Y69         LUT5 (Prop_lut5_I3_O)        0.329    22.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_904/O
                         net (fo=1, routed)           0.000    22.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_25[1]
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.458 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    23.458    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.572 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    23.572    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    23.686    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_76/CO[2]
                         net (fo=23, routed)          0.651    24.565    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[49]
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.313    24.878 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120/O
                         net (fo=1, routed)           0.000    24.878    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.411 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.411    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    25.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    25.645    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    25.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.991 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_77/CO[2]
                         net (fo=23, routed)          0.849    26.840    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[48]
    SLICE_X26Y69         LUT5 (Prop_lut5_I0_O)        0.310    27.150 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215/O
                         net (fo=1, routed)           0.000    27.150    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    27.683    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.800 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    27.917    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.034 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.034    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.263 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_172/CO[2]
                         net (fo=23, routed)          0.660    28.922    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[47]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.310    29.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219/O
                         net (fo=1, routed)           0.000    29.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    29.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877/CO[3]
                         net (fo=1, routed)           0.000    29.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637/CO[3]
                         net (fo=1, routed)           0.000    30.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.124    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_173/CO[2]
                         net (fo=23, routed)          0.709    31.061    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[46]
    SLICE_X28Y74         LUT5 (Prop_lut5_I0_O)        0.313    31.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223/O
                         net (fo=1, routed)           0.000    31.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.924 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.009    31.933    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.047 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882/CO[3]
                         net (fo=1, routed)           0.000    32.047    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_175/CO[2]
                         net (fo=23, routed)          0.666    33.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[45]
    SLICE_X30Y75         LUT5 (Prop_lut5_I0_O)        0.313    33.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227/O
                         net (fo=1, routed)           0.000    33.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    34.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887/CO[3]
                         net (fo=1, routed)           0.000    34.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647/CO[3]
                         net (fo=1, routed)           0.000    34.249    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388/CO[3]
                         net (fo=1, routed)           0.000    34.366    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_176/CO[2]
                         net (fo=23, routed)          0.815    35.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[44]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.310    35.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232/O
                         net (fo=1, routed)           0.000    35.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    36.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    36.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_196/CO[2]
                         net (fo=23, routed)          0.913    37.753    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[43]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236/O
                         net (fo=1, routed)           0.000    38.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.599 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    38.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    38.716    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.833 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676/CO[3]
                         net (fo=1, routed)           0.000    38.833    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.950 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419/CO[3]
                         net (fo=1, routed)           0.000    38.950    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_197/CO[2]
                         net (fo=23, routed)          0.672    39.851    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[42]
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.310    40.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240/O
                         net (fo=1, routed)           0.000    40.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.694 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    40.694    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    40.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681/CO[3]
                         net (fo=1, routed)           0.000    40.928    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.045 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427/CO[3]
                         net (fo=1, routed)           0.000    41.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_199/CO[2]
                         net (fo=23, routed)          0.682    41.956    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[41]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.310    42.266 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167/O
                         net (fo=1, routed)           0.000    42.266    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.816 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    42.816    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926/CO[3]
                         net (fo=1, routed)           0.000    42.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.044 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686/CO[3]
                         net (fo=1, routed)           0.000    43.044    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    43.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_200/CO[2]
                         net (fo=23, routed)          0.660    44.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[40]
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.313    44.358 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746/CO[3]
                         net (fo=1, routed)           0.000    44.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741/CO[3]
                         net (fo=1, routed)           0.000    45.022    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.136 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.136    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439/CO[3]
                         net (fo=1, routed)           0.000    45.250    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.478 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_202/CO[2]
                         net (fo=23, routed)          0.717    46.195    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[39]
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.313    46.508 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975/O
                         net (fo=1, routed)           0.000    46.508    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.058 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    47.058    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    47.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482/CO[3]
                         net (fo=1, routed)           0.000    47.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    47.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_203/CO[2]
                         net (fo=23, routed)          0.663    48.291    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[38]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.313    48.604 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967/O
                         net (fo=1, routed)           0.000    48.604    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.137 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    49.137    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    49.254    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    49.371    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.488    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_204/CO[2]
                         net (fo=23, routed)          0.709    50.426    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[37]
    SLICE_X28Y79         LUT5 (Prop_lut5_I0_O)        0.310    50.736 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962/O
                         net (fo=1, routed)           0.000    50.736    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    51.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471/CO[3]
                         net (fo=1, routed)           0.000    51.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    51.514    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    51.628    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_99/CO[2]
                         net (fo=23, routed)          0.947    52.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[36]
    SLICE_X29Y78         LUT5 (Prop_lut5_I3_O)        0.313    53.116 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_724/O
                         net (fo=1, routed)           0.000    53.116    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_58[1]
    SLICE_X29Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.666 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.666    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.780 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    53.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.894 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.894    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.122 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_38/CO[2]
                         net (fo=23, routed)          0.688    54.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[35]
    SLICE_X26Y81         LUT5 (Prop_lut5_I0_O)        0.313    55.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992/O
                         net (fo=1, routed)           0.000    55.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760/CO[3]
                         net (fo=1, routed)           0.000    55.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.890 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    55.890    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.007 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.007    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108_n_0
    SLICE_X26Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.236 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_40/CO[2]
                         net (fo=23, routed)          0.643    56.879    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[34]
    SLICE_X27Y82         LUT5 (Prop_lut5_I0_O)        0.310    57.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996/O
                         net (fo=1, routed)           0.000    57.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.739 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765/CO[3]
                         net (fo=1, routed)           0.000    57.739    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.853 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503/CO[3]
                         net (fo=1, routed)           0.000    57.853    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.967    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    58.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_42/CO[2]
                         net (fo=23, routed)          0.617    58.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[33]
    SLICE_X26Y86         LUT5 (Prop_lut5_I0_O)        0.313    59.239 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000/O
                         net (fo=1, routed)           0.000    59.239    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.772 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770/CO[3]
                         net (fo=1, routed)           0.000    59.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508/CO[3]
                         net (fo=1, routed)           0.000    59.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508_n_0
    SLICE_X26Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    60.006    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    60.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    60.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_43/CO[2]
                         net (fo=23, routed)          0.649    61.001    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[32]
    SLICE_X27Y87         LUT5 (Prop_lut5_I0_O)        0.310    61.311 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143/O
                         net (fo=1, routed)           0.000    61.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935/CO[3]
                         net (fo=1, routed)           0.000    61.861    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    62.089    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    62.203    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.431 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_89/CO[2]
                         net (fo=23, routed)          0.720    63.151    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[31]
    SLICE_X28Y86         LUT5 (Prop_lut5_I0_O)        0.313    63.464 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147/O
                         net (fo=1, routed)           0.000    63.464    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940/CO[3]
                         net (fo=1, routed)           0.000    64.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    64.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    64.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.584 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_90/CO[2]
                         net (fo=23, routed)          0.645    65.228    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[30]
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.313    65.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151/O
                         net (fo=1, routed)           0.000    65.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.091 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945/CO[3]
                         net (fo=1, routed)           0.000    66.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.205 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    66.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.319 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    66.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.433 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    66.433    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.661 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_92/CO[2]
                         net (fo=23, routed)          0.785    67.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[29]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.313    67.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155/O
                         net (fo=1, routed)           0.000    67.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    68.292    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.409 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    68.409    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.526 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    68.526    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.643 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    68.643    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_93/CO[2]
                         net (fo=23, routed)          0.908    69.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[28]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.310    70.090 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][9]_i_58/O
                         net (fo=1, routed)           0.000    70.090    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_74[1]
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.623 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.623    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.740 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.740    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.857 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.857    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_11/CO[2]
                         net (fo=23, routed)          0.672    71.757    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[27]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.310    72.067 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84/O
                         net (fo=1, routed)           0.000    72.067    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.617 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59/CO[3]
                         net (fo=1, routed)           0.000    72.617    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.731 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.731    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.845    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.959 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.959    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_12/CO[2]
                         net (fo=23, routed)          0.828    74.016    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.313    74.329 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80/O
                         net (fo=1, routed)           0.000    74.329    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000    74.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.213 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.213    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_9/CO[2]
                         net (fo=25, routed)          0.479    75.921    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[25]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.310    76.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76/O
                         net (fo=1, routed)           0.000    76.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49/CO[3]
                         net (fo=1, routed)           0.000    76.781    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.895    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.009    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.351 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_13/CO[2]
                         net (fo=24, routed)          0.976    78.326    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[24]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.313    78.639 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72/O
                         net (fo=1, routed)           0.000    78.639    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    79.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.303 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    79.303    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.531 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.531    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    79.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_6/CO[2]
                         net (fo=24, routed)          0.879    80.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[23]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    80.951 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129/O
                         net (fo=1, routed)           0.000    80.951    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.501 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.501    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.729 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.729    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.843 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.843    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.071 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_10/CO[2]
                         net (fo=24, routed)          0.712    82.783    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[22]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.313    83.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020/O
                         net (fo=1, routed)           0.000    83.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.629    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.746 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.746    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.863 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.863    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_4/CO[2]
                         net (fo=24, routed)          0.689    84.898    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[21]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.310    85.208 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016/O
                         net (fo=1, routed)           0.000    85.208    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.758 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786/CO[3]
                         net (fo=1, routed)           0.000    85.758    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524/CO[3]
                         net (fo=1, routed)           0.000    85.872    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.986 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.986    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.100 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.100    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.328 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_7/CO[2]
                         net (fo=24, routed)          0.689    87.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[20]
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.313    87.330 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012/O
                         net (fo=1, routed)           0.000    87.330    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.880 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000    87.880    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519/CO[3]
                         net (fo=1, routed)           0.000    87.994    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.108 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    88.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][1]_i_4/CO[2]
                         net (fo=24, routed)          0.586    89.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[19]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.313    89.348 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008/O
                         net (fo=1, routed)           0.000    89.348    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    89.881    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514/CO[3]
                         net (fo=1, routed)           0.000    89.998    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    90.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    90.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.461 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_7/CO[2]
                         net (fo=24, routed)          0.711    91.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[18]
    SLICE_X40Y87         LUT2 (Prop_lut2_I1_O)        0.310    91.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004/O
                         net (fo=1, routed)           0.000    91.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775/CO[3]
                         net (fo=1, routed)           0.000    92.032    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.146 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    92.146    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    92.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    92.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_44/CO[2]
                         net (fo=24, routed)          0.844    93.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[17]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.313    93.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199/O
                         net (fo=1, routed)           0.000    93.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    94.309    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830/CO[3]
                         net (fo=1, routed)           0.000    94.423    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.537 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    94.537    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    94.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.879 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_40/CO[2]
                         net (fo=24, routed)          0.540    95.419    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[16]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.313    95.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195/O
                         net (fo=1, routed)           0.000    95.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    96.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825/CO[3]
                         net (fo=1, routed)           0.000    96.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.499 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566/CO[3]
                         net (fo=1, routed)           0.000    96.499    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.616 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354/CO[3]
                         net (fo=1, routed)           0.000    96.616    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_156/CO[2]
                         net (fo=25, routed)          0.565    97.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[15]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    97.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191/O
                         net (fo=1, routed)           0.000    97.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000    98.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    98.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558/CO[3]
                         net (fo=1, routed)           0.000    98.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    98.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_316/CO[2]
                         net (fo=24, routed)          0.825    99.665    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[14]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.313    99.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187/O
                         net (fo=1, routed)           0.000    99.978    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037/CO[3]
                         net (fo=1, routed)           0.000   100.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.642 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819/CO[3]
                         net (fo=1, routed)           0.000   100.642    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.756 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557/CO[3]
                         net (fo=1, routed)           0.000   100.756    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.870 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315/CO[3]
                         net (fo=1, routed)           0.000   100.870    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.098 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_146/CO[2]
                         net (fo=25, routed)          0.832   101.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[13]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.313   102.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183/O
                         net (fo=1, routed)           0.000   102.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032/CO[3]
                         net (fo=1, routed)           0.000   102.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.907 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814/CO[3]
                         net (fo=1, routed)           0.000   102.907    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.021 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587/CO[3]
                         net (fo=1, routed)           0.000   103.021    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.135 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333/CO[3]
                         net (fo=1, routed)           0.000   103.135    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   103.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_332/CO[2]
                         net (fo=24, routed)          0.844   104.207    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[12]
    SLICE_X33Y93         LUT2 (Prop_lut2_I1_O)        0.313   104.520 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179/O
                         net (fo=1, routed)           0.000   104.520    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.070 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027/CO[3]
                         net (fo=1, routed)           0.000   105.070    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.184 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809/CO[3]
                         net (fo=1, routed)           0.000   105.184    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.298 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552/CO[3]
                         net (fo=1, routed)           0.000   105.298    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   105.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   105.640 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_151/CO[2]
                         net (fo=24, routed)          0.930   106.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[11]
    SLICE_X32Y91         LUT2 (Prop_lut2_I1_O)        0.313   106.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175/O
                         net (fo=1, routed)           0.000   106.883    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.416 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022/CO[3]
                         net (fo=1, routed)           0.000   107.416    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.533 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804/CO[3]
                         net (fo=1, routed)           0.000   107.533    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.650 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   107.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.767 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   107.767    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   107.996 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_306/CO[2]
                         net (fo=24, routed)          0.863   108.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[10]
    SLICE_X31Y91         LUT2 (Prop_lut2_I1_O)        0.310   109.168 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171/O
                         net (fo=1, routed)           0.000   109.168    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.718 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021/CO[3]
                         net (fo=1, routed)           0.000   109.718    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.832 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803/CO[3]
                         net (fo=1, routed)           0.000   109.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543/CO[3]
                         net (fo=1, routed)           0.000   109.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305/CO[3]
                         net (fo=1, routed)           0.000   110.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_144/CO[2]
                         net (fo=25, routed)          0.780   111.068    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[9]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.313   111.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211/O
                         net (fo=1, routed)           0.000   111.381    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   111.914    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.031 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854/CO[3]
                         net (fo=1, routed)           0.000   112.031    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.148 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000   112.148    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347/CO[3]
                         net (fo=1, routed)           0.000   112.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   112.494 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_155/CO[2]
                         net (fo=25, routed)          0.466   112.960    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[8]
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.310   113.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207/O
                         net (fo=1, routed)           0.000   113.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.803 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   113.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.920 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849/CO[3]
                         net (fo=1, routed)           0.000   113.920    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.037 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000   114.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346/CO[3]
                         net (fo=1, routed)           0.001   114.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   114.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_154/CO[2]
                         net (fo=25, routed)          0.692   115.076    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[7]
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.310   115.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203/O
                         net (fo=1, routed)           0.000   115.386    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061/CO[3]
                         net (fo=1, routed)           0.000   115.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840/CO[3]
                         net (fo=1, routed)           0.000   116.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000   116.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342/CO[3]
                         net (fo=1, routed)           0.000   116.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   116.506 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_330/CO[2]
                         net (fo=24, routed)          0.857   117.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[6]
    SLICE_X27Y100        LUT5 (Prop_lut5_I3_O)        0.313   117.676 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1064/O
                         net (fo=1, routed)           0.000   117.676    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_118[1]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.226 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.226    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.340 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579/CO[3]
                         net (fo=1, routed)           0.000   118.340    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341/CO[3]
                         net (fo=1, routed)           0.000   118.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.682 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_153/CO[2]
                         net (fo=24, routed)          0.792   119.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[5]
    SLICE_X26Y98         LUT2 (Prop_lut2_I1_O)        0.313   119.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149/O
                         net (fo=1, routed)           0.000   119.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.320 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000   120.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.437 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.001   120.438    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.555 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571/CO[3]
                         net (fo=1, routed)           0.000   120.555    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   120.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_322/CO[2]
                         net (fo=24, routed)          0.871   121.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[4]
    SLICE_X26Y92         LUT2 (Prop_lut2_I1_O)        0.310   122.082 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145/O
                         net (fo=1, routed)           0.000   122.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   122.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85/CO[3]
                         net (fo=1, routed)           0.000   122.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.849 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   122.849    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.966 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   122.966    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   123.195 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_148/CO[2]
                         net (fo=25, routed)          0.653   123.848    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[3]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.310   124.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141/O
                         net (fo=1, routed)           0.000   124.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.708 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000   124.708    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80/CO[3]
                         net (fo=1, routed)           0.000   124.822    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   125.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31_n_0
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   125.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_149/CO[2]
                         net (fo=26, routed)          0.717   125.995    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[2]
    SLICE_X28Y94         LUT2 (Prop_lut2_I1_O)        0.313   126.308 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137/O
                         net (fo=1, routed)           0.000   126.308    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.858 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101/CO[3]
                         net (fo=1, routed)           0.000   126.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.972 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   126.972    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   127.086    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000   127.200    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.428 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_11/CO[2]
                         net (fo=24, routed)          0.673   128.101    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.313   128.414 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133/O
                         net (fo=1, routed)           0.000   128.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.964 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   128.964    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.078 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   129.078    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.192 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   129.192    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.306 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   129.306    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_9/CO[2]
                         net (fo=24, routed)          0.785   130.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[0]
    SLICE_X32Y96         LUT5 (Prop_lut5_I3_O)        0.313   130.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1083/O
                         net (fo=1, routed)           0.000   130.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_129[0]
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.165 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867/CO[3]
                         net (fo=1, routed)           0.000   131.165    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.282 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627/CO[3]
                         net (fo=1, routed)           0.000   131.282    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363/CO[3]
                         net (fo=1, routed)           0.000   131.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167/CO[3]
                         net (fo=1, routed)           0.001   131.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.674 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_65/CO[1]
                         net (fo=3, routed)           0.695   132.369    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in_0[0]
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.332   132.701 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21/O
                         net (fo=1, routed)           0.744   133.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   134.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.157 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152/CO[3]
                         net (fo=1, routed)           0.000   134.157    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   134.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   134.493 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_131/O[0]
                         net (fo=2, routed)           0.711   135.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg0[13]
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.295   135.500 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_38/O
                         net (fo=1, routed)           0.000   135.500    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/L95_in[10]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   136.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5/O[2]
                         net (fo=2, routed)           0.661   137.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5_n_5
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.302   137.480 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][9]_i_4/O
                         net (fo=1, routed)           0.334   137.814    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/result__0[-1]
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   138.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.451 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   138.451    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.568 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.568    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   138.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_31/O[3]
                         net (fo=2, routed)           0.986   139.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/p_4_in24_in_15
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.307   140.176 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79/O
                         net (fo=1, routed)           0.295   140.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.124   140.595 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29/O
                         net (fo=1, routed)           0.264   140.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_19
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124   140.983 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7/O
                         net (fo=49, routed)          0.732   141.715    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124   141.839 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9/O
                         net (fo=1, routed)           0.592   142.431    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.201 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.201    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][12]_i_3/O[0]
                         net (fo=2, routed)           0.592   144.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_123
    SLICE_X40Y85         LUT4 (Prop_lut4_I1_O)        0.299   144.314 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170/O
                         net (fo=1, routed)           0.311   144.625    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170_n_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.124   144.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_68/O
                         net (fo=1, routed)           0.788   145.536    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_20
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.124   145.660 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23/O
                         net (fo=2, routed)           0.403   146.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124   146.187 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3/O
                         net (fo=16, routed)          0.470   146.657    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3_n_0
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.124   146.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_1/O
                         net (fo=5, routed)           0.484   147.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_2
    SLICE_X41Y83         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.472    12.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X41Y83         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X41Y83         FDSE (Setup_fdse_C_S)       -0.429    12.297    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][1]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                        -147.265    
  -------------------------------------------------------------------
                         slack                               -134.969    

Slack (VIOLATED) :        -134.969ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.319ns  (logic 89.216ns (61.818%)  route 55.103ns (38.182%))
  Logic Levels:           349  (CARRY4=279 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=32 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.652     2.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y55         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/Q
                         net (fo=3, routed)           1.427     4.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/hid_vector_reg[3][15][3]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[3]_P[19])
                                                      3.841     8.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[19]
                         net (fo=3, routed)           1.236     9.906    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/to_s14[11]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.030 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4/O
                         net (fo=2, routed)           0.802    10.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.124    10.956 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4/O
                         net (fo=2, routed)           0.777    11.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.403 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2/O[2]
                         net (fo=9, routed)           0.714    13.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/O[2]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    13.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_538/O[1]
                         net (fo=1, routed)           0.607    14.253    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_121[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    14.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.255 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_139/O[1]
                         net (fo=30, routed)          0.827    16.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_15[1]
    SLICE_X33Y73         LUT5 (Prop_lut5_I1_O)        0.306    16.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283/O
                         net (fo=1, routed)           0.000    16.388    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.938 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.938    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.251 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_129/O[3]
                         net (fo=59, routed)          1.045    18.296    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_9[3]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.306    18.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_756/O
                         net (fo=1, routed)           0.000    18.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_115[3]
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_244/CO[0]
                         net (fo=848, routed)         1.020    20.294    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_7[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I1_O)        0.373    20.667 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1111/O
                         net (fo=1, routed)           0.000    20.667    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/S[1]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180/CO[3]
                         net (fo=1, routed)           0.000    21.559    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_74/CO[1]
                         net (fo=23, routed)          0.863    22.579    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[50]
    SLICE_X28Y69         LUT5 (Prop_lut5_I3_O)        0.329    22.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_904/O
                         net (fo=1, routed)           0.000    22.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_25[1]
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.458 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    23.458    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.572 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    23.572    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    23.686    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_76/CO[2]
                         net (fo=23, routed)          0.651    24.565    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[49]
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.313    24.878 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120/O
                         net (fo=1, routed)           0.000    24.878    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.411 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.411    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    25.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    25.645    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    25.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.991 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_77/CO[2]
                         net (fo=23, routed)          0.849    26.840    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[48]
    SLICE_X26Y69         LUT5 (Prop_lut5_I0_O)        0.310    27.150 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215/O
                         net (fo=1, routed)           0.000    27.150    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    27.683    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.800 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    27.917    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.034 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.034    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.263 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_172/CO[2]
                         net (fo=23, routed)          0.660    28.922    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[47]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.310    29.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219/O
                         net (fo=1, routed)           0.000    29.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    29.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877/CO[3]
                         net (fo=1, routed)           0.000    29.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637/CO[3]
                         net (fo=1, routed)           0.000    30.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.124    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_173/CO[2]
                         net (fo=23, routed)          0.709    31.061    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[46]
    SLICE_X28Y74         LUT5 (Prop_lut5_I0_O)        0.313    31.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223/O
                         net (fo=1, routed)           0.000    31.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.924 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.009    31.933    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.047 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882/CO[3]
                         net (fo=1, routed)           0.000    32.047    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_175/CO[2]
                         net (fo=23, routed)          0.666    33.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[45]
    SLICE_X30Y75         LUT5 (Prop_lut5_I0_O)        0.313    33.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227/O
                         net (fo=1, routed)           0.000    33.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    34.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887/CO[3]
                         net (fo=1, routed)           0.000    34.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647/CO[3]
                         net (fo=1, routed)           0.000    34.249    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388/CO[3]
                         net (fo=1, routed)           0.000    34.366    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_176/CO[2]
                         net (fo=23, routed)          0.815    35.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[44]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.310    35.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232/O
                         net (fo=1, routed)           0.000    35.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    36.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    36.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_196/CO[2]
                         net (fo=23, routed)          0.913    37.753    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[43]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236/O
                         net (fo=1, routed)           0.000    38.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.599 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    38.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    38.716    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.833 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676/CO[3]
                         net (fo=1, routed)           0.000    38.833    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.950 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419/CO[3]
                         net (fo=1, routed)           0.000    38.950    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_197/CO[2]
                         net (fo=23, routed)          0.672    39.851    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[42]
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.310    40.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240/O
                         net (fo=1, routed)           0.000    40.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.694 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    40.694    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    40.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681/CO[3]
                         net (fo=1, routed)           0.000    40.928    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.045 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427/CO[3]
                         net (fo=1, routed)           0.000    41.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_199/CO[2]
                         net (fo=23, routed)          0.682    41.956    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[41]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.310    42.266 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167/O
                         net (fo=1, routed)           0.000    42.266    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.816 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    42.816    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926/CO[3]
                         net (fo=1, routed)           0.000    42.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.044 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686/CO[3]
                         net (fo=1, routed)           0.000    43.044    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    43.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_200/CO[2]
                         net (fo=23, routed)          0.660    44.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[40]
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.313    44.358 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746/CO[3]
                         net (fo=1, routed)           0.000    44.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741/CO[3]
                         net (fo=1, routed)           0.000    45.022    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.136 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.136    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439/CO[3]
                         net (fo=1, routed)           0.000    45.250    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.478 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_202/CO[2]
                         net (fo=23, routed)          0.717    46.195    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[39]
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.313    46.508 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975/O
                         net (fo=1, routed)           0.000    46.508    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.058 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    47.058    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    47.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482/CO[3]
                         net (fo=1, routed)           0.000    47.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    47.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_203/CO[2]
                         net (fo=23, routed)          0.663    48.291    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[38]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.313    48.604 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967/O
                         net (fo=1, routed)           0.000    48.604    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.137 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    49.137    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    49.254    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    49.371    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.488    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_204/CO[2]
                         net (fo=23, routed)          0.709    50.426    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[37]
    SLICE_X28Y79         LUT5 (Prop_lut5_I0_O)        0.310    50.736 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962/O
                         net (fo=1, routed)           0.000    50.736    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    51.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471/CO[3]
                         net (fo=1, routed)           0.000    51.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    51.514    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    51.628    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_99/CO[2]
                         net (fo=23, routed)          0.947    52.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[36]
    SLICE_X29Y78         LUT5 (Prop_lut5_I3_O)        0.313    53.116 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_724/O
                         net (fo=1, routed)           0.000    53.116    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_58[1]
    SLICE_X29Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.666 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.666    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.780 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    53.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.894 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.894    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.122 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_38/CO[2]
                         net (fo=23, routed)          0.688    54.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[35]
    SLICE_X26Y81         LUT5 (Prop_lut5_I0_O)        0.313    55.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992/O
                         net (fo=1, routed)           0.000    55.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760/CO[3]
                         net (fo=1, routed)           0.000    55.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.890 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    55.890    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.007 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.007    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108_n_0
    SLICE_X26Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.236 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_40/CO[2]
                         net (fo=23, routed)          0.643    56.879    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[34]
    SLICE_X27Y82         LUT5 (Prop_lut5_I0_O)        0.310    57.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996/O
                         net (fo=1, routed)           0.000    57.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.739 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765/CO[3]
                         net (fo=1, routed)           0.000    57.739    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.853 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503/CO[3]
                         net (fo=1, routed)           0.000    57.853    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.967    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    58.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_42/CO[2]
                         net (fo=23, routed)          0.617    58.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[33]
    SLICE_X26Y86         LUT5 (Prop_lut5_I0_O)        0.313    59.239 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000/O
                         net (fo=1, routed)           0.000    59.239    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.772 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770/CO[3]
                         net (fo=1, routed)           0.000    59.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508/CO[3]
                         net (fo=1, routed)           0.000    59.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508_n_0
    SLICE_X26Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    60.006    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    60.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    60.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_43/CO[2]
                         net (fo=23, routed)          0.649    61.001    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[32]
    SLICE_X27Y87         LUT5 (Prop_lut5_I0_O)        0.310    61.311 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143/O
                         net (fo=1, routed)           0.000    61.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935/CO[3]
                         net (fo=1, routed)           0.000    61.861    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    62.089    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    62.203    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.431 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_89/CO[2]
                         net (fo=23, routed)          0.720    63.151    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[31]
    SLICE_X28Y86         LUT5 (Prop_lut5_I0_O)        0.313    63.464 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147/O
                         net (fo=1, routed)           0.000    63.464    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940/CO[3]
                         net (fo=1, routed)           0.000    64.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    64.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    64.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.584 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_90/CO[2]
                         net (fo=23, routed)          0.645    65.228    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[30]
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.313    65.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151/O
                         net (fo=1, routed)           0.000    65.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.091 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945/CO[3]
                         net (fo=1, routed)           0.000    66.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.205 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    66.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.319 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    66.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.433 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    66.433    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.661 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_92/CO[2]
                         net (fo=23, routed)          0.785    67.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[29]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.313    67.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155/O
                         net (fo=1, routed)           0.000    67.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    68.292    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.409 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    68.409    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.526 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    68.526    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.643 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    68.643    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_93/CO[2]
                         net (fo=23, routed)          0.908    69.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[28]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.310    70.090 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][9]_i_58/O
                         net (fo=1, routed)           0.000    70.090    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_74[1]
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.623 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.623    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.740 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.740    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.857 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.857    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_11/CO[2]
                         net (fo=23, routed)          0.672    71.757    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[27]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.310    72.067 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84/O
                         net (fo=1, routed)           0.000    72.067    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.617 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59/CO[3]
                         net (fo=1, routed)           0.000    72.617    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.731 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.731    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.845    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.959 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.959    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_12/CO[2]
                         net (fo=23, routed)          0.828    74.016    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.313    74.329 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80/O
                         net (fo=1, routed)           0.000    74.329    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000    74.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.213 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.213    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_9/CO[2]
                         net (fo=25, routed)          0.479    75.921    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[25]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.310    76.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76/O
                         net (fo=1, routed)           0.000    76.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49/CO[3]
                         net (fo=1, routed)           0.000    76.781    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.895    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.009    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.351 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_13/CO[2]
                         net (fo=24, routed)          0.976    78.326    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[24]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.313    78.639 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72/O
                         net (fo=1, routed)           0.000    78.639    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    79.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.303 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    79.303    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.531 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.531    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    79.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_6/CO[2]
                         net (fo=24, routed)          0.879    80.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[23]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    80.951 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129/O
                         net (fo=1, routed)           0.000    80.951    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.501 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.501    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.729 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.729    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.843 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.843    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.071 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_10/CO[2]
                         net (fo=24, routed)          0.712    82.783    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[22]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.313    83.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020/O
                         net (fo=1, routed)           0.000    83.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.629    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.746 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.746    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.863 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.863    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_4/CO[2]
                         net (fo=24, routed)          0.689    84.898    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[21]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.310    85.208 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016/O
                         net (fo=1, routed)           0.000    85.208    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.758 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786/CO[3]
                         net (fo=1, routed)           0.000    85.758    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524/CO[3]
                         net (fo=1, routed)           0.000    85.872    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.986 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.986    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.100 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.100    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.328 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_7/CO[2]
                         net (fo=24, routed)          0.689    87.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[20]
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.313    87.330 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012/O
                         net (fo=1, routed)           0.000    87.330    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.880 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000    87.880    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519/CO[3]
                         net (fo=1, routed)           0.000    87.994    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.108 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    88.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][1]_i_4/CO[2]
                         net (fo=24, routed)          0.586    89.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[19]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.313    89.348 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008/O
                         net (fo=1, routed)           0.000    89.348    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    89.881    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514/CO[3]
                         net (fo=1, routed)           0.000    89.998    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    90.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    90.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.461 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_7/CO[2]
                         net (fo=24, routed)          0.711    91.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[18]
    SLICE_X40Y87         LUT2 (Prop_lut2_I1_O)        0.310    91.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004/O
                         net (fo=1, routed)           0.000    91.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775/CO[3]
                         net (fo=1, routed)           0.000    92.032    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.146 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    92.146    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    92.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    92.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_44/CO[2]
                         net (fo=24, routed)          0.844    93.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[17]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.313    93.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199/O
                         net (fo=1, routed)           0.000    93.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    94.309    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830/CO[3]
                         net (fo=1, routed)           0.000    94.423    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.537 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    94.537    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    94.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.879 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_40/CO[2]
                         net (fo=24, routed)          0.540    95.419    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[16]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.313    95.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195/O
                         net (fo=1, routed)           0.000    95.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    96.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825/CO[3]
                         net (fo=1, routed)           0.000    96.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.499 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566/CO[3]
                         net (fo=1, routed)           0.000    96.499    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.616 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354/CO[3]
                         net (fo=1, routed)           0.000    96.616    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_156/CO[2]
                         net (fo=25, routed)          0.565    97.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[15]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    97.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191/O
                         net (fo=1, routed)           0.000    97.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000    98.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    98.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558/CO[3]
                         net (fo=1, routed)           0.000    98.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    98.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_316/CO[2]
                         net (fo=24, routed)          0.825    99.665    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[14]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.313    99.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187/O
                         net (fo=1, routed)           0.000    99.978    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037/CO[3]
                         net (fo=1, routed)           0.000   100.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.642 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819/CO[3]
                         net (fo=1, routed)           0.000   100.642    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.756 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557/CO[3]
                         net (fo=1, routed)           0.000   100.756    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.870 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315/CO[3]
                         net (fo=1, routed)           0.000   100.870    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.098 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_146/CO[2]
                         net (fo=25, routed)          0.832   101.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[13]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.313   102.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183/O
                         net (fo=1, routed)           0.000   102.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032/CO[3]
                         net (fo=1, routed)           0.000   102.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.907 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814/CO[3]
                         net (fo=1, routed)           0.000   102.907    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.021 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587/CO[3]
                         net (fo=1, routed)           0.000   103.021    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.135 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333/CO[3]
                         net (fo=1, routed)           0.000   103.135    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   103.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_332/CO[2]
                         net (fo=24, routed)          0.844   104.207    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[12]
    SLICE_X33Y93         LUT2 (Prop_lut2_I1_O)        0.313   104.520 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179/O
                         net (fo=1, routed)           0.000   104.520    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.070 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027/CO[3]
                         net (fo=1, routed)           0.000   105.070    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.184 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809/CO[3]
                         net (fo=1, routed)           0.000   105.184    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.298 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552/CO[3]
                         net (fo=1, routed)           0.000   105.298    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   105.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   105.640 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_151/CO[2]
                         net (fo=24, routed)          0.930   106.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[11]
    SLICE_X32Y91         LUT2 (Prop_lut2_I1_O)        0.313   106.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175/O
                         net (fo=1, routed)           0.000   106.883    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.416 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022/CO[3]
                         net (fo=1, routed)           0.000   107.416    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.533 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804/CO[3]
                         net (fo=1, routed)           0.000   107.533    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.650 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   107.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.767 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   107.767    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   107.996 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_306/CO[2]
                         net (fo=24, routed)          0.863   108.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[10]
    SLICE_X31Y91         LUT2 (Prop_lut2_I1_O)        0.310   109.168 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171/O
                         net (fo=1, routed)           0.000   109.168    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.718 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021/CO[3]
                         net (fo=1, routed)           0.000   109.718    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.832 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803/CO[3]
                         net (fo=1, routed)           0.000   109.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543/CO[3]
                         net (fo=1, routed)           0.000   109.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305/CO[3]
                         net (fo=1, routed)           0.000   110.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_144/CO[2]
                         net (fo=25, routed)          0.780   111.068    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[9]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.313   111.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211/O
                         net (fo=1, routed)           0.000   111.381    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   111.914    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.031 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854/CO[3]
                         net (fo=1, routed)           0.000   112.031    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.148 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000   112.148    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347/CO[3]
                         net (fo=1, routed)           0.000   112.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   112.494 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_155/CO[2]
                         net (fo=25, routed)          0.466   112.960    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[8]
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.310   113.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207/O
                         net (fo=1, routed)           0.000   113.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.803 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   113.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.920 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849/CO[3]
                         net (fo=1, routed)           0.000   113.920    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.037 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000   114.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346/CO[3]
                         net (fo=1, routed)           0.001   114.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   114.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_154/CO[2]
                         net (fo=25, routed)          0.692   115.076    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[7]
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.310   115.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203/O
                         net (fo=1, routed)           0.000   115.386    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061/CO[3]
                         net (fo=1, routed)           0.000   115.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840/CO[3]
                         net (fo=1, routed)           0.000   116.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000   116.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342/CO[3]
                         net (fo=1, routed)           0.000   116.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   116.506 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_330/CO[2]
                         net (fo=24, routed)          0.857   117.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[6]
    SLICE_X27Y100        LUT5 (Prop_lut5_I3_O)        0.313   117.676 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1064/O
                         net (fo=1, routed)           0.000   117.676    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_118[1]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.226 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.226    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.340 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579/CO[3]
                         net (fo=1, routed)           0.000   118.340    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341/CO[3]
                         net (fo=1, routed)           0.000   118.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.682 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_153/CO[2]
                         net (fo=24, routed)          0.792   119.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[5]
    SLICE_X26Y98         LUT2 (Prop_lut2_I1_O)        0.313   119.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149/O
                         net (fo=1, routed)           0.000   119.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.320 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000   120.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.437 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.001   120.438    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.555 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571/CO[3]
                         net (fo=1, routed)           0.000   120.555    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   120.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_322/CO[2]
                         net (fo=24, routed)          0.871   121.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[4]
    SLICE_X26Y92         LUT2 (Prop_lut2_I1_O)        0.310   122.082 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145/O
                         net (fo=1, routed)           0.000   122.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   122.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85/CO[3]
                         net (fo=1, routed)           0.000   122.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.849 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   122.849    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.966 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   122.966    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   123.195 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_148/CO[2]
                         net (fo=25, routed)          0.653   123.848    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[3]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.310   124.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141/O
                         net (fo=1, routed)           0.000   124.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.708 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000   124.708    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80/CO[3]
                         net (fo=1, routed)           0.000   124.822    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   125.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31_n_0
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   125.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_149/CO[2]
                         net (fo=26, routed)          0.717   125.995    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[2]
    SLICE_X28Y94         LUT2 (Prop_lut2_I1_O)        0.313   126.308 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137/O
                         net (fo=1, routed)           0.000   126.308    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.858 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101/CO[3]
                         net (fo=1, routed)           0.000   126.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.972 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   126.972    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   127.086    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000   127.200    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.428 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_11/CO[2]
                         net (fo=24, routed)          0.673   128.101    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.313   128.414 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133/O
                         net (fo=1, routed)           0.000   128.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.964 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   128.964    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.078 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   129.078    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.192 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   129.192    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.306 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   129.306    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_9/CO[2]
                         net (fo=24, routed)          0.785   130.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[0]
    SLICE_X32Y96         LUT5 (Prop_lut5_I3_O)        0.313   130.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1083/O
                         net (fo=1, routed)           0.000   130.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_129[0]
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.165 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867/CO[3]
                         net (fo=1, routed)           0.000   131.165    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.282 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627/CO[3]
                         net (fo=1, routed)           0.000   131.282    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363/CO[3]
                         net (fo=1, routed)           0.000   131.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167/CO[3]
                         net (fo=1, routed)           0.001   131.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.674 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_65/CO[1]
                         net (fo=3, routed)           0.695   132.369    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in_0[0]
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.332   132.701 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21/O
                         net (fo=1, routed)           0.744   133.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   134.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.157 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152/CO[3]
                         net (fo=1, routed)           0.000   134.157    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   134.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   134.493 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_131/O[0]
                         net (fo=2, routed)           0.711   135.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg0[13]
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.295   135.500 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_38/O
                         net (fo=1, routed)           0.000   135.500    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/L95_in[10]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   136.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5/O[2]
                         net (fo=2, routed)           0.661   137.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5_n_5
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.302   137.480 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][9]_i_4/O
                         net (fo=1, routed)           0.334   137.814    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/result__0[-1]
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   138.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.451 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   138.451    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.568 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.568    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   138.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_31/O[3]
                         net (fo=2, routed)           0.986   139.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/p_4_in24_in_15
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.307   140.176 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79/O
                         net (fo=1, routed)           0.295   140.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.124   140.595 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29/O
                         net (fo=1, routed)           0.264   140.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_19
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124   140.983 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7/O
                         net (fo=49, routed)          0.732   141.715    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124   141.839 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9/O
                         net (fo=1, routed)           0.592   142.431    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.201 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.201    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][12]_i_3/O[0]
                         net (fo=2, routed)           0.592   144.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_123
    SLICE_X40Y85         LUT4 (Prop_lut4_I1_O)        0.299   144.314 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170/O
                         net (fo=1, routed)           0.311   144.625    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170_n_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.124   144.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_68/O
                         net (fo=1, routed)           0.788   145.536    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_20
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.124   145.660 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23/O
                         net (fo=2, routed)           0.403   146.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124   146.187 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3/O
                         net (fo=16, routed)          0.470   146.657    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3_n_0
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.124   146.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_1/O
                         net (fo=5, routed)           0.484   147.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_2
    SLICE_X41Y83         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.472    12.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X41Y83         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X41Y83         FDSE (Setup_fdse_C_S)       -0.429    12.297    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][2]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                        -147.265    
  -------------------------------------------------------------------
                         slack                               -134.969    

Slack (VIOLATED) :        -134.969ns  (required time - arrival time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        144.319ns  (logic 89.216ns (61.818%)  route 55.103ns (38.182%))
  Logic Levels:           349  (CARRY4=279 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=32 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.652     2.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X37Y55         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/hid_vector_reg[3][3]/Q
                         net (fo=3, routed)           1.427     4.829    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/hid_vector_reg[3][15][3]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[3]_P[19])
                                                      3.841     8.670 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[19]
                         net (fo=3, routed)           1.236     9.906    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/to_s14[11]
    SLICE_X36Y79         LUT3 (Prop_lut3_I0_O)        0.124    10.030 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4/O
                         net (fo=2, routed)           0.802    10.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__1_i_12__4_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I1_O)        0.124    10.956 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4/O
                         net (fo=2, routed)           0.777    11.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_3__4_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4/O
                         net (fo=1, routed)           0.000    11.856    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2_i_7__4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.403 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_carry__2/O[2]
                         net (fo=9, routed)           0.714    13.118    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/O[2]
    SLICE_X33Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    13.647 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_538/O[1]
                         net (fo=1, routed)           0.607    14.253    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_121[1]
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    14.932 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294/CO[3]
                         net (fo=1, routed)           0.000    14.932    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_294_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.255 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_139/O[1]
                         net (fo=30, routed)          0.827    16.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][5]_15[1]
    SLICE_X33Y73         LUT5 (Prop_lut5_I1_O)        0.306    16.388 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283/O
                         net (fo=1, routed)           0.000    16.388    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_283_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.938 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    16.938    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_136_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.251 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_129/O[3]
                         net (fo=59, routed)          1.045    18.296    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_9[3]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.306    18.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_756/O
                         net (fo=1, routed)           0.000    18.602    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg__2_115[3]
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.003 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492/CO[3]
                         net (fo=1, routed)           0.000    19.003    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_492_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_i_244/CO[0]
                         net (fo=848, routed)         1.020    20.294    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector_reg[1][15]_7[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I1_O)        0.373    20.667 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1111/O
                         net (fo=1, routed)           0.000    20.667    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/S[1]
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.217 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_892_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_652_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_392_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180/CO[3]
                         net (fo=1, routed)           0.000    21.559    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_180_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_74/CO[1]
                         net (fo=23, routed)          0.863    22.579    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[50]
    SLICE_X28Y69         LUT5 (Prop_lut5_I3_O)        0.329    22.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_904/O
                         net (fo=1, routed)           0.000    22.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_25[1]
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.458 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661/CO[3]
                         net (fo=1, routed)           0.000    23.458    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_661_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.572 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401/CO[3]
                         net (fo=1, routed)           0.000    23.572    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_401_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.686 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187/CO[3]
                         net (fo=1, routed)           0.000    23.686    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_187_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_76/CO[2]
                         net (fo=23, routed)          0.651    24.565    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[49]
    SLICE_X30Y69         LUT5 (Prop_lut5_I0_O)        0.313    24.878 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120/O
                         net (fo=1, routed)           0.000    24.878    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1120_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.411 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906/CO[3]
                         net (fo=1, routed)           0.000    25.411    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_906_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666/CO[3]
                         net (fo=1, routed)           0.000    25.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_666_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.645 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406/CO[3]
                         net (fo=1, routed)           0.000    25.645    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_406_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.762 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191/CO[3]
                         net (fo=1, routed)           0.000    25.762    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_191_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.991 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_77/CO[2]
                         net (fo=23, routed)          0.849    26.840    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[48]
    SLICE_X26Y69         LUT5 (Prop_lut5_I0_O)        0.310    27.150 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215/O
                         net (fo=1, routed)           0.000    27.150    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1215_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.683 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085/CO[3]
                         net (fo=1, routed)           0.000    27.683    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1085_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.800 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872/CO[3]
                         net (fo=1, routed)           0.000    27.800    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_872_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.917 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632/CO[3]
                         net (fo=1, routed)           0.000    27.917    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_632_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.034 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372/CO[3]
                         net (fo=1, routed)           0.000    28.034    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_372_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.263 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_172/CO[2]
                         net (fo=23, routed)          0.660    28.922    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[47]
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.310    29.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219/O
                         net (fo=1, routed)           0.000    29.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1219_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.782 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    29.782    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1090_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.896 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877/CO[3]
                         net (fo=1, routed)           0.000    29.896    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_877_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.010 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637/CO[3]
                         net (fo=1, routed)           0.000    30.010    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_637_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.124 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376/CO[3]
                         net (fo=1, routed)           0.000    30.124    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_376_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_173/CO[2]
                         net (fo=23, routed)          0.709    31.061    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[46]
    SLICE_X28Y74         LUT5 (Prop_lut5_I0_O)        0.313    31.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223/O
                         net (fo=1, routed)           0.000    31.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1223_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.924 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095/CO[3]
                         net (fo=1, routed)           0.009    31.933    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1095_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.047 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882/CO[3]
                         net (fo=1, routed)           0.000    32.047    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_882_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_642_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_384_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.503 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_175/CO[2]
                         net (fo=23, routed)          0.666    33.169    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[45]
    SLICE_X30Y75         LUT5 (Prop_lut5_I0_O)        0.313    33.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227/O
                         net (fo=1, routed)           0.000    33.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1227_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.015 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100/CO[3]
                         net (fo=1, routed)           0.000    34.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1100_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.132 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887/CO[3]
                         net (fo=1, routed)           0.000    34.132    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_887_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.249 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647/CO[3]
                         net (fo=1, routed)           0.000    34.249    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_647_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.366 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388/CO[3]
                         net (fo=1, routed)           0.000    34.366    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_388_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.595 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_176/CO[2]
                         net (fo=23, routed)          0.815    35.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[44]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.310    35.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232/O
                         net (fo=1, routed)           0.000    35.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1232_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121/CO[3]
                         net (fo=1, routed)           0.000    36.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1121_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_911_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671/CO[3]
                         net (fo=1, routed)           0.000    36.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_671_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415/CO[3]
                         net (fo=1, routed)           0.000    36.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_415_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_196/CO[2]
                         net (fo=23, routed)          0.913    37.753    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[43]
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.066 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236/O
                         net (fo=1, routed)           0.000    38.066    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1236_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.599 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126/CO[3]
                         net (fo=1, routed)           0.000    38.599    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1126_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.716 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916/CO[3]
                         net (fo=1, routed)           0.000    38.716    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_916_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.833 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676/CO[3]
                         net (fo=1, routed)           0.000    38.833    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_676_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.950 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419/CO[3]
                         net (fo=1, routed)           0.000    38.950    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_419_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.179 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_197/CO[2]
                         net (fo=23, routed)          0.672    39.851    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[42]
    SLICE_X34Y77         LUT5 (Prop_lut5_I0_O)        0.310    40.161 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240/O
                         net (fo=1, routed)           0.000    40.161    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1240_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.694 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131/CO[3]
                         net (fo=1, routed)           0.000    40.694    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1131_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.811 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921/CO[3]
                         net (fo=1, routed)           0.000    40.811    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_921_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.928 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681/CO[3]
                         net (fo=1, routed)           0.000    40.928    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_681_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.045 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427/CO[3]
                         net (fo=1, routed)           0.000    41.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_427_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    41.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_199/CO[2]
                         net (fo=23, routed)          0.682    41.956    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[41]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.310    42.266 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167/O
                         net (fo=1, routed)           0.000    42.266    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1167_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.816 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976/CO[3]
                         net (fo=1, routed)           0.000    42.816    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_976_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.930 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926/CO[3]
                         net (fo=1, routed)           0.000    42.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_926_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.044 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686/CO[3]
                         net (fo=1, routed)           0.000    43.044    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_686_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431/CO[3]
                         net (fo=1, routed)           0.000    43.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_431_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_200/CO[2]
                         net (fo=23, routed)          0.660    44.045    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[40]
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.313    44.358 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984/O
                         net (fo=1, routed)           0.000    44.358    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_984_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.908 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746/CO[3]
                         net (fo=1, routed)           0.000    44.908    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_746_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.022 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741/CO[3]
                         net (fo=1, routed)           0.000    45.022    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_741_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.136 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691/CO[3]
                         net (fo=1, routed)           0.000    45.136    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_691_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.250 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439/CO[3]
                         net (fo=1, routed)           0.000    45.250    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_439_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.478 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_202/CO[2]
                         net (fo=23, routed)          0.717    46.195    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[39]
    SLICE_X31Y80         LUT5 (Prop_lut5_I0_O)        0.313    46.508 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975/O
                         net (fo=1, routed)           0.000    46.508    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_975_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.058 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732/CO[3]
                         net (fo=1, routed)           0.000    47.058    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_732_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487/CO[3]
                         net (fo=1, routed)           0.000    47.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_487_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482/CO[3]
                         net (fo=1, routed)           0.000    47.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_482_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443/CO[3]
                         net (fo=1, routed)           0.000    47.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_443_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    47.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_203/CO[2]
                         net (fo=23, routed)          0.663    48.291    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[38]
    SLICE_X30Y80         LUT5 (Prop_lut5_I0_O)        0.313    48.604 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967/O
                         net (fo=1, routed)           0.000    48.604    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_967_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.137 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726/CO[3]
                         net (fo=1, routed)           0.000    49.137    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_726_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.254 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476/CO[3]
                         net (fo=1, routed)           0.000    49.254    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_476_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.371 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    49.371    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_239_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.488 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235/CO[3]
                         net (fo=1, routed)           0.000    49.488    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_235_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.717 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_204/CO[2]
                         net (fo=23, routed)          0.709    50.426    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[37]
    SLICE_X28Y79         LUT5 (Prop_lut5_I0_O)        0.310    50.736 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962/O
                         net (fo=1, routed)           0.000    50.736    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_962_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.286 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721/CO[3]
                         net (fo=1, routed)           0.000    51.286    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_721_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.400 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471/CO[3]
                         net (fo=1, routed)           0.000    51.400    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_471_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.514 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230/CO[3]
                         net (fo=1, routed)           0.000    51.514    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_230_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.628 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    51.628    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_100_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    51.856 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_99/CO[2]
                         net (fo=23, routed)          0.947    52.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[36]
    SLICE_X29Y78         LUT5 (Prop_lut5_I3_O)        0.313    53.116 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_724/O
                         net (fo=1, routed)           0.000    53.116    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_58[1]
    SLICE_X29Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.666 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    53.666    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_470_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.780 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229/CO[3]
                         net (fo=1, routed)           0.000    53.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_229_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.894 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98/CO[3]
                         net (fo=1, routed)           0.000    53.894    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_98_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.122 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_38/CO[2]
                         net (fo=23, routed)          0.688    54.810    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[35]
    SLICE_X26Y81         LUT5 (Prop_lut5_I0_O)        0.313    55.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992/O
                         net (fo=1, routed)           0.000    55.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_992_n_0
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    55.656 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760/CO[3]
                         net (fo=1, routed)           0.000    55.656    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_760_n_0
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.773 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.773    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_498_n_0
    SLICE_X26Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.890 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246/CO[3]
                         net (fo=1, routed)           0.000    55.890    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_246_n_0
    SLICE_X26Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.007 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    56.007    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_108_n_0
    SLICE_X26Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    56.236 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_40/CO[2]
                         net (fo=23, routed)          0.643    56.879    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[34]
    SLICE_X27Y82         LUT5 (Prop_lut5_I0_O)        0.310    57.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996/O
                         net (fo=1, routed)           0.000    57.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_996_n_0
    SLICE_X27Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.739 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765/CO[3]
                         net (fo=1, routed)           0.000    57.739    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_765_n_0
    SLICE_X27Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.853 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503/CO[3]
                         net (fo=1, routed)           0.000    57.853    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_503_n_0
    SLICE_X27Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.967 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251/CO[3]
                         net (fo=1, routed)           0.000    57.967    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_251_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.081 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    58.081    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_116_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    58.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_42/CO[2]
                         net (fo=23, routed)          0.617    58.926    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[33]
    SLICE_X26Y86         LUT5 (Prop_lut5_I0_O)        0.313    59.239 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000/O
                         net (fo=1, routed)           0.000    59.239    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1000_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.772 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770/CO[3]
                         net (fo=1, routed)           0.000    59.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_770_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.889 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508/CO[3]
                         net (fo=1, routed)           0.000    59.889    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_508_n_0
    SLICE_X26Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.006 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256/CO[3]
                         net (fo=1, routed)           0.000    60.006    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_256_n_0
    SLICE_X26Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    60.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_120_n_0
    SLICE_X26Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    60.352 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_43/CO[2]
                         net (fo=23, routed)          0.649    61.001    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[32]
    SLICE_X27Y87         LUT5 (Prop_lut5_I0_O)        0.310    61.311 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143/O
                         net (fo=1, routed)           0.000    61.311    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1143_n_0
    SLICE_X27Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935/CO[3]
                         net (fo=1, routed)           0.000    61.861    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_935_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700/CO[3]
                         net (fo=1, routed)           0.000    61.975    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_700_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450/CO[3]
                         net (fo=1, routed)           0.000    62.089    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_450_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    62.203    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_209_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    62.431 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_89/CO[2]
                         net (fo=23, routed)          0.720    63.151    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[31]
    SLICE_X28Y86         LUT5 (Prop_lut5_I0_O)        0.313    63.464 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147/O
                         net (fo=1, routed)           0.000    63.464    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1147_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.014 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940/CO[3]
                         net (fo=1, routed)           0.000    64.014    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_940_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.128 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    64.128    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_705_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.242 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455/CO[3]
                         net (fo=1, routed)           0.000    64.242    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_455_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.356 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213/CO[3]
                         net (fo=1, routed)           0.000    64.356    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_213_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    64.584 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_90/CO[2]
                         net (fo=23, routed)          0.645    65.228    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[30]
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.313    65.541 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151/O
                         net (fo=1, routed)           0.000    65.541    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1151_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.091 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945/CO[3]
                         net (fo=1, routed)           0.000    66.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_945_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.205 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710/CO[3]
                         net (fo=1, routed)           0.000    66.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_710_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.319 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460/CO[3]
                         net (fo=1, routed)           0.000    66.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_460_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.433 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221/CO[3]
                         net (fo=1, routed)           0.000    66.433    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_221_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.661 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_92/CO[2]
                         net (fo=23, routed)          0.785    67.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[29]
    SLICE_X30Y85         LUT5 (Prop_lut5_I0_O)        0.313    67.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155/O
                         net (fo=1, routed)           0.000    67.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1155_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.292 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950/CO[3]
                         net (fo=1, routed)           0.000    68.292    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_950_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.409 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715/CO[3]
                         net (fo=1, routed)           0.000    68.409    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_715_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.526 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465/CO[3]
                         net (fo=1, routed)           0.000    68.526    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_465_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.643 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225/CO[3]
                         net (fo=1, routed)           0.000    68.643    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_225_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    68.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_93/CO[2]
                         net (fo=23, routed)          0.908    69.780    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[28]
    SLICE_X32Y85         LUT5 (Prop_lut5_I3_O)        0.310    70.090 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][9]_i_58/O
                         net (fo=1, routed)           0.000    70.090    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_74[1]
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.623 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    70.623    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_47_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.740 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.740    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_38_n_0
    SLICE_X32Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.857 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.857    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_23_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    71.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_11/CO[2]
                         net (fo=23, routed)          0.672    71.757    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[27]
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.310    72.067 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84/O
                         net (fo=1, routed)           0.000    72.067    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_84_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.617 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59/CO[3]
                         net (fo=1, routed)           0.000    72.617    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_59_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.731 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.731    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_43_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.845    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_33_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.959 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.959    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_15_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    73.187 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_12/CO[2]
                         net (fo=23, routed)          0.828    74.016    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[26]
    SLICE_X34Y83         LUT5 (Prop_lut5_I0_O)        0.313    74.329 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80/O
                         net (fo=1, routed)           0.000    74.329    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_80_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.862 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54/CO[3]
                         net (fo=1, routed)           0.000    74.862    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_54_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.979 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.979    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_38_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_27_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.213 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.213    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_14_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    75.442 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_9/CO[2]
                         net (fo=25, routed)          0.479    75.921    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[25]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.310    76.231 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76/O
                         net (fo=1, routed)           0.000    76.231    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_76_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49/CO[3]
                         net (fo=1, routed)           0.000    76.781    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_49_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.895 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.895    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_33_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.009 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22/CO[3]
                         net (fo=1, routed)           0.000    77.009    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_22_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.123 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    77.123    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_13_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    77.351 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_13/CO[2]
                         net (fo=24, routed)          0.976    78.326    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[24]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.313    78.639 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72/O
                         net (fo=1, routed)           0.000    78.639    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_72_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.189 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    79.189    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_48_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.303 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    79.303    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_32_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.417 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    79.417    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_21_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.531 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.531    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_12_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    79.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_6/CO[2]
                         net (fo=24, routed)          0.879    80.638    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[23]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.313    80.951 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129/O
                         net (fo=1, routed)           0.000    80.951    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_129_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.501 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95/CO[3]
                         net (fo=1, routed)           0.000    81.501    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_95_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_24_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.729 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.729    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_19_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.843 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    81.843    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.071 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_10/CO[2]
                         net (fo=24, routed)          0.712    82.783    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[22]
    SLICE_X42Y81         LUT2 (Prop_lut2_I1_O)        0.313    83.096 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020/O
                         net (fo=1, routed)           0.000    83.096    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1020_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.629 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791/CO[3]
                         net (fo=1, routed)           0.000    83.629    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_791_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.746 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.746    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_69_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.863 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.863    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_9_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.980 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.980    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    84.209 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][3]_i_4/CO[2]
                         net (fo=24, routed)          0.689    84.898    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[21]
    SLICE_X45Y83         LUT2 (Prop_lut2_I1_O)        0.310    85.208 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016/O
                         net (fo=1, routed)           0.000    85.208    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1016_n_0
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.758 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786/CO[3]
                         net (fo=1, routed)           0.000    85.758    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_786_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.872 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524/CO[3]
                         net (fo=1, routed)           0.000    85.872    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_524_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.986 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.986    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_41_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.100 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.100    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_8_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.328 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][2]_i_7/CO[2]
                         net (fo=24, routed)          0.689    87.017    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[20]
    SLICE_X43Y84         LUT2 (Prop_lut2_I1_O)        0.313    87.330 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012/O
                         net (fo=1, routed)           0.000    87.330    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1012_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.880 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781/CO[3]
                         net (fo=1, routed)           0.000    87.880    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_781_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.994 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519/CO[3]
                         net (fo=1, routed)           0.000    87.994    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_519_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.108 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267/CO[3]
                         net (fo=1, routed)           0.000    88.108    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_267_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.222 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    88.222    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_17_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.450 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][1]_i_4/CO[2]
                         net (fo=24, routed)          0.586    89.035    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[19]
    SLICE_X42Y88         LUT2 (Prop_lut2_I1_O)        0.313    89.348 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008/O
                         net (fo=1, routed)           0.000    89.348    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1008_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776/CO[3]
                         net (fo=1, routed)           0.000    89.881    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_776_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514/CO[3]
                         net (fo=1, routed)           0.000    89.998    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_514_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262/CO[3]
                         net (fo=1, routed)           0.000    90.115    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_262_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    90.232    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_125_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    90.461 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_7/CO[2]
                         net (fo=24, routed)          0.711    91.172    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[18]
    SLICE_X40Y87         LUT2 (Prop_lut2_I1_O)        0.310    91.482 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004/O
                         net (fo=1, routed)           0.000    91.482    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1004_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.032 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775/CO[3]
                         net (fo=1, routed)           0.000    92.032    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_775_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.146 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513/CO[3]
                         net (fo=1, routed)           0.000    92.146    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_513_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.260 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261/CO[3]
                         net (fo=1, routed)           0.000    92.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_261_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.374 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    92.374    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_124_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    92.602 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_44/CO[2]
                         net (fo=24, routed)          0.844    93.446    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[17]
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.313    93.759 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199/O
                         net (fo=1, routed)           0.000    93.759    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1199_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.309 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    94.309    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1052_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830/CO[3]
                         net (fo=1, routed)           0.000    94.423    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_830_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.537 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618/CO[3]
                         net (fo=1, routed)           0.000    94.537    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_618_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.651 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355/CO[3]
                         net (fo=1, routed)           0.000    94.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_355_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    94.879 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_40/CO[2]
                         net (fo=24, routed)          0.540    95.419    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[16]
    SLICE_X38Y90         LUT2 (Prop_lut2_I1_O)        0.313    95.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195/O
                         net (fo=1, routed)           0.000    95.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1195_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    96.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1047_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.382 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825/CO[3]
                         net (fo=1, routed)           0.000    96.382    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_825_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.499 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566/CO[3]
                         net (fo=1, routed)           0.000    96.499    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_566_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.616 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354/CO[3]
                         net (fo=1, routed)           0.000    96.616    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_354_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.845 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_156/CO[2]
                         net (fo=25, routed)          0.565    97.410    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[15]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.310    97.720 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191/O
                         net (fo=1, routed)           0.000    97.720    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1191_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042/CO[3]
                         net (fo=1, routed)           0.000    98.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1042_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820/CO[3]
                         net (fo=1, routed)           0.000    98.384    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_820_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.498 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558/CO[3]
                         net (fo=1, routed)           0.000    98.498    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_558_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.612 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    98.612    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_317_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.840 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_316/CO[2]
                         net (fo=24, routed)          0.825    99.665    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[14]
    SLICE_X37Y94         LUT2 (Prop_lut2_I1_O)        0.313    99.978 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187/O
                         net (fo=1, routed)           0.000    99.978    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1187_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.528 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037/CO[3]
                         net (fo=1, routed)           0.000   100.528    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1037_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.642 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819/CO[3]
                         net (fo=1, routed)           0.000   100.642    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_819_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.756 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557/CO[3]
                         net (fo=1, routed)           0.000   100.756    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_557_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.870 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315/CO[3]
                         net (fo=1, routed)           0.000   100.870    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_315_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   101.098 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_146/CO[2]
                         net (fo=25, routed)          0.832   101.930    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[13]
    SLICE_X35Y95         LUT2 (Prop_lut2_I1_O)        0.313   102.243 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183/O
                         net (fo=1, routed)           0.000   102.243    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1183_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.793 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032/CO[3]
                         net (fo=1, routed)           0.000   102.793    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1032_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.907 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814/CO[3]
                         net (fo=1, routed)           0.000   102.907    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_814_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.021 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587/CO[3]
                         net (fo=1, routed)           0.000   103.021    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_587_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.135 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333/CO[3]
                         net (fo=1, routed)           0.000   103.135    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_333_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   103.363 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_332/CO[2]
                         net (fo=24, routed)          0.844   104.207    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[12]
    SLICE_X33Y93         LUT2 (Prop_lut2_I1_O)        0.313   104.520 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179/O
                         net (fo=1, routed)           0.000   104.520    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1179_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.070 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027/CO[3]
                         net (fo=1, routed)           0.000   105.070    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1027_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.184 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809/CO[3]
                         net (fo=1, routed)           0.000   105.184    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_809_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.298 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552/CO[3]
                         net (fo=1, routed)           0.000   105.298    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_552_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.412 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331/CO[3]
                         net (fo=1, routed)           0.000   105.412    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_331_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   105.640 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_151/CO[2]
                         net (fo=24, routed)          0.930   106.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[11]
    SLICE_X32Y91         LUT2 (Prop_lut2_I1_O)        0.313   106.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175/O
                         net (fo=1, routed)           0.000   106.883    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1175_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   107.416 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022/CO[3]
                         net (fo=1, routed)           0.000   107.416    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1022_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.533 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804/CO[3]
                         net (fo=1, routed)           0.000   107.533    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_804_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.650 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   107.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_544_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.767 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307/CO[3]
                         net (fo=1, routed)           0.000   107.767    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_307_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   107.996 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_306/CO[2]
                         net (fo=24, routed)          0.863   108.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[10]
    SLICE_X31Y91         LUT2 (Prop_lut2_I1_O)        0.310   109.168 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171/O
                         net (fo=1, routed)           0.000   109.168    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1171_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.718 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021/CO[3]
                         net (fo=1, routed)           0.000   109.718    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1021_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.832 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803/CO[3]
                         net (fo=1, routed)           0.000   109.832    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_803_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.946 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543/CO[3]
                         net (fo=1, routed)           0.000   109.946    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_543_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.060 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305/CO[3]
                         net (fo=1, routed)           0.000   110.060    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_305_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   110.288 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_144/CO[2]
                         net (fo=25, routed)          0.780   111.068    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[9]
    SLICE_X30Y91         LUT2 (Prop_lut2_I1_O)        0.313   111.381 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211/O
                         net (fo=1, routed)           0.000   111.381    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1211_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   111.914 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071/CO[3]
                         net (fo=1, routed)           0.000   111.914    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1071_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.031 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854/CO[3]
                         net (fo=1, routed)           0.000   112.031    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_854_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.148 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609/CO[3]
                         net (fo=1, routed)           0.000   112.148    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_609_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.265 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347/CO[3]
                         net (fo=1, routed)           0.000   112.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_347_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   112.494 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_155/CO[2]
                         net (fo=25, routed)          0.466   112.960    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[8]
    SLICE_X30Y96         LUT2 (Prop_lut2_I1_O)        0.310   113.270 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207/O
                         net (fo=1, routed)           0.000   113.270    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1207_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   113.803 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066/CO[3]
                         net (fo=1, routed)           0.000   113.803    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1066_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.920 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849/CO[3]
                         net (fo=1, routed)           0.000   113.920    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_849_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.037 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604/CO[3]
                         net (fo=1, routed)           0.000   114.037    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_604_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   114.154 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346/CO[3]
                         net (fo=1, routed)           0.001   114.155    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_346_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   114.384 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_154/CO[2]
                         net (fo=25, routed)          0.692   115.076    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[7]
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.310   115.386 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203/O
                         net (fo=1, routed)           0.000   115.386    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_1203_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   115.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061/CO[3]
                         net (fo=1, routed)           0.000   115.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_1061_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840/CO[3]
                         net (fo=1, routed)           0.000   116.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_840_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599/CO[3]
                         net (fo=1, routed)           0.000   116.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_599_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342/CO[3]
                         net (fo=1, routed)           0.000   116.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_342_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   116.506 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_330/CO[2]
                         net (fo=24, routed)          0.857   117.363    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[6]
    SLICE_X27Y100        LUT5 (Prop_lut5_I3_O)        0.313   117.676 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1064/O
                         net (fo=1, routed)           0.000   117.676    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_118[1]
    SLICE_X27Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   118.226 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.226    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_835_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.340 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579/CO[3]
                         net (fo=1, routed)           0.000   118.340    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_579_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   118.454 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341/CO[3]
                         net (fo=1, routed)           0.000   118.454    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_341_n_0
    SLICE_X27Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.682 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_153/CO[2]
                         net (fo=24, routed)          0.792   119.474    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[5]
    SLICE_X26Y98         LUT2 (Prop_lut2_I1_O)        0.313   119.787 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149/O
                         net (fo=1, routed)           0.000   119.787    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_149_n_0
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   120.320 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116/CO[3]
                         net (fo=1, routed)           0.000   120.320    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_116_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.437 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90/CO[3]
                         net (fo=1, routed)           0.001   120.438    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_90_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.555 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571/CO[3]
                         net (fo=1, routed)           0.000   120.555    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_571_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.672 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323/CO[3]
                         net (fo=1, routed)           0.000   120.672    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_323_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.901 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_322/CO[2]
                         net (fo=24, routed)          0.871   121.772    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[4]
    SLICE_X26Y92         LUT2 (Prop_lut2_I1_O)        0.310   122.082 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145/O
                         net (fo=1, routed)           0.000   122.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_145_n_0
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.615 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111/CO[3]
                         net (fo=1, routed)           0.000   122.615    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_111_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.732 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85/CO[3]
                         net (fo=1, routed)           0.000   122.732    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_85_n_0
    SLICE_X26Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.849 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   122.849    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_57_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.966 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321/CO[3]
                         net (fo=1, routed)           0.000   122.966    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_321_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   123.195 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_148/CO[2]
                         net (fo=25, routed)          0.653   123.848    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[3]
    SLICE_X27Y93         LUT2 (Prop_lut2_I1_O)        0.310   124.158 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141/O
                         net (fo=1, routed)           0.000   124.158    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_141_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.708 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106/CO[3]
                         net (fo=1, routed)           0.000   124.708    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_106_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80/CO[3]
                         net (fo=1, routed)           0.000   124.822    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_80_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   124.936    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_52_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   125.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_31_n_0
    SLICE_X27Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   125.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_149/CO[2]
                         net (fo=26, routed)          0.717   125.995    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[2]
    SLICE_X28Y94         LUT2 (Prop_lut2_I1_O)        0.313   126.308 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137/O
                         net (fo=1, routed)           0.000   126.308    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_137_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.858 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101/CO[3]
                         net (fo=1, routed)           0.000   126.858    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_101_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.972 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   126.972    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_75_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.086 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   127.086    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_47_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.200 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000   127.200    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_27_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.428 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_11/CO[2]
                         net (fo=24, routed)          0.673   128.101    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in[1]
    SLICE_X29Y95         LUT2 (Prop_lut2_I1_O)        0.313   128.414 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133/O
                         net (fo=1, routed)           0.000   128.414    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_133_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.964 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100/CO[3]
                         net (fo=1, routed)           0.000   128.964    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_100_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.078 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74/CO[3]
                         net (fo=1, routed)           0.000   129.078    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_74_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.192 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   129.192    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_46_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.306 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   129.306    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.534 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_9/CO[2]
                         net (fo=24, routed)          0.785   130.319    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/arg00_in[0]
    SLICE_X32Y96         LUT5 (Prop_lut5_I3_O)        0.313   130.632 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/MC/out_vector[1][15]_i_1083/O
                         net (fo=1, routed)           0.000   130.632    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_129[0]
    SLICE_X32Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.165 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867/CO[3]
                         net (fo=1, routed)           0.000   131.165    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_867_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.282 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627/CO[3]
                         net (fo=1, routed)           0.000   131.282    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_627_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.399 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363/CO[3]
                         net (fo=1, routed)           0.000   131.399    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_363_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.516 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167/CO[3]
                         net (fo=1, routed)           0.001   131.517    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_167_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.674 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_65/CO[1]
                         net (fo=3, routed)           0.695   132.369    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg00_in_0[0]
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.332   132.701 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21/O
                         net (fo=1, routed)           0.744   133.445    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_21_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   134.040 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   134.040    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_8_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.157 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152/CO[3]
                         net (fo=1, routed)           0.000   134.157    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_152_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.274 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145/CO[3]
                         net (fo=1, routed)           0.000   134.274    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_145_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   134.493 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_131/O[0]
                         net (fo=2, routed)           0.711   135.205    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg0[13]
    SLICE_X37Y81         LUT4 (Prop_lut4_I3_O)        0.295   135.500 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][0]_i_38/O
                         net (fo=1, routed)           0.000   135.500    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/L95_in[10]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   136.050 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   136.050    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_12_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.164 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6/CO[3]
                         net (fo=1, routed)           0.000   136.164    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][0]_i_6_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   136.278 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   136.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   136.517 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5/O[2]
                         net (fo=2, routed)           0.661   137.178    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][5]_i_5_n_5
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.302   137.480 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][9]_i_4/O
                         net (fo=1, routed)           0.334   137.814    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/result__0[-1]
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   138.334 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.334    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][9]_i_3_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.451 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   138.451    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_12_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   138.568 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   138.568    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_3_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   138.883 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][15]_i_31/O[3]
                         net (fo=2, routed)           0.986   139.869    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/GEN2[1].neu/sig/p_4_in24_in_15
    SLICE_X41Y89         LUT4 (Prop_lut4_I0_O)        0.307   140.176 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79/O
                         net (fo=1, routed)           0.295   140.471    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_79_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.124   140.595 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_29/O
                         net (fo=1, routed)           0.264   140.859    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_19
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124   140.983 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7/O
                         net (fo=49, routed)          0.732   141.715    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124   141.839 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9/O
                         net (fo=1, routed)           0.592   142.431    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][4]_i_9_n_0
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   143.087 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.087    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][4]_i_3_n_0
    SLICE_X41Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   143.201 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   143.201    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][8]_i_3_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   143.423 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector_reg[1][12]_i_3/O[0]
                         net (fo=2, routed)           0.592   144.015    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_123
    SLICE_X40Y85         LUT4 (Prop_lut4_I1_O)        0.299   144.314 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170/O
                         net (fo=1, routed)           0.311   144.625    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_170_n_0
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.124   144.749 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector[1][15]_i_68/O
                         net (fo=1, routed)           0.788   145.536    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/arg__2_20
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.124   145.660 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23/O
                         net (fo=2, routed)           0.403   146.063    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][15]_i_23_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.124   146.187 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3/O
                         net (fo=16, routed)          0.470   146.657    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][14]_i_3_n_0
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.124   146.781 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer/GEN2[1].neu/sig/out_vector[1][5]_i_1/O
                         net (fo=5, routed)           0.484   147.265    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_layer_n_2
    SLICE_X41Y83         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.472    12.651    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X41Y83         FDSE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X41Y83         FDSE (Setup_fdse_C_S)       -0.429    12.297    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[1][3]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                        -147.265    
  -------------------------------------------------------------------
                         slack                               -134.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.940%)  route 0.253ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.253     1.295    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_awaddr[11]
    SLICE_X35Y100        FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.912     1.278    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[13]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.017     1.260    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/axi_awaddr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.054     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[8]
    SLICE_X36Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.215 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1_n_0
    SLICE_X36Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.289     0.988    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.121     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.067%)  route 0.317ns (65.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.317     1.456    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X36Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.825     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.893    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.075     0.968    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.483%)  route 0.297ns (61.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.542     0.878    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/s00_axi_aclk
    SLICE_X53Y78         FDRE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/out_vector_reg[0][10]/Q
                         net (fo=1, routed)           0.297     1.316    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/output0[10]
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN/nn/neu/reg_rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/D[9]
    SLICE_X47Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.813     1.179    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X47Y79         FDCE (Hold_fdce_C_D)         0.091     1.235    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.640     0.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X32Y105        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y105        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.411%)  route 0.208ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.208     1.344    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.640     0.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X32Y105        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y105        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.859%)  route 0.426ns (75.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.426     1.461    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][24]
    SLICE_X38Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X38Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.089     1.331    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.640%)  route 0.206ns (59.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.206     1.240    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_0/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_1/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_2/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_3/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEMTEST/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_OUTPUT/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_EXPECTED_OUTPUT/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_0/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_INPUT_1/memory_reg/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y78  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y78  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y80  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y80  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y80  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y80  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y78  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y81  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y82  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y82  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y82  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y82  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.642ns (12.990%)  route 4.300ns (87.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          3.170     8.079    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X47Y79         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.467    12.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.642ns (12.990%)  route 4.300ns (87.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          3.170     8.079    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X47Y79         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.467    12.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[11]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.642ns (12.990%)  route 4.300ns (87.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          3.170     8.079    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X47Y79         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.467    12.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[12]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.642ns (12.990%)  route 4.300ns (87.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          3.170     8.079    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X47Y79         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.467    12.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[13]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X47Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.642ns (12.990%)  route 4.300ns (87.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          3.170     8.079    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X46Y79         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.467    12.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X46Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[14]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X46Y79         FDCE (Recov_fdce_C_CLR)     -0.319    12.302    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.642ns (12.990%)  route 4.300ns (87.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          3.170     8.079    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X46Y79         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.467    12.646    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X46Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[15]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X46Y79         FDCE (Recov_fdce_C_CLR)     -0.319    12.302    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.642ns (13.763%)  route 4.023ns (86.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          2.893     7.802    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X30Y74         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.508    12.687    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X30Y74         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[3]/C
                         clock pessimism              0.129    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X30Y74         FDCE (Recov_fdce_C_CLR)     -0.319    12.343    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.642ns (14.171%)  route 3.888ns (85.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          2.758     7.667    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X28Y73         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.510    12.689    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X28Y73         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[4]/C
                         clock pessimism              0.129    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X28Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.259    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.642ns (14.171%)  route 3.888ns (85.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          2.758     7.667    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X28Y73         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.510    12.689    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X28Y73         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[6]/C
                         clock pessimism              0.129    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X28Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.259    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.642ns (14.490%)  route 3.789ns (85.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.130     4.785    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.124     4.909 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          2.658     7.568    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y77         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         1.507    12.686    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y77         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[2]/C
                         clock pessimism              0.129    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X26Y77         FDCE (Recov_fdce_C_CLR)     -0.361    12.300    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[2]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_epoch_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.209ns (18.358%)  route 0.929ns (81.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          0.496     2.111    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X34Y94         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_epoch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.825     1.191    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X34Y94         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_epoch_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_epoch_reg
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.209ns (15.563%)  route 1.134ns (84.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          0.701     2.316    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X34Y83         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.818     1.184    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X34Y83         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X34Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.209ns (14.157%)  route 1.267ns (85.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          0.834     2.449    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X31Y79         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.833     1.199    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X31Y79         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[0]/C
                         clock pessimism             -0.035     1.164    
    SLICE_X31Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.209ns (13.166%)  route 1.378ns (86.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          0.945     2.560    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y75         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.827     1.193    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y75         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[0]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X26Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/rd_data_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.209ns (13.166%)  route 1.378ns (86.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          0.945     2.560    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y75         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.827     1.193    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y75         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[1]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X26Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.209ns (13.166%)  route 1.378ns (86.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          0.945     2.560    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y75         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.827     1.193    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y75         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[7]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X26Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.209ns (12.461%)  route 1.468ns (87.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          1.035     2.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y74         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.827     1.193    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y74         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[1]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X26Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.209ns (12.461%)  route 1.468ns (87.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          1.035     2.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y74         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.827     1.193    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y74         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[3]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X26Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.209ns (12.461%)  route 1.468ns (87.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          1.035     2.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y74         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.827     1.193    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y74         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X26Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.209ns (12.461%)  route 1.468ns (87.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.637     0.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.433     1.570    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X36Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=85, routed)          1.035     2.650    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X26Y74         FDCE                                         f  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=842, routed)         0.827     1.193    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X26Y74         FDCE                                         r  design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[7]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X26Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.091    design_1_i/nn_axi_0/U0/nn_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  1.559    





