// Seed: 2131510979
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wire id_3
);
  assign id_1 = id_0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output wand id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7,
    output supply1 id_8,
    output tri id_9,
    output tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    output tri0 id_13
);
  wire id_15, id_16;
  wire id_17;
  tri0 id_18 = -1;
  always @(posedge id_1 or -1);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
