

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Sun Feb 18 11:19:08 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        hls_gemm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |    Modules    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |    & Loops    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +---------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ matrix_mult  |  Timing|  -0.54|     2057|  2.057e+04|         -|     2058|     -|        no|     -|  8 (3%)|  354 (~0%)|  1204 (2%)|    -|
    | o Row_Col     |      II|   7.30|     2055|  2.055e+04|        16|        8|   256|       yes|     -|       -|          -|          -|    -|
    +---------------+--------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| a_address0    | out       | 8        |
| a_address1    | out       | 8        |
| a_q0          | in        | 8        |
| a_q1          | in        | 8        |
| b_address0    | out       | 8        |
| b_address1    | out       | 8        |
| b_q0          | in        | 8        |
| b_q1          | in        | 8        |
| prod_address0 | out       | 8        |
| prod_d0       | out       | 32       |
+---------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| a        | in        | ap_uint<8>*  |
| b        | in        | ap_uint<8>*  |
| prod     | out       | ap_uint<32>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_address0    | port    | offset   |
| a        | a_ce0         | port    |          |
| a        | a_q0          | port    |          |
| a        | a_address1    | port    | offset   |
| a        | a_ce1         | port    |          |
| a        | a_q1          | port    |          |
| b        | b_address0    | port    | offset   |
| b        | b_ce0         | port    |          |
| b        | b_q0          | port    |          |
| b        | b_address1    | port    | offset   |
| b        | b_ce1         | port    |          |
| b        | b_q1          | port    |          |
| prod     | prod_address0 | port    | offset   |
| prod     | prod_ce0      | port    |          |
| prod     | prod_we0      | port    |          |
| prod     | prod_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+-----+-----------+---------+
| Name                                 | DSP | Pragma | Variable    | Op  | Impl      | Latency |
+--------------------------------------+-----+--------+-------------+-----+-----------+---------+
| + matrix_mult                        | 8   |        |             |     |           |         |
|   add_ln10_1_fu_478_p2               |     |        | add_ln10_1  | add | fabric    | 0       |
|   add_ln10_fu_490_p2                 |     |        | add_ln10    | add | fabric    | 0       |
|   add_ln16_15_fu_875_p2              |     |        | add_ln16_15 | add | fabric    | 0       |
|   add_ln16_16_fu_573_p2              |     |        | add_ln16_16 | add | fabric    | 0       |
|   add_ln16_17_fu_584_p2              |     |        | add_ln16_17 | add | fabric    | 0       |
|   add_ln16_18_fu_618_p2              |     |        | add_ln16_18 | add | fabric    | 0       |
|   add_ln16_19_fu_629_p2              |     |        | add_ln16_19 | add | fabric    | 0       |
|   add_ln16_20_fu_660_p2              |     |        | add_ln16_20 | add | fabric    | 0       |
|   add_ln16_21_fu_952_p2              |     |        | add_ln16_21 | add | fabric    | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U16 | 1   |        | mul_ln16    | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U8              |     |        | mul_ln16_1  | mul | auto      | 0       |
|   mul_8ns_8ns_16_1_1_U1              |     |        | mul_ln16_2  | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U9  | 1   |        | mul_ln16_3  | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U2              |     |        | mul_ln16_4  | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U10 | 1   |        | mul_ln16_5  | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U3              |     |        | mul_ln16_6  | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U11 | 1   |        | mul_ln16_7  | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U4              |     |        | mul_ln16_8  | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U12 | 1   |        | mul_ln16_9  | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U5              |     |        | mul_ln16_10 | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U13 | 1   |        | mul_ln16_11 | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U6              |     |        | mul_ln16_12 | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U14 | 1   |        | mul_ln16_13 | mul | dsp_slice | 3       |
|   mul_8ns_8ns_16_1_1_U7              |     |        | mul_ln16_14 | mul | auto      | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U15 | 1   |        | mul_ln16_15 | mul | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U16 | 1   |        | add_ln16    | add | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U9  | 1   |        | add_ln16_1  | add | dsp_slice | 3       |
|   add_ln16_2_fu_1136_p2              |     |        | add_ln16_2  | add | fabric    | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U10 | 1   |        | add_ln16_3  | add | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U11 | 1   |        | add_ln16_4  | add | dsp_slice | 3       |
|   add_ln16_5_fu_1005_p2              |     |        | add_ln16_5  | add | fabric    | 0       |
|   add_ln16_6_fu_1149_p2              |     |        | add_ln16_6  | add | fabric    | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U12 | 1   |        | add_ln16_7  | add | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U13 | 1   |        | add_ln16_8  | add | dsp_slice | 3       |
|   add_ln16_9_fu_1067_p2              |     |        | add_ln16_9  | add | fabric    | 0       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U14 | 1   |        | add_ln16_10 | add | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_16ns_17_4_1_U15 | 1   |        | add_ln16_11 | add | dsp_slice | 3       |
|   add_ln16_12_fu_1114_p2             |     |        | add_ln16_12 | add | fabric    | 0       |
|   add_ln16_13_fu_1124_p2             |     |        | add_ln16_13 | add | fabric    | 0       |
|   add_ln16_14_fu_1165_p2             |     |        | add_ln16_14 | add | fabric    | 0       |
|   add_ln12_fu_912_p2                 |     |        | add_ln12    | add | fabric    | 0       |
+--------------------------------------+-----+--------+-------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

