#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 11:11:25 2024
# Process ID: 2244
# Current directory: C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13716 C:\Users\Opal\Documents\VHDL\Smart-Traffic-Basys3\Smart-Traffic-Basys3.xpr
# Log file: C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/vivado.log
# Journal file: C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/study/Documents/VHDL/Smart-Traffic-Basys3' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 837.320 ; gain = 224.480
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 11:15:09 2024...
