<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/binary2bcd.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/led_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/seg_led.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/traffic_light_ctrl.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>137</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 5800X 8-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/binary2bcd.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/binary2bcd.v(line number: 19)] Analyzing module binary2bcd (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/led_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/led_ctrl.v(line number: 19)] Analyzing module led_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/seg_led.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/seg_led.v(line number: 19)] Analyzing module seg_led (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v(line number: 19)] Analyzing module top_traffic (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/traffic_light_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/traffic_light_ctrl.v(line number: 18)] Analyzing module traffic_light_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;top_traffic&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v(line number: 19)] Elaborating module top_traffic</data>
        </row>
        <row>
            <data message="4">Module instance {top_traffic} parameter value:
    TWINKLE_CNT = 32'b00000000100110001001011010000000
    TIME_LED_Y = 32'b00000000000000000000000000000011
    TIME_LED_R = 32'b00000000000000000000000000011110
    TIME_LED_G = 32'b00000000000000000000000000011011
    WIDTH_CNT = 32'b00000001011111010111100001000000
    WIDTH = 32'b00000000000000001100001101010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v(line number: 52)] Elaborating instance u_traffic_light_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/traffic_light_ctrl.v(line number: 18)] Elaborating module traffic_light_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {top_traffic/u_traffic_light_ctrl} parameter value:
    TIME_LED_Y = 32'b00000000000000000000000000000011
    TIME_LED_R = 32'b00000000000000000000000000011110
    TIME_LED_G = 32'b00000000000000000000000000011011
    WIDTH_CNT = 32'b00000001011111010111100001000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v(line number: 61)] Elaborating instance u_binary2bcd_ew</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/binary2bcd.v(line number: 19)] Elaborating module binary2bcd</data>
        </row>
        <row>
            <data message="4">Module instance {top_traffic/u_binary2bcd_ew} parameter value:
    CNT_SHIFT_NUM = 5'b00110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v(line number: 71)] Elaborating instance u_binary2bcd_sn</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/binary2bcd.v(line number: 19)] Elaborating module binary2bcd</data>
        </row>
        <row>
            <data message="4">Module instance {top_traffic/u_binary2bcd_sn} parameter value:
    CNT_SHIFT_NUM = 5'b00110</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v(line number: 85)] Elaborating instance u_seg_led</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/seg_led.v(line number: 19)] Elaborating module seg_led</data>
        </row>
        <row>
            <data message="4">Module instance {top_traffic/u_seg_led} parameter value:
    WIDTH = 32'b00000000000000001100001101010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/top_traffic.v(line number: 99)] Elaborating instance u_led_ctrl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/rtl/led_ctrl.v(line number: 19)] Elaborating module led_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {top_traffic/u_led_ctrl} parameter value:
    TWINKLE_CNT = 32'b00000000100110001001011010000000</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N105_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N61 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N114_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N62 (bmsREDAND).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N79 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N88_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N82_1 (bmsPMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top_traffic</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>