
/* Copyright (c) 2022-2025 Douglas H. Summerville (dsummer@binghamton.edu) 
 *
 * Created from scraped data which is Copyright (c) 2022 Raspberry Pi
 * (Trading) Ltd.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef RP2040_PADS_BANK0_H
#define RP2040_PADS_BANK0_H

#include <stdint.h>

#define ALL1 ((uint32_t)0xFFFFFFFF)

typedef struct{
		uint32_t voltage_select;
		uint32_t gpio0;
		uint32_t gpio1;
		uint32_t gpio2;
		uint32_t gpio3;
		uint32_t gpio4;
		uint32_t gpio5;
		uint32_t gpio6;
		uint32_t gpio7;
		uint32_t gpio8;
		uint32_t gpio9;
		uint32_t gpio10;
		uint32_t gpio11;
		uint32_t gpio12;
		uint32_t gpio13;
		uint32_t gpio14;
		uint32_t gpio15;
		uint32_t gpio16;
		uint32_t gpio17;
		uint32_t gpio18;
		uint32_t gpio19;
		uint32_t gpio20;
		uint32_t gpio21;
		uint32_t gpio22;
		uint32_t gpio23;
		uint32_t gpio24;
		uint32_t gpio25;
		uint32_t gpio26;
		uint32_t gpio27;
		uint32_t gpio28;
		uint32_t gpio29;
		uint32_t swclk;
		uint32_t swd;
		uint32_t RSVD0[991];
		uint32_t xor_voltage_select;
		uint32_t xor_gpio0;
		uint32_t xor_gpio1;
		uint32_t xor_gpio2;
		uint32_t xor_gpio3;
		uint32_t xor_gpio4;
		uint32_t xor_gpio5;
		uint32_t xor_gpio6;
		uint32_t xor_gpio7;
		uint32_t xor_gpio8;
		uint32_t xor_gpio9;
		uint32_t xor_gpio10;
		uint32_t xor_gpio11;
		uint32_t xor_gpio12;
		uint32_t xor_gpio13;
		uint32_t xor_gpio14;
		uint32_t xor_gpio15;
		uint32_t xor_gpio16;
		uint32_t xor_gpio17;
		uint32_t xor_gpio18;
		uint32_t xor_gpio19;
		uint32_t xor_gpio20;
		uint32_t xor_gpio21;
		uint32_t xor_gpio22;
		uint32_t xor_gpio23;
		uint32_t xor_gpio24;
		uint32_t xor_gpio25;
		uint32_t xor_gpio26;
		uint32_t xor_gpio27;
		uint32_t xor_gpio28;
		uint32_t xor_gpio29;
		uint32_t xor_swclk;
		uint32_t xor_swd;
		uint32_t RSVDxor_0[991];
		uint32_t set_voltage_select;
		uint32_t set_gpio0;
		uint32_t set_gpio1;
		uint32_t set_gpio2;
		uint32_t set_gpio3;
		uint32_t set_gpio4;
		uint32_t set_gpio5;
		uint32_t set_gpio6;
		uint32_t set_gpio7;
		uint32_t set_gpio8;
		uint32_t set_gpio9;
		uint32_t set_gpio10;
		uint32_t set_gpio11;
		uint32_t set_gpio12;
		uint32_t set_gpio13;
		uint32_t set_gpio14;
		uint32_t set_gpio15;
		uint32_t set_gpio16;
		uint32_t set_gpio17;
		uint32_t set_gpio18;
		uint32_t set_gpio19;
		uint32_t set_gpio20;
		uint32_t set_gpio21;
		uint32_t set_gpio22;
		uint32_t set_gpio23;
		uint32_t set_gpio24;
		uint32_t set_gpio25;
		uint32_t set_gpio26;
		uint32_t set_gpio27;
		uint32_t set_gpio28;
		uint32_t set_gpio29;
		uint32_t set_swclk;
		uint32_t set_swd;
		uint32_t RSVDset_0[991];
		uint32_t clr_voltage_select;
		uint32_t clr_gpio0;
		uint32_t clr_gpio1;
		uint32_t clr_gpio2;
		uint32_t clr_gpio3;
		uint32_t clr_gpio4;
		uint32_t clr_gpio5;
		uint32_t clr_gpio6;
		uint32_t clr_gpio7;
		uint32_t clr_gpio8;
		uint32_t clr_gpio9;
		uint32_t clr_gpio10;
		uint32_t clr_gpio11;
		uint32_t clr_gpio12;
		uint32_t clr_gpio13;
		uint32_t clr_gpio14;
		uint32_t clr_gpio15;
		uint32_t clr_gpio16;
		uint32_t clr_gpio17;
		uint32_t clr_gpio18;
		uint32_t clr_gpio19;
		uint32_t clr_gpio20;
		uint32_t clr_gpio21;
		uint32_t clr_gpio22;
		uint32_t clr_gpio23;
		uint32_t clr_gpio24;
		uint32_t clr_gpio25;
		uint32_t clr_gpio26;
		uint32_t clr_gpio27;
		uint32_t clr_gpio28;
		uint32_t clr_gpio29;
		uint32_t clr_swclk;
		uint32_t clr_swd;
		uint32_t RSVDclr_0[991];
} PADS_BANK0_REG_BLOCKS;

#define pads_bank0 ((PADS_BANK0_REG_BLOCKS volatile *)0x4001c000)

/*VOLTAGE_SELECT Register macros*/


/*GPIO0 Register macros*/

#define PADS_BANK0_GPIO0_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO0_OD_MASK PADS_BANK0_GPIO0_OD(ALL1)
#define PADS_BANK0_GPIO0_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO0_IE_MASK PADS_BANK0_GPIO0_IE(ALL1)
#define PADS_BANK0_GPIO0_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO0_DRIVE_MASK PADS_BANK0_GPIO0_DRIVE(ALL1)
#define PADS_BANK0_GPIO0_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO0_PUE_MASK PADS_BANK0_GPIO0_PUE(ALL1)
#define PADS_BANK0_GPIO0_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO0_PDE_MASK PADS_BANK0_GPIO0_PDE(ALL1)
#define PADS_BANK0_GPIO0_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO0_SCHMITT_MASK PADS_BANK0_GPIO0_SCHMITT(ALL1)
#define PADS_BANK0_GPIO0_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO0_SLEWFAST_MASK PADS_BANK0_GPIO0_SLEWFAST(ALL1)

/*GPIO1 Register macros*/

#define PADS_BANK0_GPIO1_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO1_OD_MASK PADS_BANK0_GPIO1_OD(ALL1)
#define PADS_BANK0_GPIO1_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO1_IE_MASK PADS_BANK0_GPIO1_IE(ALL1)
#define PADS_BANK0_GPIO1_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO1_DRIVE_MASK PADS_BANK0_GPIO1_DRIVE(ALL1)
#define PADS_BANK0_GPIO1_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO1_PUE_MASK PADS_BANK0_GPIO1_PUE(ALL1)
#define PADS_BANK0_GPIO1_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO1_PDE_MASK PADS_BANK0_GPIO1_PDE(ALL1)
#define PADS_BANK0_GPIO1_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO1_SCHMITT_MASK PADS_BANK0_GPIO1_SCHMITT(ALL1)
#define PADS_BANK0_GPIO1_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO1_SLEWFAST_MASK PADS_BANK0_GPIO1_SLEWFAST(ALL1)

/*GPIO2 Register macros*/

#define PADS_BANK0_GPIO2_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO2_OD_MASK PADS_BANK0_GPIO2_OD(ALL1)
#define PADS_BANK0_GPIO2_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO2_IE_MASK PADS_BANK0_GPIO2_IE(ALL1)
#define PADS_BANK0_GPIO2_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO2_DRIVE_MASK PADS_BANK0_GPIO2_DRIVE(ALL1)
#define PADS_BANK0_GPIO2_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO2_PUE_MASK PADS_BANK0_GPIO2_PUE(ALL1)
#define PADS_BANK0_GPIO2_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO2_PDE_MASK PADS_BANK0_GPIO2_PDE(ALL1)
#define PADS_BANK0_GPIO2_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO2_SCHMITT_MASK PADS_BANK0_GPIO2_SCHMITT(ALL1)
#define PADS_BANK0_GPIO2_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO2_SLEWFAST_MASK PADS_BANK0_GPIO2_SLEWFAST(ALL1)

/*GPIO3 Register macros*/

#define PADS_BANK0_GPIO3_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO3_OD_MASK PADS_BANK0_GPIO3_OD(ALL1)
#define PADS_BANK0_GPIO3_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO3_IE_MASK PADS_BANK0_GPIO3_IE(ALL1)
#define PADS_BANK0_GPIO3_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO3_DRIVE_MASK PADS_BANK0_GPIO3_DRIVE(ALL1)
#define PADS_BANK0_GPIO3_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO3_PUE_MASK PADS_BANK0_GPIO3_PUE(ALL1)
#define PADS_BANK0_GPIO3_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO3_PDE_MASK PADS_BANK0_GPIO3_PDE(ALL1)
#define PADS_BANK0_GPIO3_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO3_SCHMITT_MASK PADS_BANK0_GPIO3_SCHMITT(ALL1)
#define PADS_BANK0_GPIO3_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO3_SLEWFAST_MASK PADS_BANK0_GPIO3_SLEWFAST(ALL1)

/*GPIO4 Register macros*/

#define PADS_BANK0_GPIO4_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO4_OD_MASK PADS_BANK0_GPIO4_OD(ALL1)
#define PADS_BANK0_GPIO4_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO4_IE_MASK PADS_BANK0_GPIO4_IE(ALL1)
#define PADS_BANK0_GPIO4_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO4_DRIVE_MASK PADS_BANK0_GPIO4_DRIVE(ALL1)
#define PADS_BANK0_GPIO4_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO4_PUE_MASK PADS_BANK0_GPIO4_PUE(ALL1)
#define PADS_BANK0_GPIO4_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO4_PDE_MASK PADS_BANK0_GPIO4_PDE(ALL1)
#define PADS_BANK0_GPIO4_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO4_SCHMITT_MASK PADS_BANK0_GPIO4_SCHMITT(ALL1)
#define PADS_BANK0_GPIO4_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO4_SLEWFAST_MASK PADS_BANK0_GPIO4_SLEWFAST(ALL1)

/*GPIO5 Register macros*/

#define PADS_BANK0_GPIO5_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO5_OD_MASK PADS_BANK0_GPIO5_OD(ALL1)
#define PADS_BANK0_GPIO5_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO5_IE_MASK PADS_BANK0_GPIO5_IE(ALL1)
#define PADS_BANK0_GPIO5_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO5_DRIVE_MASK PADS_BANK0_GPIO5_DRIVE(ALL1)
#define PADS_BANK0_GPIO5_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO5_PUE_MASK PADS_BANK0_GPIO5_PUE(ALL1)
#define PADS_BANK0_GPIO5_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO5_PDE_MASK PADS_BANK0_GPIO5_PDE(ALL1)
#define PADS_BANK0_GPIO5_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO5_SCHMITT_MASK PADS_BANK0_GPIO5_SCHMITT(ALL1)
#define PADS_BANK0_GPIO5_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO5_SLEWFAST_MASK PADS_BANK0_GPIO5_SLEWFAST(ALL1)

/*GPIO6 Register macros*/

#define PADS_BANK0_GPIO6_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO6_OD_MASK PADS_BANK0_GPIO6_OD(ALL1)
#define PADS_BANK0_GPIO6_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO6_IE_MASK PADS_BANK0_GPIO6_IE(ALL1)
#define PADS_BANK0_GPIO6_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO6_DRIVE_MASK PADS_BANK0_GPIO6_DRIVE(ALL1)
#define PADS_BANK0_GPIO6_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO6_PUE_MASK PADS_BANK0_GPIO6_PUE(ALL1)
#define PADS_BANK0_GPIO6_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO6_PDE_MASK PADS_BANK0_GPIO6_PDE(ALL1)
#define PADS_BANK0_GPIO6_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO6_SCHMITT_MASK PADS_BANK0_GPIO6_SCHMITT(ALL1)
#define PADS_BANK0_GPIO6_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO6_SLEWFAST_MASK PADS_BANK0_GPIO6_SLEWFAST(ALL1)

/*GPIO7 Register macros*/

#define PADS_BANK0_GPIO7_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO7_OD_MASK PADS_BANK0_GPIO7_OD(ALL1)
#define PADS_BANK0_GPIO7_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO7_IE_MASK PADS_BANK0_GPIO7_IE(ALL1)
#define PADS_BANK0_GPIO7_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO7_DRIVE_MASK PADS_BANK0_GPIO7_DRIVE(ALL1)
#define PADS_BANK0_GPIO7_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO7_PUE_MASK PADS_BANK0_GPIO7_PUE(ALL1)
#define PADS_BANK0_GPIO7_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO7_PDE_MASK PADS_BANK0_GPIO7_PDE(ALL1)
#define PADS_BANK0_GPIO7_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO7_SCHMITT_MASK PADS_BANK0_GPIO7_SCHMITT(ALL1)
#define PADS_BANK0_GPIO7_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO7_SLEWFAST_MASK PADS_BANK0_GPIO7_SLEWFAST(ALL1)

/*GPIO8 Register macros*/

#define PADS_BANK0_GPIO8_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO8_OD_MASK PADS_BANK0_GPIO8_OD(ALL1)
#define PADS_BANK0_GPIO8_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO8_IE_MASK PADS_BANK0_GPIO8_IE(ALL1)
#define PADS_BANK0_GPIO8_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO8_DRIVE_MASK PADS_BANK0_GPIO8_DRIVE(ALL1)
#define PADS_BANK0_GPIO8_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO8_PUE_MASK PADS_BANK0_GPIO8_PUE(ALL1)
#define PADS_BANK0_GPIO8_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO8_PDE_MASK PADS_BANK0_GPIO8_PDE(ALL1)
#define PADS_BANK0_GPIO8_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO8_SCHMITT_MASK PADS_BANK0_GPIO8_SCHMITT(ALL1)
#define PADS_BANK0_GPIO8_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO8_SLEWFAST_MASK PADS_BANK0_GPIO8_SLEWFAST(ALL1)

/*GPIO9 Register macros*/

#define PADS_BANK0_GPIO9_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO9_OD_MASK PADS_BANK0_GPIO9_OD(ALL1)
#define PADS_BANK0_GPIO9_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO9_IE_MASK PADS_BANK0_GPIO9_IE(ALL1)
#define PADS_BANK0_GPIO9_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO9_DRIVE_MASK PADS_BANK0_GPIO9_DRIVE(ALL1)
#define PADS_BANK0_GPIO9_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO9_PUE_MASK PADS_BANK0_GPIO9_PUE(ALL1)
#define PADS_BANK0_GPIO9_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO9_PDE_MASK PADS_BANK0_GPIO9_PDE(ALL1)
#define PADS_BANK0_GPIO9_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO9_SCHMITT_MASK PADS_BANK0_GPIO9_SCHMITT(ALL1)
#define PADS_BANK0_GPIO9_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO9_SLEWFAST_MASK PADS_BANK0_GPIO9_SLEWFAST(ALL1)

/*GPIO10 Register macros*/

#define PADS_BANK0_GPIO10_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO10_OD_MASK PADS_BANK0_GPIO10_OD(ALL1)
#define PADS_BANK0_GPIO10_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO10_IE_MASK PADS_BANK0_GPIO10_IE(ALL1)
#define PADS_BANK0_GPIO10_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO10_DRIVE_MASK PADS_BANK0_GPIO10_DRIVE(ALL1)
#define PADS_BANK0_GPIO10_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO10_PUE_MASK PADS_BANK0_GPIO10_PUE(ALL1)
#define PADS_BANK0_GPIO10_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO10_PDE_MASK PADS_BANK0_GPIO10_PDE(ALL1)
#define PADS_BANK0_GPIO10_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO10_SCHMITT_MASK PADS_BANK0_GPIO10_SCHMITT(ALL1)
#define PADS_BANK0_GPIO10_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO10_SLEWFAST_MASK PADS_BANK0_GPIO10_SLEWFAST(ALL1)

/*GPIO11 Register macros*/

#define PADS_BANK0_GPIO11_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO11_OD_MASK PADS_BANK0_GPIO11_OD(ALL1)
#define PADS_BANK0_GPIO11_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO11_IE_MASK PADS_BANK0_GPIO11_IE(ALL1)
#define PADS_BANK0_GPIO11_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO11_DRIVE_MASK PADS_BANK0_GPIO11_DRIVE(ALL1)
#define PADS_BANK0_GPIO11_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO11_PUE_MASK PADS_BANK0_GPIO11_PUE(ALL1)
#define PADS_BANK0_GPIO11_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO11_PDE_MASK PADS_BANK0_GPIO11_PDE(ALL1)
#define PADS_BANK0_GPIO11_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO11_SCHMITT_MASK PADS_BANK0_GPIO11_SCHMITT(ALL1)
#define PADS_BANK0_GPIO11_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO11_SLEWFAST_MASK PADS_BANK0_GPIO11_SLEWFAST(ALL1)

/*GPIO12 Register macros*/

#define PADS_BANK0_GPIO12_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO12_OD_MASK PADS_BANK0_GPIO12_OD(ALL1)
#define PADS_BANK0_GPIO12_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO12_IE_MASK PADS_BANK0_GPIO12_IE(ALL1)
#define PADS_BANK0_GPIO12_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO12_DRIVE_MASK PADS_BANK0_GPIO12_DRIVE(ALL1)
#define PADS_BANK0_GPIO12_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO12_PUE_MASK PADS_BANK0_GPIO12_PUE(ALL1)
#define PADS_BANK0_GPIO12_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO12_PDE_MASK PADS_BANK0_GPIO12_PDE(ALL1)
#define PADS_BANK0_GPIO12_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO12_SCHMITT_MASK PADS_BANK0_GPIO12_SCHMITT(ALL1)
#define PADS_BANK0_GPIO12_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO12_SLEWFAST_MASK PADS_BANK0_GPIO12_SLEWFAST(ALL1)

/*GPIO13 Register macros*/

#define PADS_BANK0_GPIO13_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO13_OD_MASK PADS_BANK0_GPIO13_OD(ALL1)
#define PADS_BANK0_GPIO13_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO13_IE_MASK PADS_BANK0_GPIO13_IE(ALL1)
#define PADS_BANK0_GPIO13_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO13_DRIVE_MASK PADS_BANK0_GPIO13_DRIVE(ALL1)
#define PADS_BANK0_GPIO13_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO13_PUE_MASK PADS_BANK0_GPIO13_PUE(ALL1)
#define PADS_BANK0_GPIO13_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO13_PDE_MASK PADS_BANK0_GPIO13_PDE(ALL1)
#define PADS_BANK0_GPIO13_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO13_SCHMITT_MASK PADS_BANK0_GPIO13_SCHMITT(ALL1)
#define PADS_BANK0_GPIO13_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO13_SLEWFAST_MASK PADS_BANK0_GPIO13_SLEWFAST(ALL1)

/*GPIO14 Register macros*/

#define PADS_BANK0_GPIO14_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO14_OD_MASK PADS_BANK0_GPIO14_OD(ALL1)
#define PADS_BANK0_GPIO14_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO14_IE_MASK PADS_BANK0_GPIO14_IE(ALL1)
#define PADS_BANK0_GPIO14_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO14_DRIVE_MASK PADS_BANK0_GPIO14_DRIVE(ALL1)
#define PADS_BANK0_GPIO14_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO14_PUE_MASK PADS_BANK0_GPIO14_PUE(ALL1)
#define PADS_BANK0_GPIO14_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO14_PDE_MASK PADS_BANK0_GPIO14_PDE(ALL1)
#define PADS_BANK0_GPIO14_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO14_SCHMITT_MASK PADS_BANK0_GPIO14_SCHMITT(ALL1)
#define PADS_BANK0_GPIO14_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO14_SLEWFAST_MASK PADS_BANK0_GPIO14_SLEWFAST(ALL1)

/*GPIO15 Register macros*/

#define PADS_BANK0_GPIO15_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO15_OD_MASK PADS_BANK0_GPIO15_OD(ALL1)
#define PADS_BANK0_GPIO15_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO15_IE_MASK PADS_BANK0_GPIO15_IE(ALL1)
#define PADS_BANK0_GPIO15_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO15_DRIVE_MASK PADS_BANK0_GPIO15_DRIVE(ALL1)
#define PADS_BANK0_GPIO15_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO15_PUE_MASK PADS_BANK0_GPIO15_PUE(ALL1)
#define PADS_BANK0_GPIO15_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO15_PDE_MASK PADS_BANK0_GPIO15_PDE(ALL1)
#define PADS_BANK0_GPIO15_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO15_SCHMITT_MASK PADS_BANK0_GPIO15_SCHMITT(ALL1)
#define PADS_BANK0_GPIO15_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO15_SLEWFAST_MASK PADS_BANK0_GPIO15_SLEWFAST(ALL1)

/*GPIO16 Register macros*/

#define PADS_BANK0_GPIO16_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO16_OD_MASK PADS_BANK0_GPIO16_OD(ALL1)
#define PADS_BANK0_GPIO16_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO16_IE_MASK PADS_BANK0_GPIO16_IE(ALL1)
#define PADS_BANK0_GPIO16_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO16_DRIVE_MASK PADS_BANK0_GPIO16_DRIVE(ALL1)
#define PADS_BANK0_GPIO16_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO16_PUE_MASK PADS_BANK0_GPIO16_PUE(ALL1)
#define PADS_BANK0_GPIO16_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO16_PDE_MASK PADS_BANK0_GPIO16_PDE(ALL1)
#define PADS_BANK0_GPIO16_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO16_SCHMITT_MASK PADS_BANK0_GPIO16_SCHMITT(ALL1)
#define PADS_BANK0_GPIO16_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO16_SLEWFAST_MASK PADS_BANK0_GPIO16_SLEWFAST(ALL1)

/*GPIO17 Register macros*/

#define PADS_BANK0_GPIO17_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO17_OD_MASK PADS_BANK0_GPIO17_OD(ALL1)
#define PADS_BANK0_GPIO17_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO17_IE_MASK PADS_BANK0_GPIO17_IE(ALL1)
#define PADS_BANK0_GPIO17_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO17_DRIVE_MASK PADS_BANK0_GPIO17_DRIVE(ALL1)
#define PADS_BANK0_GPIO17_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO17_PUE_MASK PADS_BANK0_GPIO17_PUE(ALL1)
#define PADS_BANK0_GPIO17_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO17_PDE_MASK PADS_BANK0_GPIO17_PDE(ALL1)
#define PADS_BANK0_GPIO17_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO17_SCHMITT_MASK PADS_BANK0_GPIO17_SCHMITT(ALL1)
#define PADS_BANK0_GPIO17_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO17_SLEWFAST_MASK PADS_BANK0_GPIO17_SLEWFAST(ALL1)

/*GPIO18 Register macros*/

#define PADS_BANK0_GPIO18_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO18_OD_MASK PADS_BANK0_GPIO18_OD(ALL1)
#define PADS_BANK0_GPIO18_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO18_IE_MASK PADS_BANK0_GPIO18_IE(ALL1)
#define PADS_BANK0_GPIO18_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO18_DRIVE_MASK PADS_BANK0_GPIO18_DRIVE(ALL1)
#define PADS_BANK0_GPIO18_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO18_PUE_MASK PADS_BANK0_GPIO18_PUE(ALL1)
#define PADS_BANK0_GPIO18_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO18_PDE_MASK PADS_BANK0_GPIO18_PDE(ALL1)
#define PADS_BANK0_GPIO18_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO18_SCHMITT_MASK PADS_BANK0_GPIO18_SCHMITT(ALL1)
#define PADS_BANK0_GPIO18_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO18_SLEWFAST_MASK PADS_BANK0_GPIO18_SLEWFAST(ALL1)

/*GPIO19 Register macros*/

#define PADS_BANK0_GPIO19_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO19_OD_MASK PADS_BANK0_GPIO19_OD(ALL1)
#define PADS_BANK0_GPIO19_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO19_IE_MASK PADS_BANK0_GPIO19_IE(ALL1)
#define PADS_BANK0_GPIO19_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO19_DRIVE_MASK PADS_BANK0_GPIO19_DRIVE(ALL1)
#define PADS_BANK0_GPIO19_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO19_PUE_MASK PADS_BANK0_GPIO19_PUE(ALL1)
#define PADS_BANK0_GPIO19_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO19_PDE_MASK PADS_BANK0_GPIO19_PDE(ALL1)
#define PADS_BANK0_GPIO19_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO19_SCHMITT_MASK PADS_BANK0_GPIO19_SCHMITT(ALL1)
#define PADS_BANK0_GPIO19_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO19_SLEWFAST_MASK PADS_BANK0_GPIO19_SLEWFAST(ALL1)

/*GPIO20 Register macros*/

#define PADS_BANK0_GPIO20_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO20_OD_MASK PADS_BANK0_GPIO20_OD(ALL1)
#define PADS_BANK0_GPIO20_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO20_IE_MASK PADS_BANK0_GPIO20_IE(ALL1)
#define PADS_BANK0_GPIO20_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO20_DRIVE_MASK PADS_BANK0_GPIO20_DRIVE(ALL1)
#define PADS_BANK0_GPIO20_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO20_PUE_MASK PADS_BANK0_GPIO20_PUE(ALL1)
#define PADS_BANK0_GPIO20_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO20_PDE_MASK PADS_BANK0_GPIO20_PDE(ALL1)
#define PADS_BANK0_GPIO20_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO20_SCHMITT_MASK PADS_BANK0_GPIO20_SCHMITT(ALL1)
#define PADS_BANK0_GPIO20_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO20_SLEWFAST_MASK PADS_BANK0_GPIO20_SLEWFAST(ALL1)

/*GPIO21 Register macros*/

#define PADS_BANK0_GPIO21_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO21_OD_MASK PADS_BANK0_GPIO21_OD(ALL1)
#define PADS_BANK0_GPIO21_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO21_IE_MASK PADS_BANK0_GPIO21_IE(ALL1)
#define PADS_BANK0_GPIO21_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO21_DRIVE_MASK PADS_BANK0_GPIO21_DRIVE(ALL1)
#define PADS_BANK0_GPIO21_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO21_PUE_MASK PADS_BANK0_GPIO21_PUE(ALL1)
#define PADS_BANK0_GPIO21_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO21_PDE_MASK PADS_BANK0_GPIO21_PDE(ALL1)
#define PADS_BANK0_GPIO21_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO21_SCHMITT_MASK PADS_BANK0_GPIO21_SCHMITT(ALL1)
#define PADS_BANK0_GPIO21_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO21_SLEWFAST_MASK PADS_BANK0_GPIO21_SLEWFAST(ALL1)

/*GPIO22 Register macros*/

#define PADS_BANK0_GPIO22_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO22_OD_MASK PADS_BANK0_GPIO22_OD(ALL1)
#define PADS_BANK0_GPIO22_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO22_IE_MASK PADS_BANK0_GPIO22_IE(ALL1)
#define PADS_BANK0_GPIO22_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO22_DRIVE_MASK PADS_BANK0_GPIO22_DRIVE(ALL1)
#define PADS_BANK0_GPIO22_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO22_PUE_MASK PADS_BANK0_GPIO22_PUE(ALL1)
#define PADS_BANK0_GPIO22_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO22_PDE_MASK PADS_BANK0_GPIO22_PDE(ALL1)
#define PADS_BANK0_GPIO22_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO22_SCHMITT_MASK PADS_BANK0_GPIO22_SCHMITT(ALL1)
#define PADS_BANK0_GPIO22_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO22_SLEWFAST_MASK PADS_BANK0_GPIO22_SLEWFAST(ALL1)

/*GPIO23 Register macros*/

#define PADS_BANK0_GPIO23_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO23_OD_MASK PADS_BANK0_GPIO23_OD(ALL1)
#define PADS_BANK0_GPIO23_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO23_IE_MASK PADS_BANK0_GPIO23_IE(ALL1)
#define PADS_BANK0_GPIO23_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO23_DRIVE_MASK PADS_BANK0_GPIO23_DRIVE(ALL1)
#define PADS_BANK0_GPIO23_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO23_PUE_MASK PADS_BANK0_GPIO23_PUE(ALL1)
#define PADS_BANK0_GPIO23_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO23_PDE_MASK PADS_BANK0_GPIO23_PDE(ALL1)
#define PADS_BANK0_GPIO23_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO23_SCHMITT_MASK PADS_BANK0_GPIO23_SCHMITT(ALL1)
#define PADS_BANK0_GPIO23_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO23_SLEWFAST_MASK PADS_BANK0_GPIO23_SLEWFAST(ALL1)

/*GPIO24 Register macros*/

#define PADS_BANK0_GPIO24_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO24_OD_MASK PADS_BANK0_GPIO24_OD(ALL1)
#define PADS_BANK0_GPIO24_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO24_IE_MASK PADS_BANK0_GPIO24_IE(ALL1)
#define PADS_BANK0_GPIO24_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO24_DRIVE_MASK PADS_BANK0_GPIO24_DRIVE(ALL1)
#define PADS_BANK0_GPIO24_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO24_PUE_MASK PADS_BANK0_GPIO24_PUE(ALL1)
#define PADS_BANK0_GPIO24_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO24_PDE_MASK PADS_BANK0_GPIO24_PDE(ALL1)
#define PADS_BANK0_GPIO24_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO24_SCHMITT_MASK PADS_BANK0_GPIO24_SCHMITT(ALL1)
#define PADS_BANK0_GPIO24_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO24_SLEWFAST_MASK PADS_BANK0_GPIO24_SLEWFAST(ALL1)

/*GPIO25 Register macros*/

#define PADS_BANK0_GPIO25_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO25_OD_MASK PADS_BANK0_GPIO25_OD(ALL1)
#define PADS_BANK0_GPIO25_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO25_IE_MASK PADS_BANK0_GPIO25_IE(ALL1)
#define PADS_BANK0_GPIO25_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO25_DRIVE_MASK PADS_BANK0_GPIO25_DRIVE(ALL1)
#define PADS_BANK0_GPIO25_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO25_PUE_MASK PADS_BANK0_GPIO25_PUE(ALL1)
#define PADS_BANK0_GPIO25_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO25_PDE_MASK PADS_BANK0_GPIO25_PDE(ALL1)
#define PADS_BANK0_GPIO25_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO25_SCHMITT_MASK PADS_BANK0_GPIO25_SCHMITT(ALL1)
#define PADS_BANK0_GPIO25_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO25_SLEWFAST_MASK PADS_BANK0_GPIO25_SLEWFAST(ALL1)

/*GPIO26 Register macros*/

#define PADS_BANK0_GPIO26_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO26_OD_MASK PADS_BANK0_GPIO26_OD(ALL1)
#define PADS_BANK0_GPIO26_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO26_IE_MASK PADS_BANK0_GPIO26_IE(ALL1)
#define PADS_BANK0_GPIO26_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO26_DRIVE_MASK PADS_BANK0_GPIO26_DRIVE(ALL1)
#define PADS_BANK0_GPIO26_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO26_PUE_MASK PADS_BANK0_GPIO26_PUE(ALL1)
#define PADS_BANK0_GPIO26_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO26_PDE_MASK PADS_BANK0_GPIO26_PDE(ALL1)
#define PADS_BANK0_GPIO26_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO26_SCHMITT_MASK PADS_BANK0_GPIO26_SCHMITT(ALL1)
#define PADS_BANK0_GPIO26_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO26_SLEWFAST_MASK PADS_BANK0_GPIO26_SLEWFAST(ALL1)

/*GPIO27 Register macros*/

#define PADS_BANK0_GPIO27_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO27_OD_MASK PADS_BANK0_GPIO27_OD(ALL1)
#define PADS_BANK0_GPIO27_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO27_IE_MASK PADS_BANK0_GPIO27_IE(ALL1)
#define PADS_BANK0_GPIO27_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO27_DRIVE_MASK PADS_BANK0_GPIO27_DRIVE(ALL1)
#define PADS_BANK0_GPIO27_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO27_PUE_MASK PADS_BANK0_GPIO27_PUE(ALL1)
#define PADS_BANK0_GPIO27_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO27_PDE_MASK PADS_BANK0_GPIO27_PDE(ALL1)
#define PADS_BANK0_GPIO27_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO27_SCHMITT_MASK PADS_BANK0_GPIO27_SCHMITT(ALL1)
#define PADS_BANK0_GPIO27_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO27_SLEWFAST_MASK PADS_BANK0_GPIO27_SLEWFAST(ALL1)

/*GPIO28 Register macros*/

#define PADS_BANK0_GPIO28_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO28_OD_MASK PADS_BANK0_GPIO28_OD(ALL1)
#define PADS_BANK0_GPIO28_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO28_IE_MASK PADS_BANK0_GPIO28_IE(ALL1)
#define PADS_BANK0_GPIO28_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO28_DRIVE_MASK PADS_BANK0_GPIO28_DRIVE(ALL1)
#define PADS_BANK0_GPIO28_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO28_PUE_MASK PADS_BANK0_GPIO28_PUE(ALL1)
#define PADS_BANK0_GPIO28_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO28_PDE_MASK PADS_BANK0_GPIO28_PDE(ALL1)
#define PADS_BANK0_GPIO28_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO28_SCHMITT_MASK PADS_BANK0_GPIO28_SCHMITT(ALL1)
#define PADS_BANK0_GPIO28_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO28_SLEWFAST_MASK PADS_BANK0_GPIO28_SLEWFAST(ALL1)

/*GPIO29 Register macros*/

#define PADS_BANK0_GPIO29_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_GPIO29_OD_MASK PADS_BANK0_GPIO29_OD(ALL1)
#define PADS_BANK0_GPIO29_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_GPIO29_IE_MASK PADS_BANK0_GPIO29_IE(ALL1)
#define PADS_BANK0_GPIO29_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_GPIO29_DRIVE_MASK PADS_BANK0_GPIO29_DRIVE(ALL1)
#define PADS_BANK0_GPIO29_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_GPIO29_PUE_MASK PADS_BANK0_GPIO29_PUE(ALL1)
#define PADS_BANK0_GPIO29_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_GPIO29_PDE_MASK PADS_BANK0_GPIO29_PDE(ALL1)
#define PADS_BANK0_GPIO29_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_GPIO29_SCHMITT_MASK PADS_BANK0_GPIO29_SCHMITT(ALL1)
#define PADS_BANK0_GPIO29_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_GPIO29_SLEWFAST_MASK PADS_BANK0_GPIO29_SLEWFAST(ALL1)

/*SWCLK Register macros*/

#define PADS_BANK0_SWCLK_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_SWCLK_OD_MASK PADS_BANK0_SWCLK_OD(ALL1)
#define PADS_BANK0_SWCLK_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_SWCLK_IE_MASK PADS_BANK0_SWCLK_IE(ALL1)
#define PADS_BANK0_SWCLK_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_SWCLK_DRIVE_MASK PADS_BANK0_SWCLK_DRIVE(ALL1)
#define PADS_BANK0_SWCLK_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_SWCLK_PUE_MASK PADS_BANK0_SWCLK_PUE(ALL1)
#define PADS_BANK0_SWCLK_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_SWCLK_PDE_MASK PADS_BANK0_SWCLK_PDE(ALL1)
#define PADS_BANK0_SWCLK_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_SWCLK_SCHMITT_MASK PADS_BANK0_SWCLK_SCHMITT(ALL1)
#define PADS_BANK0_SWCLK_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_SWCLK_SLEWFAST_MASK PADS_BANK0_SWCLK_SLEWFAST(ALL1)

/*SWD Register macros*/

#define PADS_BANK0_SWD_OD(v) (((v)&0x1)<<7)
#define PADS_BANK0_SWD_OD_MASK PADS_BANK0_SWD_OD(ALL1)
#define PADS_BANK0_SWD_IE(v) (((v)&0x1)<<6)
#define PADS_BANK0_SWD_IE_MASK PADS_BANK0_SWD_IE(ALL1)
#define PADS_BANK0_SWD_DRIVE(v) (((v)&0x3)<<4)
#define PADS_BANK0_SWD_DRIVE_MASK PADS_BANK0_SWD_DRIVE(ALL1)
#define PADS_BANK0_SWD_PUE(v) (((v)&0x1)<<3)
#define PADS_BANK0_SWD_PUE_MASK PADS_BANK0_SWD_PUE(ALL1)
#define PADS_BANK0_SWD_PDE(v) (((v)&0x1)<<2)
#define PADS_BANK0_SWD_PDE_MASK PADS_BANK0_SWD_PDE(ALL1)
#define PADS_BANK0_SWD_SCHMITT(v) (((v)&0x1)<<1)
#define PADS_BANK0_SWD_SCHMITT_MASK PADS_BANK0_SWD_SCHMITT(ALL1)
#define PADS_BANK0_SWD_SLEWFAST(v) (((v)&0x1)<<0)
#define PADS_BANK0_SWD_SLEWFAST_MASK PADS_BANK0_SWD_SLEWFAST(ALL1)

#endif