// Seed: 1669538784
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    output tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    output supply0 id_10
);
  wire id_12;
  module_0(
      id_12, id_12, id_12
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  final $display(1);
  id_13 :
  assert property (@(posedge 1) 1 - 1 ? 1 : id_13 ? 1'b0 : 1)
  else $display(id_13);
  always @(posedge id_2 or negedge id_11 - 1) begin
    id_1 <= 1;
  end
  wire id_14;
  assign id_11 = 1'b0;
  module_0(
      id_8, id_11, id_13
  );
  supply0 id_15;
  wire id_16;
  assign id_10 = ~id_9 == 1'b0 ? 1 : 1;
  initial begin
    begin
      if (1) begin
        id_9 = id_15;
      end
    end
    disable id_17;
  end
endmodule
