Timing Analyzer report for ozy_eval
Tue Aug 29 09:14:19 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                           ; To                                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.665 ns                         ; FLAGB                                                                                                                          ; WRITE_FX2FIFO                                                                                                                   ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.767 ns                        ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] ; GPIO2                                                                                                                           ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.721 ns                        ; FLAGB                                                                                                                          ; GPIO6                                                                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.313 ns                        ; DA[0]                                                                                                                          ; ADC[0]                                                                                                                          ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 175.07 MHz ( period = 5.712 ns ) ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 178.54 MHz ( period = 5.601 ns ) ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                ;                                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                    ;
+-------------------------------------------------------+--------------------+------------------+-------------------------------+-------------+
; Option                                                ; Setting            ; From             ; To                            ; Entity Name ;
+-------------------------------------------------------+--------------------+------------------+-------------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                  ;                               ;             ;
; Timing Models                                         ; Final              ;                  ;                               ;             ;
; Number of source nodes to report per destination node ; 10                 ;                  ;                               ;             ;
; Number of destination nodes to report                 ; 10                 ;                  ;                               ;             ;
; Number of paths to report                             ; 200                ;                  ;                               ;             ;
; Report Minimum Timing Checks                          ; Off                ;                  ;                               ;             ;
; Use Fast Timing Models                                ; Off                ;                  ;                               ;             ;
; Report IO Paths Separately                            ; Off                ;                  ;                               ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                  ;                               ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                  ;                               ;             ;
; Cut off read during write signal paths                ; On                 ;                  ;                               ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                  ;                               ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                  ;                               ;             ;
; Ignore Clock Settings                                 ; Off                ;                  ;                               ;             ;
; Analyze latches as synchronous elements               ; On                 ;                  ;                               ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                  ;                               ;             ;
; Enable Clock Latency                                  ; Off                ;                  ;                               ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                  ;                               ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g  ; rs_dgwp|dffpipe10|dffe11a     ; dcfifo_mfb1 ;
; Cut Timing Path                                       ; On                 ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_mfb1 ;
; Cut Timing Path                                       ; On                 ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_mfb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g          ; ws_dgrp|dffpipe15|dffe16a     ; dcfifo_mfb1 ;
+-------------------------------------------------------+--------------------+------------------+-------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.448 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.448 ns                ;
; N/A                                     ; 175.62 MHz ( period = 5.694 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.430 ns                ;
; N/A                                     ; 175.62 MHz ( period = 5.694 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.430 ns                ;
; N/A                                     ; 176.37 MHz ( period = 5.670 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.421 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 176.58 MHz ( period = 5.663 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.403 ns                ;
; N/A                                     ; 177.15 MHz ( period = 5.645 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.356 ns                ;
; N/A                                     ; 177.15 MHz ( period = 5.645 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.356 ns                ;
; N/A                                     ; 177.81 MHz ( period = 5.624 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.384 ns                ;
; N/A                                     ; 177.97 MHz ( period = 5.619 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 177.97 MHz ( period = 5.619 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.337 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.310 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.310 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.290 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.290 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.288 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.288 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 180.77 MHz ( period = 5.532 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.236 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.236 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.261 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.261 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 181.92 MHz ( period = 5.497 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 182.08 MHz ( period = 5.492 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.42 MHz ( period = 5.482 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.224 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 183.42 MHz ( period = 5.452 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 184.03 MHz ( period = 5.434 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 184.06 MHz ( period = 5.433 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 184.06 MHz ( period = 5.433 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 184.16 MHz ( period = 5.430 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.16 MHz ( period = 5.430 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 184.40 MHz ( period = 5.423 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 184.40 MHz ( period = 5.423 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 184.50 MHz ( period = 5.420 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.177 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 185.01 MHz ( period = 5.405 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 185.01 MHz ( period = 5.405 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 185.63 MHz ( period = 5.387 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 185.63 MHz ( period = 5.387 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.15 MHz ( period = 5.372 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.67 MHz ( period = 5.357 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|dffpipe_4f9:rs_bwp|dffe9a[0]                                  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 186.74 MHz ( period = 5.355 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|dffpipe_4f9:rs_bwp|dffe9a[1]                                  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.101 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.101 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.085 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.058 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.058 ns                ;
; N/A                                     ; 187.37 MHz ( period = 5.337 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.092 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.079 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.079 ns                ;
; N/A                                     ; 188.29 MHz ( period = 5.311 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[8]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.071 ns                ;
; N/A                                     ; 188.43 MHz ( period = 5.307 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 188.43 MHz ( period = 5.307 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.058 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.011 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.043 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.25 MHz ( period = 5.284 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 189.25 MHz ( period = 5.284 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.025 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.025 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.043 ns                ;
; N/A                                     ; 189.39 MHz ( period = 5.280 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.042 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 190.04 MHz ( period = 5.262 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 190.04 MHz ( period = 5.262 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 190.22 MHz ( period = 5.257 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.017 ns                ;
; N/A                                     ; 190.29 MHz ( period = 5.255 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 190.40 MHz ( period = 5.252 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.003 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[8]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.991 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.978 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.983 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.983 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.983 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.983 ns                ;
; N/A                                     ; 191.86 MHz ( period = 5.212 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.963 ns                ;
; N/A                                     ; 191.98 MHz ( period = 5.209 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.945 ns                ;
; N/A                                     ; 191.98 MHz ( period = 5.209 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.945 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.963 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.46 MHz ( period = 5.196 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.53 MHz ( period = 5.194 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 192.53 MHz ( period = 5.194 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.957 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.957 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.945 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.945 ns                ;
; N/A                                     ; 192.68 MHz ( period = 5.190 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.941 ns                ;
; N/A                                     ; 192.68 MHz ( period = 5.190 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.941 ns                ;
; N/A                                     ; 192.68 MHz ( period = 5.190 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.944 ns                ;
; N/A                                     ; 192.68 MHz ( period = 5.190 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.944 ns                ;
; N/A                                     ; 193.16 MHz ( period = 5.177 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 193.24 MHz ( period = 5.175 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.918 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[9]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[9]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[8]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.911 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|dffpipe_4f9:rs_bwp|dffe9a[0]                                  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                    ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 194.33 MHz ( period = 5.146 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|dffpipe_4f9:rs_bwp|dffe9a[1]                                  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 194.40 MHz ( period = 5.144 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.904 ns                ;
; N/A                                     ; 194.86 MHz ( period = 5.132 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[7]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[7]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.876 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.362 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[9]                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.034 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.034 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[7]                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.042 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.999 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.988 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[6]                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 193.01 MHz ( period = 5.181 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.942 ns                ;
; N/A                                     ; 193.24 MHz ( period = 5.175 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.936 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.932 ns                ;
; N/A                                     ; 193.87 MHz ( period = 5.158 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10]                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.908 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.062 ns                ;
; N/A                                     ; 194.89 MHz ( period = 5.131 ns )                    ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_we_reg        ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_datain_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg9  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_address_reg10 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_datain_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.678 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.660 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.632 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.626 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.622 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.604 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.471 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10] ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.469 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[4]  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.469 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+--------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To            ; To Clock ;
+-------+--------------+------------+--------+---------------+----------+
; N/A   ; None         ; 5.665 ns   ; FLAGB  ; WRITE_FX2FIFO ; IFCLK    ;
; N/A   ; None         ; 4.852 ns   ; DA[1]  ; ADC[1]        ; ENC_CLK  ;
; N/A   ; None         ; 4.416 ns   ; DA[2]  ; ADC[2]        ; ENC_CLK  ;
; N/A   ; None         ; 4.408 ns   ; DA[3]  ; ADC[3]        ; ENC_CLK  ;
; N/A   ; None         ; 4.150 ns   ; DA[8]  ; ADC[8]        ; ENC_CLK  ;
; N/A   ; None         ; 4.145 ns   ; DA[14] ; ADC[14]       ; ENC_CLK  ;
; N/A   ; None         ; 4.136 ns   ; DA[4]  ; ADC[4]        ; ENC_CLK  ;
; N/A   ; None         ; 4.042 ns   ; DA[5]  ; ADC[5]        ; ENC_CLK  ;
; N/A   ; None         ; 4.030 ns   ; DA[6]  ; ADC[6]        ; ENC_CLK  ;
; N/A   ; None         ; 4.027 ns   ; DA[12] ; ADC[12]       ; ENC_CLK  ;
; N/A   ; None         ; 4.025 ns   ; DA[13] ; ADC[13]       ; ENC_CLK  ;
; N/A   ; None         ; 4.021 ns   ; DA[7]  ; ADC[7]        ; ENC_CLK  ;
; N/A   ; None         ; 3.869 ns   ; DA[11] ; ADC[11]       ; ENC_CLK  ;
; N/A   ; None         ; 3.869 ns   ; DA[10] ; ADC[10]       ; ENC_CLK  ;
; N/A   ; None         ; 3.732 ns   ; DA[9]  ; ADC[9]        ; ENC_CLK  ;
; N/A   ; None         ; 3.588 ns   ; DA[15] ; ADC[15]       ; ENC_CLK  ;
; N/A   ; None         ; 3.561 ns   ; DA[0]  ; ADC[0]        ; ENC_CLK  ;
+-------+--------------+------------+--------+---------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                               ; To     ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.767 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.404 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[3]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.393 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[5]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.347 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]    ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.314 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[1]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.202 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[4]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.104 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[6]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.072 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[9]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.997 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[6]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.988 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[1]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.976 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[7]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.924 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[5]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.644 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[3]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.431 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[7]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.408 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[9]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.348 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[11]    ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.271 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[2]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.267 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[8]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.940 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[10]    ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.594 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[0]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.533 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.515 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[9]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.487 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[2]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.440 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[4]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.395 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[11]                                                     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.373 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[6]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.349 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[0]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.313 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[2]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.304 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[1]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.303 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[7]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.278 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[3]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.174 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[8]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.170 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[3]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.170 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[5]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.137 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[8]     ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.030 ns  ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[11]    ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.982 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[9]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.962 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[2]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.950 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[7]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.891 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[0]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.856 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[0]                                                      ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.842 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[6]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.816 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_8e8:ws_dgrp|dffpipe_6f9:dffpipe15|dffe17a[10]    ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.765 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[1]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.741 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[4]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.512 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[10]                                                     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.430 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[8]     ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.324 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_7e8:rs_dgwp|dffpipe_5f9:dffpipe10|dffe12a[10]    ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.018 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_qn7:wrempty_reg|dffpipe_ko8:dffpipe13|dffe14a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 8.949 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]     ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 8.871 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]     ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 8.766 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[0]     ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 8.754 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]     ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 8.478 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13]    ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 8.471 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]     ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 8.401 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]     ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 8.366 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[2]     ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 8.161 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10]    ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 8.155 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12]    ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 8.064 ns   ; WRITE_FX2FIFO                                                                                                                      ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 8.044 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]     ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 8.002 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|alt_synch_pipe_pn7:rdfull_reg|dffpipe_jo8:dffpipe7|dffe8a[0]    ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 7.926 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]     ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 7.871 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]     ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 7.646 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14]    ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 7.596 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11]    ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 7.593 ns   ; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15]    ; FD[15] ; IFCLK      ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.721 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.942 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.861 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+--------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To            ; To Clock ;
+---------------+-------------+-----------+--------+---------------+----------+
; N/A           ; None        ; -3.313 ns ; DA[0]  ; ADC[0]        ; ENC_CLK  ;
; N/A           ; None        ; -3.340 ns ; DA[15] ; ADC[15]       ; ENC_CLK  ;
; N/A           ; None        ; -3.484 ns ; DA[9]  ; ADC[9]        ; ENC_CLK  ;
; N/A           ; None        ; -3.621 ns ; DA[11] ; ADC[11]       ; ENC_CLK  ;
; N/A           ; None        ; -3.621 ns ; DA[10] ; ADC[10]       ; ENC_CLK  ;
; N/A           ; None        ; -3.773 ns ; DA[7]  ; ADC[7]        ; ENC_CLK  ;
; N/A           ; None        ; -3.777 ns ; DA[13] ; ADC[13]       ; ENC_CLK  ;
; N/A           ; None        ; -3.779 ns ; DA[12] ; ADC[12]       ; ENC_CLK  ;
; N/A           ; None        ; -3.782 ns ; DA[6]  ; ADC[6]        ; ENC_CLK  ;
; N/A           ; None        ; -3.794 ns ; DA[5]  ; ADC[5]        ; ENC_CLK  ;
; N/A           ; None        ; -3.888 ns ; DA[4]  ; ADC[4]        ; ENC_CLK  ;
; N/A           ; None        ; -3.897 ns ; DA[14] ; ADC[14]       ; ENC_CLK  ;
; N/A           ; None        ; -3.902 ns ; DA[8]  ; ADC[8]        ; ENC_CLK  ;
; N/A           ; None        ; -4.160 ns ; DA[3]  ; ADC[3]        ; ENC_CLK  ;
; N/A           ; None        ; -4.168 ns ; DA[2]  ; ADC[2]        ; ENC_CLK  ;
; N/A           ; None        ; -4.604 ns ; DA[1]  ; ADC[1]        ; ENC_CLK  ;
; N/A           ; None        ; -5.417 ns ; FLAGB  ; WRITE_FX2FIFO ; IFCLK    ;
+---------------+-------------+-----------+--------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 29 09:14:18 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 175.07 MHz between source register "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]" and destination memory "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]" (period= 5.712 ns)
    Info: + Longest register to memory delay is 5.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 3; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]'
        Info: 2: + IC(0.397 ns) + CELL(0.512 ns) = 0.909 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~79'
        Info: 3: + IC(0.875 ns) + CELL(0.322 ns) = 2.106 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdempty_eq_comp_aeb_int~82'
        Info: 4: + IC(0.867 ns) + CELL(0.178 ns) = 3.151 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 28; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|valid_rdreq'
        Info: 5: + IC(1.613 ns) + CELL(0.684 ns) = 5.448 ns; Loc. = M4K_X11_Y10; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]'
        Info: Total cell delay = 1.696 ns ( 31.13 % )
        Info: Total interconnect delay = 3.752 ns ( 68.87 % )
    Info: - Smallest clock skew is 0.053 ns
        Info: + Shortest clock path from clock "IFCLK" to destination memory is 2.617 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 182; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.707 ns) + CELL(0.724 ns) = 2.617 ns; Loc. = M4K_X11_Y10; Fanout = 1; MEM Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|altsyncram_td11:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]'
            Info: Total cell delay = 1.780 ns ( 68.02 % )
            Info: Total interconnect delay = 0.837 ns ( 31.98 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.564 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 182; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.776 ns) + CELL(0.602 ns) = 2.564 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 3; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|rdptr_g[5]'
            Info: Total cell delay = 1.658 ns ( 64.66 % )
            Info: Total interconnect delay = 0.906 ns ( 35.34 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 0.040 ns
Info: Clock "ENC_CLK" has Internal fmax of 178.54 MHz between source register "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]" and destination register "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]" (period= 5.601 ns)
    Info: + Longest register to register delay is 5.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]'
        Info: 2: + IC(0.978 ns) + CELL(0.521 ns) = 1.499 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87'
        Info: 3: + IC(0.873 ns) + CELL(0.178 ns) = 2.550 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88'
        Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 3.026 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 124; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|op_1~259'
        Info: 5: + IC(0.313 ns) + CELL(0.495 ns) = 3.834 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|parity~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.914 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera0~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.994 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera1~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.074 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera2~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.154 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera3~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.234 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera4~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 4.408 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera5~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.488 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera6~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.568 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera7~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.648 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera8~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.728 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera9~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 4.808 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera10~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 5.266 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|countera11'
        Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 5.362 ns; Loc. = LCFF_X19_Y10_N27; Fanout = 4; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]'
        Info: Total cell delay = 2.900 ns ( 54.08 % )
        Info: Total interconnect delay = 2.462 ns ( 45.92 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 3.359 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.823 ns) + CELL(0.602 ns) = 3.359 ns; Loc. = LCFF_X19_Y10_N27; Fanout = 4; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[11]'
            Info: Total cell delay = 1.536 ns ( 45.73 % )
            Info: Total interconnect delay = 1.823 ns ( 54.27 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 3.359 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.823 ns) + CELL(0.602 ns) = 3.359 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]'
            Info: Total cell delay = 1.536 ns ( 45.73 % )
            Info: Total interconnect delay = 1.823 ns ( 54.27 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "WRITE_FX2FIFO" (data pin = "FLAGB", clock pin = "IFCLK") is 5.665 ns
    Info: + Longest pin to register delay is 8.243 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'
        Info: 2: + IC(6.206 ns) + CELL(0.178 ns) = 7.287 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 1; COMB Node = 'Selector1~16'
        Info: 3: + IC(0.315 ns) + CELL(0.545 ns) = 8.147 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'Selector1~17'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.243 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'WRITE_FX2FIFO'
        Info: Total cell delay = 1.722 ns ( 20.89 % )
        Info: Total interconnect delay = 6.521 ns ( 79.11 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.540 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 182; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.752 ns) + CELL(0.602 ns) = 2.540 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 4; REG Node = 'WRITE_FX2FIFO'
        Info: Total cell delay = 1.658 ns ( 65.28 % )
        Info: Total interconnect delay = 0.882 ns ( 34.72 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO2" through register "tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]" is 12.767 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.823 ns) + CELL(0.602 ns) = 3.359 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]'
        Info: Total cell delay = 1.536 ns ( 45.73 % )
        Info: Total interconnect delay = 1.823 ns ( 54.27 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 9.131 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N13; Fanout = 13; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|a_graycounter_r27:wrptr_gp|power_modified_counter_values[4]'
        Info: 2: + IC(0.978 ns) + CELL(0.521 ns) = 1.499 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~87'
        Info: 3: + IC(0.873 ns) + CELL(0.178 ns) = 2.550 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~88'
        Info: 4: + IC(0.878 ns) + CELL(0.322 ns) = 3.750 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_mfb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(2.315 ns) + CELL(3.066 ns) = 9.131 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'
        Info: Total cell delay = 4.087 ns ( 44.76 % )
        Info: Total interconnect delay = 5.044 ns ( 55.24 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.721 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'
    Info: 2: + IC(6.782 ns) + CELL(3.036 ns) = 10.721 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 36.74 % )
    Info: Total interconnect delay = 6.782 ns ( 63.26 % )
Info: th for register "ADC[0]" (data pin = "DA[0]", clock pin = "ENC_CLK") is -3.313 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 3.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 195; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.951 ns) + CELL(0.602 ns) = 3.487 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 1; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.536 ns ( 44.05 % )
        Info: Total interconnect delay = 1.951 ns ( 55.95 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA[0]'
        Info: 2: + IC(5.899 ns) + CELL(0.178 ns) = 6.990 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'ADC[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.086 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 1; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.187 ns ( 16.75 % )
        Info: Total interconnect delay = 5.899 ns ( 83.25 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Processing ended: Tue Aug 29 09:14:18 2006
    Info: Elapsed time: 00:00:01


