$date
	Thu Oct  3 21:43:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clk_divider_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$var reg 8 # divisor [7:0] $end
$scope module dut $end
$var wire 1 " clk_in $end
$var wire 8 $ divisor [7:0] $end
$var reg 1 ! clk_out $end
$var reg 8 % counter [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b100 $
b100 #
0"
x!
$end
#5
1!
b1 %
1"
#10
0"
#15
b10 %
1"
#20
0"
#25
0!
b11 %
1"
#30
0"
#35
b100 %
1"
#40
0"
#45
b0 %
1"
#50
0"
#55
1!
b1 %
1"
#60
0"
#65
b10 %
1"
#70
0"
#75
0!
b11 %
1"
#80
0"
#85
b100 %
1"
#90
0"
#95
b0 %
1"
#100
0"
#105
1!
b1 %
1"
#110
0"
