Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Aug 19 00:14:52 2020
| Host         : vagrant running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
| Design       : zusys_wrapper
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  667 |     0 |     47232 |  1.41 |
|   LUT as Logic             |  635 |     0 |     47232 |  1.34 |
|   LUT as Memory            |   32 |     0 |     28800 |  0.11 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              | 1186 |     0 |     94464 |  1.26 |
|   Register as Flip Flop    | 1186 |     0 |     94464 |  1.26 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |    7 |     0 |      8820 |  0.08 |
| F7 Muxes                   |    9 |     0 |     35280 |  0.03 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 171   |          Yes |           - |        Reset |
| 10    |          Yes |         Set |            - |
| 965   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  185 |     0 |      8820 |  2.10 |
|   CLBL                                     |   76 |     0 |           |       |
|   CLBM                                     |  109 |     0 |           |       |
| LUT as Logic                               |  635 |     0 |     47232 |  1.34 |
|   using O5 output only                     |   35 |       |           |       |
|   using O6 output only                     |  484 |       |           |       |
|   using O5 and O6                          |  116 |       |           |       |
| LUT as Memory                              |   32 |     0 |     28800 |  0.11 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              | 1186 |     0 |     94464 |  1.26 |
|   Register driven from within the CLB      |  537 |       |           |       |
|   Register driven from outside the CLB     |  649 |       |           |       |
|     LUT in front of the register is unused |  563 |       |           |       |
|     LUT in front of the register is used   |   86 |       |           |       |
| Unique Control Sets                        |   79 |       |     17640 |  0.45 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       150 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       150 |  0.00 |
|   RAMB18       |    0 |     0 |       300 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    2 |     0 |       240 |  0.83 |
|   DSP48E2 only |    2 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       252 |  1.59 |
| HPIOB_M          |    2 |     2 |        72 |  2.78 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    2 |     2 |        72 |  2.78 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      |  965 |            Register |
| LUT3      |  195 |                 CLB |
| FDCE      |  171 |            Register |
| LUT6      |  168 |                 CLB |
| LUT4      |  142 |                 CLB |
| LUT5      |  127 |                 CLB |
| LUT2      |   97 |                 CLB |
| RAMD32    |   56 |                 CLB |
| FDPE      |   40 |            Register |
| LUT1      |   22 |                 CLB |
| FDSE      |   10 |            Register |
| MUXF7     |    9 |                 CLB |
| RAMS32    |    8 |                 CLB |
| CARRY8    |    7 |                 CLB |
| IBUFCTRL  |    3 |              Others |
| INBUF     |    2 |                 I/O |
| DSP48E2   |    2 |          Arithmetic |
| PS8       |    1 |            Advanced |
| DIFFINBUF |    1 |                 I/O |
| BUFG_PS   |    1 |               Clock |
| BUFGCE    |    1 |               Clock |
| BSCANE2   |    1 |       Configuration |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------+------+
|          Ref Name         | Used |
+---------------------------+------+
| zusys_zynq_ultra_ps_e_0_0 |    1 |
| zusys_vio_0_0             |    1 |
| zusys_util_ds_buf_0_0     |    1 |
| zusys_labtools_fmeter_0_0 |    1 |
| dbg_hub                   |    1 |
+---------------------------+------+


