rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/NestedParamSubstitution/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/NestedParamSubstitution/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/NestedParamSubstitution/top.sv:1:1: No timescale set for "dut1".

[WRN:PA0205] UHDM-integration-tests/tests/NestedParamSubstitution/top.sv:6:1: No timescale set for "dut2".

[WRN:PA0205] UHDM-integration-tests/tests/NestedParamSubstitution/top.sv:15:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/NestedParamSubstitution/top.sv:1:1: Compile module "work@dut1".

[INF:CP0303] UHDM-integration-tests/tests/NestedParamSubstitution/top.sv:6:1: Compile module "work@dut2".

[INF:CP0303] UHDM-integration-tests/tests/NestedParamSubstitution/top.sv:15:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/NestedParamSubstitution/top.sv:15:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut1 (work@dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut1
  |vpiParameter:
  \_parameter: (work@dut1.P1), line:2:26, endln:2:28
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:1:1, endln:4:10
    |BIN:0
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:25
      |vpiParent:
      \_parameter: (work@dut1.P1), line:2:26, endln:2:28
      |vpiRange:
      \_range: , line:2:20, endln:2:25
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P1
    |vpiFullName:work@dut1.P1
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:35
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_constant: , line:2:31, endln:2:35
      |vpiDecompile:2'b0
      |vpiSize:2
      |BIN:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:25
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut1.P1), line:2:26, endln:2:28
  |vpiDefName:work@dut1
  |vpiNet:
  \_logic_net: (work@dut1.a), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiFullName:work@dut1.a
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:32, endln:1:33
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:1:1, endln:4:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut1.a), line:1:32, endln:1:33
    |vpiTypedef:
    \_logic_typespec: , line:1:20, endln:1:31
      |vpiRange:
      \_range: , line:1:26, endln:1:31
        |vpiLeftRange:
        \_constant: , line:1:27, endln:1:28
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:26, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:17
    |vpiParent:
    \_module_inst: work@dut1 (work@dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_ref_obj: (work@dut1.P1), line:3:15, endln:3:17
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:17
      |vpiName:P1
      |vpiFullName:work@dut1.P1
    |vpiLhs:
    \_ref_obj: (work@dut1.a), line:3:11, endln:3:12
      |vpiParent:
      \_cont_assign: , line:3:11, endln:3:17
      |vpiName:a
      |vpiFullName:work@dut1.a
      |vpiActual:
      \_logic_net: (work@top.u_dut2.u_dut1.a), line:1:32, endln:1:33
|uhdmallModules:
\_module_inst: work@dut2 (work@dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:6:1, endln:13:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.P2), line:7:26, endln:7:28
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:6:1, endln:13:10
    |BIN:11
    |vpiTypespec:
    \_logic_typespec: , line:7:14, endln:7:25
      |vpiParent:
      \_parameter: (work@dut2.P2), line:7:26, endln:7:28
      |vpiRange:
      \_range: , line:7:20, endln:7:25
        |vpiLeftRange:
        \_constant: , line:7:21, endln:7:22
          |vpiParent:
          \_range: , line:7:20, endln:7:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:23, endln:7:24
          |vpiParent:
          \_range: , line:7:20, endln:7:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P2
    |vpiFullName:work@dut2.P2
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:36
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:6:1, endln:13:10
    |vpiRhs:
    \_constant: , line:7:31, endln:7:36
      |vpiDecompile:2'b11
      |vpiSize:2
      |BIN:11
      |vpiTypespec:
      \_logic_typespec: , line:7:14, endln:7:25
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut2.P2), line:7:26, endln:7:28
  |vpiDefName:work@dut2
  |vpiNet:
  \_logic_net: (work@dut2.b), line:6:32, endln:6:33
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:6:1, endln:13:10
    |vpiName:b
    |vpiFullName:work@dut2.b
    |vpiNetType:36
  |vpiPort:
  \_port: (b), line:6:32, endln:6:33
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:6:1, endln:13:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut2.b), line:6:32, endln:6:33
    |vpiTypedef:
    \_logic_typespec: , line:6:20, endln:6:31
      |vpiRange:
      \_range: , line:6:26, endln:6:31
        |vpiLeftRange:
        \_constant: , line:6:27, endln:6:28
          |vpiParent:
          \_range: , line:6:26, endln:6:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:29, endln:6:30
          |vpiParent:
          \_range: , line:6:26, endln:6:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_ref_module: work@dut1 (u_dut1), line:10:6, endln:10:12
    |vpiParent:
    \_module_inst: work@dut2 (work@dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:6:1, endln:13:10
    |vpiName:u_dut1
    |vpiDefName:work@dut1
    |vpiActual:
    \_module_inst: work@dut1 (work@dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:1:1, endln:4:10
    |vpiPort:
    \_port: (a), line:11:7, endln:11:12
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (b), line:11:10, endln:11:11
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@top.u_dut2.b), line:6:32, endln:6:33
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:16:26, endln:16:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:16:14, endln:16:25
      |vpiParent:
      \_parameter: (work@top.X), line:16:26, endln:16:27
      |vpiRange:
      \_range: , line:16:20, endln:16:25
        |vpiLeftRange:
        \_constant: , line:16:21, endln:16:22
          |vpiParent:
          \_range: , line:16:20, endln:16:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:16:23, endln:16:24
          |vpiParent:
          \_range: , line:16:20, endln:16:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:16:26, endln:16:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiRhs:
    \_operation: , line:16:30, endln:16:37
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:16:32, endln:16:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:16:35, endln:16:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), line:16:26, endln:16:27
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:15:31, endln:15:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:15:31, endln:15:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:15:31, endln:15:32
    |vpiTypedef:
    \_logic_typespec: , line:15:19, endln:15:30
      |vpiRange:
      \_range: , line:15:25, endln:15:30
        |vpiLeftRange:
        \_constant: , line:15:26, endln:15:27
          |vpiParent:
          \_range: , line:15:25, endln:15:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:28, endln:15:29
          |vpiParent:
          \_range: , line:15:25, endln:15:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_ref_module: work@dut2 (u_dut2), line:19:6, endln:19:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiName:u_dut2
    |vpiDefName:work@dut2
    |vpiActual:
    \_module_inst: work@dut2 (work@dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:6:1, endln:13:10
    |vpiPort:
    \_port: (b), line:20:7, endln:20:12
      |vpiName:b
      |vpiHighConn:
      \_ref_obj: (o), line:20:10, endln:20:11
        |vpiName:o
        |vpiActual:
        \_logic_net: (work@top.o), line:15:31, endln:15:32
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:16:26, endln:16:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:16:14, endln:16:25
      |vpiParent:
      \_parameter: (work@top.X), line:16:26, endln:16:27
      |vpiRange:
      \_range: , line:16:20, endln:16:25
        |vpiParent:
        \_logic_typespec: , line:16:14, endln:16:25
        |vpiLeftRange:
        \_constant: , line:16:21, endln:16:22
          |vpiParent:
          \_range: , line:16:20, endln:16:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:16:23, endln:16:24
          |vpiParent:
          \_range: , line:16:20, endln:16:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:16:26, endln:16:37
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiRhs:
    \_constant: , line:16:30, endln:16:37
      |vpiDecompile:2'd1
      |vpiSize:2
      |UINT:1
    |vpiLhs:
    \_parameter: (work@top.X), line:16:26, endln:16:27
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:15:31, endln:15:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiTypespec:
    \_logic_typespec: , line:15:19, endln:15:30
      |vpiRange:
      \_range: , line:15:25, endln:15:30
        |vpiLeftRange:
        \_constant: , line:15:26, endln:15:27
          |vpiParent:
          \_range: , line:15:25, endln:15:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:28, endln:15:29
          |vpiParent:
          \_range: , line:15:25, endln:15:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:15:31, endln:15:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:15:31, endln:15:32
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:15:31, endln:15:32
    |vpiTypedef:
    \_logic_typespec: , line:15:19, endln:15:30
      |vpiRange:
      \_range: , line:15:25, endln:15:30
        |vpiParent:
        \_port: (o), line:15:31, endln:15:32
        |vpiLeftRange:
        \_constant: , line:15:26, endln:15:27
          |vpiParent:
          \_range: , line:15:25, endln:15:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:28, endln:15:29
          |vpiParent:
          \_range: , line:15:25, endln:15:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiModule:
  \_module_inst: work@dut2 (work@top.u_dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:17:4, endln:21:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiName:u_dut2
    |vpiFullName:work@top.u_dut2
    |vpiParameter:
    \_parameter: (work@top.u_dut2.P2), line:7:26, endln:7:28
      |vpiParent:
      \_module_inst: work@dut2 (work@top.u_dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:17:4, endln:21:6
      |BIN:11
      |vpiTypespec:
      \_logic_typespec: , line:7:14, endln:7:25
        |vpiParent:
        \_parameter: (work@top.u_dut2.P2), line:7:26, endln:7:28
        |vpiRange:
        \_range: , line:7:20, endln:7:25
          |vpiParent:
          \_logic_typespec: , line:7:14, endln:7:25
          |vpiLeftRange:
          \_constant: , line:7:21, endln:7:22
            |vpiParent:
            \_range: , line:7:20, endln:7:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:23, endln:7:24
            |vpiParent:
            \_range: , line:7:20, endln:7:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:P2
      |vpiFullName:work@top.u_dut2.P2
    |vpiParamAssign:
    \_param_assign: , line:7:26, endln:7:36
      |vpiParent:
      \_module_inst: work@dut2 (work@top.u_dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:17:4, endln:21:6
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:7:31, endln:7:36
        |vpiDecompile:1
        |vpiSize:2
        |UINT:1
        |vpiTypespec:
        \_logic_typespec: , line:7:14, endln:7:25
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut2.P2), line:7:26, endln:7:28
    |vpiDefName:work@dut2
    |vpiDefFile:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv
    |vpiDefLineNo:6
    |vpiNet:
    \_logic_net: (work@top.u_dut2.b), line:6:32, endln:6:33
      |vpiParent:
      \_module_inst: work@dut2 (work@top.u_dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:17:4, endln:21:6
      |vpiTypespec:
      \_logic_typespec: , line:6:20, endln:6:31
        |vpiRange:
        \_range: , line:6:26, endln:6:31
          |vpiLeftRange:
          \_constant: , line:6:27, endln:6:28
            |vpiParent:
            \_range: , line:6:26, endln:6:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:29, endln:6:30
            |vpiParent:
            \_range: , line:6:26, endln:6:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:b
      |vpiFullName:work@top.u_dut2.b
      |vpiNetType:36
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:15:1, endln:22:10
    |vpiPort:
    \_port: (b), line:6:32, endln:6:33
      |vpiParent:
      \_module_inst: work@dut2 (work@top.u_dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:17:4, endln:21:6
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:20:10, endln:20:11
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_logic_net: (work@top.o), line:15:31, endln:15:32
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut2.b), line:20:8, endln:20:9
        |vpiName:b
        |vpiFullName:work@top.u_dut2.b
        |vpiActual:
        \_logic_net: (work@top.u_dut2.b), line:6:32, endln:6:33
      |vpiTypedef:
      \_logic_typespec: , line:6:20, endln:6:31
        |vpiRange:
        \_range: , line:6:26, endln:6:31
          |vpiParent:
          \_port: (b), line:6:32, endln:6:33
          |vpiLeftRange:
          \_constant: , line:6:27, endln:6:28
            |vpiParent:
            \_range: , line:6:26, endln:6:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:29, endln:6:30
            |vpiParent:
            \_range: , line:6:26, endln:6:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiModule:
    \_module_inst: work@dut1 (work@top.u_dut2.u_dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:8:4, endln:12:6
      |vpiParent:
      \_module_inst: work@dut2 (work@top.u_dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:17:4, endln:21:6
      |vpiName:u_dut1
      |vpiFullName:work@top.u_dut2.u_dut1
      |vpiParameter:
      \_parameter: (work@top.u_dut2.u_dut1.P1), line:2:26, endln:2:28
        |vpiParent:
        \_module_inst: work@dut1 (work@top.u_dut2.u_dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:8:4, endln:12:6
        |BIN:0
        |vpiTypespec:
        \_logic_typespec: , line:2:14, endln:2:25
          |vpiParent:
          \_parameter: (work@top.u_dut2.u_dut1.P1), line:2:26, endln:2:28
          |vpiRange:
          \_range: , line:2:20, endln:2:25
            |vpiParent:
            \_logic_typespec: , line:2:14, endln:2:25
            |vpiLeftRange:
            \_constant: , line:2:21, endln:2:22
              |vpiParent:
              \_range: , line:2:20, endln:2:25
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:2:23, endln:2:24
              |vpiParent:
              \_range: , line:2:20, endln:2:25
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:P1
        |vpiFullName:work@top.u_dut2.u_dut1.P1
      |vpiParamAssign:
      \_param_assign: , line:2:26, endln:2:35
        |vpiParent:
        \_module_inst: work@dut1 (work@top.u_dut2.u_dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:8:4, endln:12:6
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:2:31, endln:2:35
          |vpiDecompile:2
          |vpiSize:2
          |UINT:2
          |vpiTypespec:
          \_logic_typespec: , line:2:14, endln:2:25
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u_dut2.u_dut1.P1), line:2:26, endln:2:28
      |vpiDefName:work@dut1
      |vpiDefFile:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv
      |vpiDefLineNo:1
      |vpiNet:
      \_logic_net: (work@top.u_dut2.u_dut1.a), line:1:32, endln:1:33
        |vpiParent:
        \_module_inst: work@dut1 (work@top.u_dut2.u_dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:8:4, endln:12:6
        |vpiTypespec:
        \_logic_typespec: , line:1:20, endln:1:31
          |vpiRange:
          \_range: , line:1:26, endln:1:31
            |vpiLeftRange:
            \_constant: , line:1:27, endln:1:28
              |vpiParent:
              \_range: , line:1:26, endln:1:31
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:29, endln:1:30
              |vpiParent:
              \_range: , line:1:26, endln:1:31
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u_dut2.u_dut1.a
        |vpiNetType:36
      |vpiInstance:
      \_module_inst: work@dut2 (work@top.u_dut2), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:17:4, endln:21:6
      |vpiPort:
      \_port: (a), line:1:32, endln:1:33
        |vpiParent:
        \_module_inst: work@dut1 (work@top.u_dut2.u_dut1), file:UHDM-integration-tests/tests/NestedParamSubstitution/top.sv, line:8:4, endln:12:6
        |vpiName:a
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@top.u_dut2.b), line:11:10, endln:11:11
          |vpiName:b
          |vpiFullName:work@top.u_dut2.b
          |vpiActual:
          \_logic_net: (work@top.u_dut2.b), line:6:32, endln:6:33
        |vpiLowConn:
        \_ref_obj: (work@top.u_dut2.u_dut1.a), line:11:8, endln:11:9
          |vpiName:a
          |vpiFullName:work@top.u_dut2.u_dut1.a
          |vpiActual:
          \_logic_net: (work@top.u_dut2.u_dut1.a), line:1:32, endln:1:33
        |vpiTypedef:
        \_logic_typespec: , line:1:20, endln:1:31
          |vpiRange:
          \_range: , line:1:26, endln:1:31
            |vpiParent:
            \_port: (a), line:1:32, endln:1:33
            |vpiLeftRange:
            \_constant: , line:1:27, endln:1:28
              |vpiParent:
              \_range: , line:1:26, endln:1:31
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:29, endln:1:30
              |vpiParent:
              \_range: , line:1:26, endln:1:31
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
      |vpiContAssign:
      \_cont_assign: , line:3:11, endln:3:17
        |vpiRhs:
        \_constant: , line:2:31, endln:2:35
          |vpiParent:
          \_cont_assign: , line:3:11, endln:3:17
          |vpiDecompile:2
          |vpiSize:2
          |UINT:2
          |vpiTypespec:
          \_logic_typespec: , line:2:14, endln:2:25
            |vpiParent:
            \_constant: , line:2:31, endln:2:35
            |vpiRange:
            \_range: , line:2:20, endln:2:25
              |vpiParent:
              \_logic_typespec: , line:2:14, endln:2:25
              |vpiLeftRange:
              \_constant: , line:2:21, endln:2:22
                |vpiParent:
                \_range: , line:2:20, endln:2:25
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:2:23, endln:2:24
                |vpiParent:
                \_range: , line:2:20, endln:2:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (a), line:3:11, endln:3:12
          |vpiParent:
          \_cont_assign: , line:3:11, endln:3:17
          |vpiName:a
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'P1' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'P1' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'a' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'P2' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'P2' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'b' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'X' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'X' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'operation'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'u_dut2' of type 'module_inst'
      Object 'P2' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'P2' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'P2' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object 'b' of type 'logic_net'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'u_dut1' of type 'module_inst'
        Object 'P1' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'param_assign'
          Object 'P1' of type 'parameter'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'param_assign'
          Object 'P1' of type 'parameter'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object '' of type 'constant'
        Object 'a' of type 'logic_net'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
        Object 'a' of type 'port'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
        Object '' of type 'cont_assign'
          Object 'a' of type 'ref_obj'
          Object '' of type 'constant'
        Object 'b' of type 'ref_obj'
      Object 'b' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'o' of type 'ref_obj'
    Object 'X' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'X' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
