INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_r_50/sim/ram_r_50.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_r_50
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/ram_app_16/sim/ram_app_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_app_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/ip/RAM_288_1/sim/RAM_288_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_288_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/CNU_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNU_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/find_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_min
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module judge_unit1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/judge_unit2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module judge_unit2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/load_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_app
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nms_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/nms_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nms_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/prod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prod
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_app
WARNING: [VRFC 10-3676] redeclaration of ansi port 'write_en_update' is not allowed [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_out_t' is not allowed [E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/ram_app.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/startup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module startup
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_app
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sources_1/new/update_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA_Source/XILINX/LDPC-F/Decoder_2/ldpc_decoder.srcs/sim_1/new/nms_decode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nms_decode_tb
