# fpga-int8-systolic-accelerator
This project implements an INT8 systolic array accelerator in VHDL, packaged as an Avalon-MM slave IP and integrated into an FPGA SoC using Intel Platform Designer.
