

================================================================
== Vitis HLS Report for 'compute_all_attention_coefficients'
================================================================
* Date:           Sat Dec 11 19:29:55 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.845 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3  |        ?|        ?|        69|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 69


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 69, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 72 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 3 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 73 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 74 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 75 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 76 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 77 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 78 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%cast = zext i32 %num_of_nodes_read"   --->   Operation 79 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (2.29ns)   --->   "%bound = mul i64 %cast, i64 %cast"   --->   Operation 80 'mul' 'bound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln130 = store i66 0, i66 %indvar_flatten22" [GAT_compute.cpp:130]   --->   Operation 81 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln130 = store i3 0, i3 %nh" [GAT_compute.cpp:130]   --->   Operation 82 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln130 = store i64 0, i64 %indvar_flatten" [GAT_compute.cpp:130]   --->   Operation 83 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln130 = store i32 0, i32 %n1" [GAT_compute.cpp:130]   --->   Operation 84 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln130 = store i18 0, i18 %n2" [GAT_compute.cpp:130]   --->   Operation 85 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_attention_coefficients_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (2.29ns)   --->   "%bound = mul i64 %cast, i64 %cast"   --->   Operation 89 'mul' 'bound' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i64.i2, i64 %bound, i2 0"   --->   Operation 90 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln132_1 = icmp_eq  i32 %num_of_nodes_read, i32 0" [GAT_compute.cpp:132]   --->   Operation 91 'icmp' 'icmp_ln132_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln130 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GAT_compute.cpp:130]   --->   Operation 92 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.82>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%n2_4 = load i18 %n2" [GAT_compute.cpp:132]   --->   Operation 93 'load' 'n2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%n1_3 = load i32 %n1"   --->   Operation 94 'load' 'n1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%nh_2 = load i3 %nh" [GAT_compute.cpp:130]   --->   Operation 95 'load' 'nh_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i66 %indvar_flatten22" [GAT_compute.cpp:130]   --->   Operation 96 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%empty = trunc i32 %n1_3"   --->   Operation 97 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_102 = trunc i32 %n1_3"   --->   Operation 98 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i18 %n2_4" [GAT_compute.cpp:132]   --->   Operation 99 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.85ns)   --->   "%icmp_ln132 = icmp_eq  i32 %zext_ln132, i32 %num_of_nodes_read" [GAT_compute.cpp:132]   --->   Operation 100 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.07ns)   --->   "%icmp_ln130 = icmp_eq  i66 %indvar_flatten22_load, i66 %tmp" [GAT_compute.cpp:130]   --->   Operation 101 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.15ns)   --->   "%add_ln130_1 = add i66 %indvar_flatten22_load, i66 1" [GAT_compute.cpp:130]   --->   Operation 102 'add' 'add_ln130_1' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %._crit_edge95.loopexit, void" [GAT_compute.cpp:130]   --->   Operation 103 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i64 %indvar_flatten" [GAT_compute.cpp:131]   --->   Operation 104 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.57ns)   --->   "%add_ln130 = add i3 %nh_2, i3 1" [GAT_compute.cpp:130]   --->   Operation 105 'add' 'add_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.06ns)   --->   "%icmp_ln131 = icmp_eq  i64 %indvar_flatten_load_1, i64 %bound" [GAT_compute.cpp:131]   --->   Operation 106 'icmp' 'icmp_ln131' <Predicate = (!icmp_ln130)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.22ns)   --->   "%select_ln130 = select i1 %icmp_ln131, i32 0, i32 %n1_3" [GAT_compute.cpp:130]   --->   Operation 107 'select' 'select_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.27ns)   --->   "%select_ln130_1 = select i1 %icmp_ln131, i3 %add_ln130, i3 %nh_2" [GAT_compute.cpp:130]   --->   Operation 108 'select' 'select_ln130_1' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i3 %select_ln130_1" [GAT_compute.cpp:135]   --->   Operation 109 'zext' 'zext_ln135' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.46ns)   --->   "%mul_ln135 = mul i11 %zext_ln135, i11 200" [GAT_compute.cpp:135]   --->   Operation 110 'mul' 'mul_ln135' <Predicate = (!icmp_ln130)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i11 %mul_ln135" [GAT_compute.cpp:130]   --->   Operation 111 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%select_ln130_2 = select i1 %icmp_ln131, i18 0, i18 %empty" [GAT_compute.cpp:130]   --->   Operation 112 'select' 'select_ln130_2' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.27ns)   --->   "%select_ln130_4 = select i1 %icmp_ln131, i1 %icmp_ln132_1, i1 %icmp_ln132" [GAT_compute.cpp:130]   --->   Operation 113 'select' 'select_ln130_4' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.88ns)   --->   "%add_ln131 = add i32 %select_ln130, i32 1" [GAT_compute.cpp:131]   --->   Operation 114 'add' 'add_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%or_ln131 = or i1 %select_ln130_4, i1 %icmp_ln131" [GAT_compute.cpp:131]   --->   Operation 115 'or' 'or_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %or_ln131, i18 0, i18 %n2_4" [GAT_compute.cpp:131]   --->   Operation 116 'select' 'select_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%empty_104 = trunc i32 %add_ln131" [GAT_compute.cpp:131]   --->   Operation 117 'trunc' 'empty_104' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%empty_105 = trunc i32 %add_ln131" [GAT_compute.cpp:131]   --->   Operation 118 'trunc' 'empty_105' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln131_1 = select i1 %select_ln130_4, i18 %empty_104, i18 %select_ln130_2" [GAT_compute.cpp:131]   --->   Operation 119 'select' 'select_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.22ns)   --->   "%select_ln131_3 = select i1 %select_ln130_4, i32 %add_ln131, i32 %select_ln130" [GAT_compute.cpp:131]   --->   Operation 120 'select' 'select_ln131_3' <Predicate = (!icmp_ln130)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [GAT_compute.cpp:131]   --->   Operation 121 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.79ns)   --->   "%add_ln132 = add i18 %select_ln131, i18 1" [GAT_compute.cpp:132]   --->   Operation 122 'add' 'add_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (1.14ns)   --->   "%add_ln131_1 = add i64 %indvar_flatten_load, i64 1" [GAT_compute.cpp:131]   --->   Operation 123 'add' 'add_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.41ns)   --->   "%select_ln131_4 = select i1 %icmp_ln131, i64 1, i64 %add_ln131_1" [GAT_compute.cpp:131]   --->   Operation 124 'select' 'select_ln131_4' <Predicate = (!icmp_ln130)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln130 = store i66 %add_ln130_1, i66 %indvar_flatten22" [GAT_compute.cpp:130]   --->   Operation 125 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_3 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln130 = store i3 %select_ln130_1, i3 %nh" [GAT_compute.cpp:130]   --->   Operation 126 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_3 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln131 = store i64 %select_ln131_4, i64 %indvar_flatten" [GAT_compute.cpp:131]   --->   Operation 127 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_3 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln131 = store i32 %select_ln131_3, i32 %n1" [GAT_compute.cpp:131]   --->   Operation 128 'store' 'store_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_3 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln132 = store i18 %add_ln132, i18 %n2" [GAT_compute.cpp:132]   --->   Operation 129 'store' 'store_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.69>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %nh_2" [GAT_compute.cpp:130]   --->   Operation 130 'zext' 'zext_ln130' <Predicate = (!icmp_ln131 & !select_ln130_4)> <Delay = 0.00>
ST_4 : Operation 131 [3/3] (0.99ns) (grouped into DSP with root node empty_103)   --->   "%mul_ln130 = mul i10 %zext_ln130, i10 200" [GAT_compute.cpp:130]   --->   Operation 131 'mul' 'mul_ln130' <Predicate = (!icmp_ln131 & !select_ln130_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i11 %mul_ln135" [GAT_compute.cpp:130]   --->   Operation 132 'zext' 'zext_ln130_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.72ns)   --->   "%empty_106 = add i10 %trunc_ln130, i10 %empty_105" [GAT_compute.cpp:130]   --->   Operation 133 'add' 'empty_106' <Predicate = (!icmp_ln130 & select_ln130_4)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.69ns) (grouped into DSP with root node add_ln135_1)   --->   "%add_ln135 = add i18 %zext_ln130_2, i18 %select_ln131_1" [GAT_compute.cpp:135]   --->   Operation 134 'add' 'add_ln135' <Predicate = (!icmp_ln130)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [3/3] (0.99ns) (grouped into DSP with root node add_ln135_1)   --->   "%mul_ln135_1 = mul i18 %add_ln135, i18 200" [GAT_compute.cpp:135]   --->   Operation 135 'mul' 'mul_ln135_1' <Predicate = (!icmp_ln130)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 136 [2/3] (0.99ns) (grouped into DSP with root node empty_103)   --->   "%mul_ln130 = mul i10 %zext_ln130, i10 200" [GAT_compute.cpp:130]   --->   Operation 136 'mul' 'mul_ln130' <Predicate = (!icmp_ln131 & !select_ln130_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [2/3] (0.99ns) (grouped into DSP with root node add_ln135_1)   --->   "%mul_ln135_1 = mul i18 %add_ln135, i18 200" [GAT_compute.cpp:135]   --->   Operation 137 'mul' 'mul_ln135_1' <Predicate = (!icmp_ln130)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 138 [1/3] (0.00ns) (grouped into DSP with root node empty_103)   --->   "%mul_ln130 = mul i10 %zext_ln130, i10 200" [GAT_compute.cpp:130]   --->   Operation 138 'mul' 'mul_ln130' <Predicate = (!icmp_ln131 & !select_ln130_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_103 = add i10 %mul_ln130, i10 %empty_102" [GAT_compute.cpp:130]   --->   Operation 139 'add' 'empty_103' <Predicate = (!icmp_ln131 & !select_ln130_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/3] (0.00ns) (grouped into DSP with root node add_ln135_1)   --->   "%mul_ln135_1 = mul i18 %add_ln135, i18 200" [GAT_compute.cpp:135]   --->   Operation 140 'mul' 'mul_ln135_1' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln135_1 = add i18 %mul_ln135_1, i18 %select_ln131" [GAT_compute.cpp:135]   --->   Operation 141 'add' 'add_ln135_1' <Predicate = (!icmp_ln130)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 142 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_103 = add i10 %mul_ln130, i10 %empty_102" [GAT_compute.cpp:130]   --->   Operation 142 'add' 'empty_103' <Predicate = (!icmp_ln131 & !select_ln130_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i3 %add_ln130" [GAT_compute.cpp:130]   --->   Operation 143 'zext' 'zext_ln130_1' <Predicate = (!icmp_ln130 & icmp_ln131 & !select_ln130_4)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.46ns)   --->   "%mul_ln130_1 = mul i10 %zext_ln130_1, i10 200" [GAT_compute.cpp:130]   --->   Operation 144 'mul' 'mul_ln130_1' <Predicate = (!icmp_ln130 & icmp_ln131 & !select_ln130_4)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%select_ln130_3 = select i1 %icmp_ln131, i10 %mul_ln130_1, i10 %empty_103" [GAT_compute.cpp:130]   --->   Operation 145 'select' 'select_ln130_3' <Predicate = (!icmp_ln130 & !select_ln130_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln131_2 = select i1 %select_ln130_4, i10 %empty_106, i10 %select_ln130_3" [GAT_compute.cpp:131]   --->   Operation 146 'select' 'select_ln131_2' <Predicate = (!icmp_ln130)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln135_1 = add i18 %mul_ln135_1, i18 %select_ln131" [GAT_compute.cpp:135]   --->   Operation 147 'add' 'add_ln135_1' <Predicate = (!icmp_ln130)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i18 %add_ln135_1" [GAT_compute.cpp:135]   --->   Operation 148 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%all_attention_coefficients_V_addr = getelementptr i28 %all_attention_coefficients_V, i64 0, i64 %zext_ln135_1" [GAT_compute.cpp:135]   --->   Operation 149 'getelementptr' 'all_attention_coefficients_V_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln135_1"   --->   Operation 150 'getelementptr' 'all_scores_V_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (1.24ns)   --->   "%x_V = load i18 %all_scores_V_addr"   --->   Operation 151 'load' 'x_V' <Predicate = (!icmp_ln130)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>

State 8 <SV = 7> <Delay = 2.44>
ST_8 : Operation 152 [1/2] (1.24ns)   --->   "%x_V = load i18 %all_scores_V_addr"   --->   Operation 152 'load' 'x_V' <Predicate = (!icmp_ln130)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_8 : Operation 153 [1/1] (0.81ns)   --->   "%icmp_ln1552 = icmp_eq  i28 %x_V, i28 0"   --->   Operation 153 'icmp' 'icmp_ln1552' <Predicate = (!icmp_ln130)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln134 = br i1 %icmp_ln1552, void %_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21" [GAT_compute.cpp:134]   --->   Operation 154 'br' 'br_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.87>
ST_9 : Operation 155 [13/13] (0.87ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 155 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 156 [12/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 156 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.75>
ST_11 : Operation 157 [11/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 157 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 158 [10/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 158 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.75>
ST_13 : Operation 159 [9/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 159 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 160 [8/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 160 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.75>
ST_15 : Operation 161 [7/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 161 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 162 [6/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 162 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.75>
ST_17 : Operation 163 [5/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 163 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.75>
ST_18 : Operation 164 [4/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 164 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.75>
ST_19 : Operation 165 [3/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 165 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.75>
ST_20 : Operation 166 [2/13] (2.75ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 166 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.15>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%select_ln131_2_cast = zext i10 %select_ln131_2" [GAT_compute.cpp:131]   --->   Operation 167 'zext' 'select_ln131_2_cast' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%attention_coefficients_sum_V_addr = getelementptr i28 %attention_coefficients_sum_V, i64 0, i64 %select_ln131_2_cast" [GAT_compute.cpp:131]   --->   Operation 168 'getelementptr' 'attention_coefficients_sum_V_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_21 : Operation 169 [2/2] (1.20ns)   --->   "%attention_coefficients_sum_V_load = load i10 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:131]   --->   Operation 169 'load' 'attention_coefficients_sum_V_load' <Predicate = (!icmp_ln130)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_21 : Operation 170 [1/13] (2.15ns)   --->   "%op_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 170 'call' 'op_V' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.40>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3_str"   --->   Operation 171 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_131_2_VITIS_LOOP_132_3_str"   --->   Operation 172 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 173 [1/2] (1.20ns)   --->   "%attention_coefficients_sum_V_load = load i10 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:131]   --->   Operation 173 'load' 'attention_coefficients_sum_V_load' <Predicate = (!icmp_ln130)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i28 %attention_coefficients_sum_V_load" [GAT_compute.cpp:131]   --->   Operation 174 'sext' 'sext_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:132]   --->   Operation 175 'specpipeline' 'specpipeline_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [GAT_compute.cpp:132]   --->   Operation 176 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %op_V, i18 0"   --->   Operation 177 'bitconcatenate' 't' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 0.00>
ST_22 : Operation 178 [50/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 178 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.20>
ST_23 : Operation 179 [49/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 179 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.20>
ST_24 : Operation 180 [48/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 180 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 181 [47/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 181 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.20>
ST_26 : Operation 182 [46/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 182 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.20>
ST_27 : Operation 183 [45/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 183 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.20>
ST_28 : Operation 184 [44/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 184 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.20>
ST_29 : Operation 185 [43/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 185 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.20>
ST_30 : Operation 186 [42/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 186 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.20>
ST_31 : Operation 187 [41/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 187 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.20>
ST_32 : Operation 188 [40/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 188 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.20>
ST_33 : Operation 189 [39/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 189 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.20>
ST_34 : Operation 190 [38/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 190 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.20>
ST_35 : Operation 191 [37/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 191 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.20>
ST_36 : Operation 192 [36/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 192 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.20>
ST_37 : Operation 193 [35/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 193 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.20>
ST_38 : Operation 194 [34/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 194 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.20>
ST_39 : Operation 195 [33/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 195 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.20>
ST_40 : Operation 196 [32/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 196 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.20>
ST_41 : Operation 197 [31/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 197 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.20>
ST_42 : Operation 198 [30/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 198 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.20>
ST_43 : Operation 199 [29/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 199 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.20>
ST_44 : Operation 200 [28/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 200 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.20>
ST_45 : Operation 201 [27/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 201 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.20>
ST_46 : Operation 202 [26/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 202 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.20>
ST_47 : Operation 203 [25/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 203 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.20>
ST_48 : Operation 204 [24/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 204 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.20>
ST_49 : Operation 205 [23/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 205 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.20>
ST_50 : Operation 206 [22/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 206 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.20>
ST_51 : Operation 207 [21/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 207 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.20>
ST_52 : Operation 208 [20/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 208 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.20>
ST_53 : Operation 209 [19/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 209 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.20>
ST_54 : Operation 210 [18/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 210 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.20>
ST_55 : Operation 211 [17/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 211 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.20>
ST_56 : Operation 212 [16/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 212 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.20>
ST_57 : Operation 213 [15/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 213 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.20>
ST_58 : Operation 214 [14/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 214 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.20>
ST_59 : Operation 215 [13/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 215 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.20>
ST_60 : Operation 216 [12/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 216 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.20>
ST_61 : Operation 217 [11/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 217 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.20>
ST_62 : Operation 218 [10/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 218 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.20>
ST_63 : Operation 219 [9/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 219 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.20>
ST_64 : Operation 220 [8/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 220 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.20>
ST_65 : Operation 221 [7/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 221 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.20>
ST_66 : Operation 222 [6/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 222 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.20>
ST_67 : Operation 223 [5/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 223 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.20>
ST_68 : Operation 224 [4/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 224 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.20>
ST_69 : Operation 225 [3/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 225 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.20>
ST_70 : Operation 226 [2/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 226 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.84>
ST_71 : Operation 227 [1/50] (1.20ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %sext_ln131"   --->   Operation 227 'sdiv' 'sdiv_ln1201' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 1.20> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i28 %sdiv_ln1201"   --->   Operation 228 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 0.00>
ST_71 : Operation 229 [1/1] (0.38ns)   --->   "%br_ln135 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit21" [GAT_compute.cpp:135]   --->   Operation 229 'br' 'br_ln135' <Predicate = (!icmp_ln130 & !icmp_ln1552)> <Delay = 0.38>
ST_71 : Operation 230 [1/1] (0.00ns)   --->   "%storemerge = phi i28 %trunc_ln712, void %_ZNK13ap_fixed_baseILi28ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi28ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i28 0, void %._crit_edge95.loopexit"   --->   Operation 230 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 231 [1/1] (1.24ns)   --->   "%store_ln137 = store i28 %storemerge, i18 %all_attention_coefficients_V_addr" [GAT_compute.cpp:137]   --->   Operation 231 'store' 'store_ln137' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 160000> <RAM>
ST_71 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 232 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 72 <SV = 7> <Delay = 0.00>
ST_72 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln141 = ret" [GAT_compute.cpp:141]   --->   Operation 233 'ret' 'ret_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	wire read operation ('num_of_nodes_read') on port 'num_of_nodes' [18]  (0 ns)
	'mul' operation ('bound') [20]  (2.29 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'mul' operation ('bound') [20]  (2.29 ns)

 <State 3>: 2.82ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_1', GAT_compute.cpp:131) on local variable 'indvar_flatten' [45]  (0 ns)
	'icmp' operation ('icmp_ln131', GAT_compute.cpp:131) [48]  (1.06 ns)
	'select' operation ('select_ln130_4', GAT_compute.cpp:130) [59]  (0.278 ns)
	'or' operation ('or_ln131', GAT_compute.cpp:131) [62]  (0 ns)
	'select' operation ('select_ln131', GAT_compute.cpp:131) [63]  (0.293 ns)
	'add' operation ('add_ln132', GAT_compute.cpp:132) [95]  (0.797 ns)
	'store' operation ('store_ln132', GAT_compute.cpp:132) of variable 'add_ln132', GAT_compute.cpp:132 on local variable 'n2' [102]  (0.387 ns)

 <State 4>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[76] ('add_ln135', GAT_compute.cpp:135) [68]  (1.7 ns)
	'mul' operation of DSP[76] ('mul_ln135_1', GAT_compute.cpp:135) [69]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('mul_ln130', GAT_compute.cpp:130) [35]  (0.996 ns)

 <State 6>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[38] ('mul_ln130', GAT_compute.cpp:130) [35]  (0 ns)
	'add' operation of DSP[38] ('empty_103', GAT_compute.cpp:130) [38]  (0.645 ns)

 <State 7>: 1.89ns
The critical path consists of the following:
	'add' operation of DSP[76] ('add_ln135_1', GAT_compute.cpp:135) [76]  (0.645 ns)
	'getelementptr' operation ('all_scores_V_addr') [79]  (0 ns)
	'load' operation ('x.V') on array 'all_scores_V' [82]  (1.25 ns)

 <State 8>: 2.45ns
The critical path consists of the following:
	'load' operation ('x.V') on array 'all_scores_V' [82]  (1.25 ns)
	'icmp' operation ('icmp_ln1552') [83]  (0.813 ns)
	multiplexor before 'phi' operation ('storemerge') with incoming values : ('trunc_ln712') [92]  (0.387 ns)

 <State 9>: 0.878ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (0.878 ns)

 <State 10>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 11>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 12>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 13>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 14>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 15>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 16>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 17>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 18>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 19>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 20>: 2.75ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.75 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'call' operation ('op_V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190) to 'exp<28, 10>' [86]  (2.16 ns)

 <State 22>: 2.41ns
The critical path consists of the following:
	'load' operation ('attention_coefficients_sum_V_load', GAT_compute.cpp:131) on array 'attention_coefficients_sum_V' [73]  (1.2 ns)
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 23>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 24>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 25>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 26>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 27>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 28>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 29>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 30>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 31>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 32>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 33>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 34>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 35>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 36>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 37>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 38>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 39>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 40>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 41>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 42>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 43>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 44>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 45>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 46>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 47>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 48>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 49>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 50>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 51>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 52>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 53>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 54>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 55>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 56>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 57>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 58>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 59>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 60>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 61>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 62>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 63>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 64>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 65>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 66>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 67>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 68>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 69>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 70>: 1.21ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)

 <State 71>: 2.84ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1201') [88]  (1.21 ns)
	multiplexor before 'phi' operation ('storemerge') with incoming values : ('trunc_ln712') [92]  (0.387 ns)
	'phi' operation ('storemerge') with incoming values : ('trunc_ln712') [92]  (0 ns)
	'store' operation ('store_ln137', GAT_compute.cpp:137) of variable 'storemerge' on array 'all_attention_coefficients_V' [94]  (1.25 ns)

 <State 72>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
