Assembler report for Example-Project
Fri Sep 20 15:30:44 2024
Quartus Prime Version 24.1.0 Build 115 03/21/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Parallel Compilation
  5. Assembler Messages
  6. Assembler Encrypted IP Cores Summary
  7. Assembler Generated Files
  8. Assembler Device Options: Example-Project.sof



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Fri Sep 20 15:30:44 2024 ;
; Revision Name         ; Example-Project                       ;
; Top-level Entity Name ; cva6_intel                            ;
; Family                ; Agilex 7                              ;
; Device                ; AGFB014R24B2E2V                       ;
; Timing Models         ; Final                                 ;
; Power Models          ; Final                                 ;
; Device Status         ; Final                                 ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                         ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Enable Design Assistant in the compilation flow                  ; On                 ; On                 ;
; Design Assistant include IP blocks                               ; Off                ; Off                ;
; High fanout net threshold for RAM inference                      ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule           ; 5000               ; 5000               ;
; Allow DSP Retiming                                               ; Off                ; Off                ;
; Slave device type                                                ; ED8401             ; LTM4677            ;
; PMBus device 0 slave address                                     ; 47                 ; 00                 ;
; Voltage output format                                            ; Linear format      ; Auto discovery     ;
; Linear format N                                                  ; -13                ; 0                  ;
; Generate compressed bitstreams                                   ; On                 ; On                 ;
; Auto user code                                                   ; On                 ; On                 ;
; Configuration device                                             ; Auto               ; Auto               ;
; Voltage stable delay                                             ; 10                 ; 10                 ;
; FPGA release delay                                               ; 10                 ; 10                 ;
; Initial delay                                                    ; 0                  ; 0                  ;
; Bus speed mode                                                   ; 100 KHz            ; 100 KHz            ;
; Device address in PMBus Slave mode                               ; 00                 ; 00                 ;
; PMBus device 1 slave address                                     ; 00                 ; 00                 ;
; PMBus device 2 slave address                                     ; 00                 ; 00                 ;
; PMBus device 3 slave address                                     ; 00                 ; 00                 ;
; PMBus device 4 slave address                                     ; 00                 ; 00                 ;
; PMBus device 5 slave address                                     ; 00                 ; 00                 ;
; PMBus device 6 slave address                                     ; 00                 ; 00                 ;
; PMBus device 7 slave address                                     ; 00                 ; 00                 ;
; Direct format coefficient m                                      ; 0                  ; 0                  ;
; Direct format coefficient b                                      ; 0                  ; 0                  ;
; Direct format coefficient R                                      ; 0                  ; 0                  ;
; Translated voltage value unit                                    ; Volts              ; Volts              ;
; obsolete - Data setup time in nanoseconds                        ; 0                  ; 0                  ;
; obsolete - Data hold time in nanoseconds                         ; 0                  ; 0                  ;
; obsolete - Clock/data fall time in nanoseconds                   ; 0                  ; 0                  ;
; obsolete - Clock/data rise time in nanoseconds                   ; 0                  ; 0                  ;
; Enable PAGE command                                              ; Off                ; Off                ;
; VOUT reading error margin index                                  ; 8                  ; 8                  ;
; Configuration device auto user code                              ; Off                ; Off                ;
; Generate Partial Reconfiguration Raw Binary File (.rbf)          ; On                 ; On                 ;
; HPS/FPGA configuration order                                     ; After INIT_DONE    ; After INIT_DONE    ;
; HPS debug access port (DAP)                                      ; Disabled           ; Disabled           ;
; Enable configuration bitstream encryption                        ; Off                ; Off                ;
; Encryption key storage location                                  ; Battery Backup RAM ; Battery Backup RAM ;
; Encryption update ratio                                          ; 0                  ; 0                  ;
; Enable scrambling                                                ; Off                ; Off                ;
; Allow HPS debug without certificate                              ; Off                ; Off                ;
; Remote system update max retry count                             ; 1                  ; 1                  ;
; Disable JTAG                                                     ; Off                ; Off                ;
; Force SDM clock to internal oscillator                           ; Off                ; Off                ;
; Force encryption key update                                      ; Off                ; Off                ;
; Disable virtual eFuses                                           ; Off                ; Off                ;
; Lock security eFuses                                             ; Off                ; Off                ;
; Disable HPS debug                                                ; Off                ; Off                ;
; Disable encryption key in eFuses                                 ; Off                ; Off                ;
; Disable encryption key in BBRAM                                  ; Off                ; Off                ;
; Disable Intrinsic ID PUF-wrapped encryption key in Quad SPI      ; Off                ; Off                ;
; Enable frequency tamper detection                                ; Off                ; Off                ;
; Enable temperature tamper detection                              ; Off                ; Off                ;
; Enable voltage tamper detection                                  ; Off                ; Off                ;
; Anti-tamper response                                             ; Disabled           ; Disabled           ;
; Frequency tamper detection range                                 ; 35                 ; 35                 ;
; Temperature tamper upper bound                                   ; 110                ; 110                ;
; Temperature tamper lower bound                                   ; -40                ; -40                ;
; Enable VCCL voltage tamper detection                             ; Off                ; Off                ;
; Enable VCCL SDM voltage tamper detection                         ; Off                ; Off                ;
; Voltage tamper detection trigger                                 ; 15                 ; 15                 ;
; VCCL voltage difference in percentage                            ; 0                  ; 0                  ;
; VCCL_SDM voltage difference in percentage                        ; 0                  ; 0                  ;
; Run configuration CPU from internal oscillator                   ; Off                ; Off                ;
; Generate compressed sof                                          ; On                 ; On                 ;
; PAGE command payload                                             ; 255                ; 255                ;
; Enable partial reconfiguration bitstream encryption              ; Off                ; Off                ;
; Enable AliasL1 certificate                                       ; Off                ; Off                ;
; Enable multi-authority                                           ; Off                ; Off                ;
; Enable device self-kill                                          ; Off                ; Off                ;
; Enable device self-kill                                          ; Off                ; Off                ;
; Enable device self-kill                                          ; Off                ; Off                ;
; Enable device self-kill                                          ; Off                ; Off                ;
; Generate programming files                                       ; Off                ; Off                ;
; Enable status_byte for polling                                   ; On                 ; On                 ;
; Diagnostic Boot                                                  ; Off                ; Off                ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 24.1.0 Build 115 03/21/2024 SC Pro Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the Intel FPGA Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Fri Sep 20 15:30:10 2024
    Info: System process ID: 1646777
Info: Command: quartus_asm Example-Project
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:06.
Info (20553): Using CVP Hash 0123456789ABCDEF001122334455667788889999AAAABBBBCCCCDDDDEEEEFFFF
Warning (20536): Programming file generation feature has been removed from the compilation flow and the corresponding legacy settings in the Intel Quartus Prime Setting File (.qsf) have been ignored: USE_CONFIGURATION_DEVICE. Use Programmer File Generator or Convert Programming File tool to generate a programming file.
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5175 megabytes
    Info: Processing ended: Fri Sep 20 15:30:44 2024
    Info: Elapsed time: 00:00:34
    Info: System process ID: 1646777


+----------------------------------------------------+
; Assembler Encrypted IP Cores Summary               ;
+------------+------------------------+--------------+
; Vendor     ; IP Core Name           ; License Type ;
+------------+------------------------+--------------+
; Intel FPGA ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Intel FPGA ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+------------+------------------------+--------------+


+----------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                    ;
+----------------------------------------------------------------------------------------------+
; File Name                                                                                    ;
+----------------------------------------------------------------------------------------------+
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/output_files/Example-Project.sof ;
+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Assembler Device Options: Example-Project.sof                                      ;
+----------------+-------------------------------------------------------------------+
; Option         ; Setting                                                           ;
+----------------+-------------------------------------------------------------------+
; JTAG usercode  ; 0xFFFFFFFF                                                        ;
; Checksum       ; 0x3D7CA060                                                        ;
; Design hash    ; FBC3FD6A6932666C5C35C0075664BF541C181E3D86367977555B8BCD13F90A20  ;
+----------------+-------------------------------------------------------------------+


