#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023c7e0e43f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000023c7e162960_0 .net "PC", 31 0, v0000023c7e159970_0;  1 drivers
v0000023c7e162aa0_0 .var "clk", 0 0;
v0000023c7e162b40_0 .net "clkout", 0 0, L_0000023c7e163960;  1 drivers
v0000023c7e160ca0_0 .net "cycles_consumed", 31 0, v0000023c7e1625a0_0;  1 drivers
v0000023c7e160de0_0 .var "rst", 0 0;
S_0000023c7e0862a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000023c7e0e43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023c7e0ff560 .param/l "RType" 0 4 2, C4<000000>;
P_0000023c7e0ff598 .param/l "add" 0 4 5, C4<100000>;
P_0000023c7e0ff5d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023c7e0ff608 .param/l "addu" 0 4 5, C4<100001>;
P_0000023c7e0ff640 .param/l "and_" 0 4 5, C4<100100>;
P_0000023c7e0ff678 .param/l "andi" 0 4 8, C4<001100>;
P_0000023c7e0ff6b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023c7e0ff6e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023c7e0ff720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023c7e0ff758 .param/l "j" 0 4 12, C4<000010>;
P_0000023c7e0ff790 .param/l "jal" 0 4 12, C4<000011>;
P_0000023c7e0ff7c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023c7e0ff800 .param/l "lw" 0 4 8, C4<100011>;
P_0000023c7e0ff838 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023c7e0ff870 .param/l "or_" 0 4 5, C4<100101>;
P_0000023c7e0ff8a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023c7e0ff8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023c7e0ff918 .param/l "sll" 0 4 6, C4<000000>;
P_0000023c7e0ff950 .param/l "slt" 0 4 5, C4<101010>;
P_0000023c7e0ff988 .param/l "slti" 0 4 8, C4<101010>;
P_0000023c7e0ff9c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023c7e0ff9f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023c7e0ffa30 .param/l "subu" 0 4 5, C4<100011>;
P_0000023c7e0ffa68 .param/l "sw" 0 4 8, C4<101011>;
P_0000023c7e0ffaa0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023c7e0ffad8 .param/l "xori" 0 4 8, C4<001110>;
L_0000023c7e163b90 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e1630a0 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e162cb0 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e1638f0 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e163570 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e1636c0 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e1631f0 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e162f50 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e163960 .functor OR 1, v0000023c7e162aa0_0, v0000023c7e0eb310_0, C4<0>, C4<0>;
L_0000023c7e162d20 .functor OR 1, L_0000023c7e1ad530, L_0000023c7e1ac310, C4<0>, C4<0>;
L_0000023c7e163260 .functor AND 1, L_0000023c7e1ad350, L_0000023c7e1ad2b0, C4<1>, C4<1>;
L_0000023c7e162d90 .functor NOT 1, v0000023c7e160de0_0, C4<0>, C4<0>, C4<0>;
L_0000023c7e163030 .functor OR 1, L_0000023c7e1ac950, L_0000023c7e1ac450, C4<0>, C4<0>;
L_0000023c7e163340 .functor OR 1, L_0000023c7e163030, L_0000023c7e1ace50, C4<0>, C4<0>;
L_0000023c7e162ee0 .functor OR 1, L_0000023c7e1ad170, L_0000023c7e1bfb90, C4<0>, C4<0>;
L_0000023c7e163a40 .functor AND 1, L_0000023c7e1acef0, L_0000023c7e162ee0, C4<1>, C4<1>;
L_0000023c7e1639d0 .functor OR 1, L_0000023c7e1bdd90, L_0000023c7e1bec90, C4<0>, C4<0>;
L_0000023c7e163110 .functor AND 1, L_0000023c7e1bf550, L_0000023c7e1639d0, C4<1>, C4<1>;
L_0000023c7e163180 .functor NOT 1, L_0000023c7e163960, C4<0>, C4<0>, C4<0>;
v0000023c7e158e30_0 .net "ALUOp", 3 0, v0000023c7e0e9970_0;  1 drivers
v0000023c7e159a10_0 .net "ALUResult", 31 0, v0000023c7e159dd0_0;  1 drivers
v0000023c7e158ed0_0 .net "ALUSrc", 0 0, v0000023c7e0e9f10_0;  1 drivers
v0000023c7e11d500_0 .net "ALUin2", 31 0, L_0000023c7e1be830;  1 drivers
v0000023c7e11cba0_0 .net "MemReadEn", 0 0, v0000023c7e0eb130_0;  1 drivers
v0000023c7e11cec0_0 .net "MemWriteEn", 0 0, v0000023c7e0ea7d0_0;  1 drivers
v0000023c7e11c600_0 .net "MemtoReg", 0 0, v0000023c7e0ead70_0;  1 drivers
v0000023c7e11cc40_0 .net "PC", 31 0, v0000023c7e159970_0;  alias, 1 drivers
v0000023c7e11d320_0 .net "PCPlus1", 31 0, L_0000023c7e1ac4f0;  1 drivers
v0000023c7e11d3c0_0 .net "PCsrc", 0 0, v0000023c7e159b50_0;  1 drivers
v0000023c7e11d960_0 .net "RegDst", 0 0, v0000023c7e0eb1d0_0;  1 drivers
v0000023c7e11cce0_0 .net "RegWriteEn", 0 0, v0000023c7e0e9d30_0;  1 drivers
v0000023c7e11c7e0_0 .net "WriteRegister", 4 0, L_0000023c7e1ad8f0;  1 drivers
v0000023c7e11cd80_0 .net *"_ivl_0", 0 0, L_0000023c7e163b90;  1 drivers
L_0000023c7e163cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11c420_0 .net/2u *"_ivl_10", 4 0, L_0000023c7e163cc0;  1 drivers
L_0000023c7e1640b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11d460_0 .net *"_ivl_101", 15 0, L_0000023c7e1640b0;  1 drivers
v0000023c7e11d5a0_0 .net *"_ivl_102", 31 0, L_0000023c7e1abf50;  1 drivers
L_0000023c7e1640f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11cf60_0 .net *"_ivl_105", 25 0, L_0000023c7e1640f8;  1 drivers
L_0000023c7e164140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11d000_0 .net/2u *"_ivl_106", 31 0, L_0000023c7e164140;  1 drivers
v0000023c7e11c920_0 .net *"_ivl_108", 0 0, L_0000023c7e1ad350;  1 drivers
L_0000023c7e164188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11d640_0 .net/2u *"_ivl_110", 5 0, L_0000023c7e164188;  1 drivers
v0000023c7e11d6e0_0 .net *"_ivl_112", 0 0, L_0000023c7e1ad2b0;  1 drivers
v0000023c7e11c9c0_0 .net *"_ivl_115", 0 0, L_0000023c7e163260;  1 drivers
v0000023c7e11d780_0 .net *"_ivl_116", 47 0, L_0000023c7e1abd70;  1 drivers
L_0000023c7e1641d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11ce20_0 .net *"_ivl_119", 15 0, L_0000023c7e1641d0;  1 drivers
L_0000023c7e163d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023c7e11bde0_0 .net/2u *"_ivl_12", 5 0, L_0000023c7e163d08;  1 drivers
v0000023c7e11d820_0 .net *"_ivl_120", 47 0, L_0000023c7e1adb70;  1 drivers
L_0000023c7e164218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11c4c0_0 .net *"_ivl_123", 15 0, L_0000023c7e164218;  1 drivers
v0000023c7e11d8c0_0 .net *"_ivl_125", 0 0, L_0000023c7e1ad5d0;  1 drivers
v0000023c7e11bd40_0 .net *"_ivl_126", 31 0, L_0000023c7e1ac810;  1 drivers
v0000023c7e11d0a0_0 .net *"_ivl_128", 47 0, L_0000023c7e1ad670;  1 drivers
v0000023c7e11c6a0_0 .net *"_ivl_130", 47 0, L_0000023c7e1ad490;  1 drivers
v0000023c7e11d140_0 .net *"_ivl_132", 47 0, L_0000023c7e1abcd0;  1 drivers
v0000023c7e11c2e0_0 .net *"_ivl_134", 47 0, L_0000023c7e1aca90;  1 drivers
v0000023c7e11da00_0 .net *"_ivl_14", 0 0, L_0000023c7e161920;  1 drivers
v0000023c7e11be80_0 .net *"_ivl_140", 0 0, L_0000023c7e162d90;  1 drivers
L_0000023c7e1642a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11c880_0 .net/2u *"_ivl_142", 31 0, L_0000023c7e1642a8;  1 drivers
L_0000023c7e164380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023c7e11daa0_0 .net/2u *"_ivl_146", 5 0, L_0000023c7e164380;  1 drivers
v0000023c7e11bca0_0 .net *"_ivl_148", 0 0, L_0000023c7e1ac950;  1 drivers
L_0000023c7e1643c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023c7e11bc00_0 .net/2u *"_ivl_150", 5 0, L_0000023c7e1643c8;  1 drivers
v0000023c7e11ca60_0 .net *"_ivl_152", 0 0, L_0000023c7e1ac450;  1 drivers
v0000023c7e11d1e0_0 .net *"_ivl_155", 0 0, L_0000023c7e163030;  1 drivers
L_0000023c7e164410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023c7e11d280_0 .net/2u *"_ivl_156", 5 0, L_0000023c7e164410;  1 drivers
v0000023c7e11c380_0 .net *"_ivl_158", 0 0, L_0000023c7e1ace50;  1 drivers
L_0000023c7e163d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023c7e11c740_0 .net/2u *"_ivl_16", 4 0, L_0000023c7e163d50;  1 drivers
v0000023c7e11bf20_0 .net *"_ivl_161", 0 0, L_0000023c7e163340;  1 drivers
L_0000023c7e164458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11c240_0 .net/2u *"_ivl_162", 15 0, L_0000023c7e164458;  1 drivers
v0000023c7e11bfc0_0 .net *"_ivl_164", 31 0, L_0000023c7e1ac590;  1 drivers
v0000023c7e11c560_0 .net *"_ivl_167", 0 0, L_0000023c7e1ac6d0;  1 drivers
v0000023c7e11c060_0 .net *"_ivl_168", 15 0, L_0000023c7e1acb30;  1 drivers
v0000023c7e11c100_0 .net *"_ivl_170", 31 0, L_0000023c7e1acc70;  1 drivers
v0000023c7e11c1a0_0 .net *"_ivl_174", 31 0, L_0000023c7e1acdb0;  1 drivers
L_0000023c7e1644a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e11cb00_0 .net *"_ivl_177", 25 0, L_0000023c7e1644a0;  1 drivers
L_0000023c7e1644e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15ff50_0 .net/2u *"_ivl_178", 31 0, L_0000023c7e1644e8;  1 drivers
v0000023c7e1601d0_0 .net *"_ivl_180", 0 0, L_0000023c7e1acef0;  1 drivers
L_0000023c7e164530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15fd70_0 .net/2u *"_ivl_182", 5 0, L_0000023c7e164530;  1 drivers
v0000023c7e15ef10_0 .net *"_ivl_184", 0 0, L_0000023c7e1ad170;  1 drivers
L_0000023c7e164578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023c7e15fc30_0 .net/2u *"_ivl_186", 5 0, L_0000023c7e164578;  1 drivers
v0000023c7e15f690_0 .net *"_ivl_188", 0 0, L_0000023c7e1bfb90;  1 drivers
v0000023c7e1603b0_0 .net *"_ivl_19", 4 0, L_0000023c7e160e80;  1 drivers
v0000023c7e15ed30_0 .net *"_ivl_191", 0 0, L_0000023c7e162ee0;  1 drivers
v0000023c7e160b30_0 .net *"_ivl_193", 0 0, L_0000023c7e163a40;  1 drivers
L_0000023c7e1645c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023c7e160130_0 .net/2u *"_ivl_194", 5 0, L_0000023c7e1645c0;  1 drivers
v0000023c7e15feb0_0 .net *"_ivl_196", 0 0, L_0000023c7e1bf410;  1 drivers
L_0000023c7e164608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023c7e15fff0_0 .net/2u *"_ivl_198", 31 0, L_0000023c7e164608;  1 drivers
L_0000023c7e163c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f0f0_0 .net/2u *"_ivl_2", 5 0, L_0000023c7e163c78;  1 drivers
v0000023c7e15f550_0 .net *"_ivl_20", 4 0, L_0000023c7e160fc0;  1 drivers
v0000023c7e15f2d0_0 .net *"_ivl_200", 31 0, L_0000023c7e1bf4b0;  1 drivers
v0000023c7e15f370_0 .net *"_ivl_204", 31 0, L_0000023c7e1befb0;  1 drivers
L_0000023c7e164650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f730_0 .net *"_ivl_207", 25 0, L_0000023c7e164650;  1 drivers
L_0000023c7e164698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f7d0_0 .net/2u *"_ivl_208", 31 0, L_0000023c7e164698;  1 drivers
v0000023c7e15ee70_0 .net *"_ivl_210", 0 0, L_0000023c7e1bf550;  1 drivers
L_0000023c7e1646e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f410_0 .net/2u *"_ivl_212", 5 0, L_0000023c7e1646e0;  1 drivers
v0000023c7e15f870_0 .net *"_ivl_214", 0 0, L_0000023c7e1bdd90;  1 drivers
L_0000023c7e164728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f050_0 .net/2u *"_ivl_216", 5 0, L_0000023c7e164728;  1 drivers
v0000023c7e15f4b0_0 .net *"_ivl_218", 0 0, L_0000023c7e1bec90;  1 drivers
v0000023c7e1609f0_0 .net *"_ivl_221", 0 0, L_0000023c7e1639d0;  1 drivers
v0000023c7e15fe10_0 .net *"_ivl_223", 0 0, L_0000023c7e163110;  1 drivers
L_0000023c7e164770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f910_0 .net/2u *"_ivl_224", 5 0, L_0000023c7e164770;  1 drivers
v0000023c7e160090_0 .net *"_ivl_226", 0 0, L_0000023c7e1bf050;  1 drivers
v0000023c7e15ec90_0 .net *"_ivl_228", 31 0, L_0000023c7e1bfa50;  1 drivers
v0000023c7e160950_0 .net *"_ivl_24", 0 0, L_0000023c7e162cb0;  1 drivers
L_0000023c7e163d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15efb0_0 .net/2u *"_ivl_26", 4 0, L_0000023c7e163d98;  1 drivers
v0000023c7e160270_0 .net *"_ivl_29", 4 0, L_0000023c7e161a60;  1 drivers
v0000023c7e15fcd0_0 .net *"_ivl_32", 0 0, L_0000023c7e1638f0;  1 drivers
L_0000023c7e163de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15faf0_0 .net/2u *"_ivl_34", 4 0, L_0000023c7e163de0;  1 drivers
v0000023c7e1604f0_0 .net *"_ivl_37", 4 0, L_0000023c7e161ec0;  1 drivers
v0000023c7e160310_0 .net *"_ivl_40", 0 0, L_0000023c7e163570;  1 drivers
L_0000023c7e163e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15edd0_0 .net/2u *"_ivl_42", 15 0, L_0000023c7e163e28;  1 drivers
v0000023c7e15f5f0_0 .net *"_ivl_45", 15 0, L_0000023c7e1abff0;  1 drivers
v0000023c7e160450_0 .net *"_ivl_48", 0 0, L_0000023c7e1636c0;  1 drivers
v0000023c7e160a90_0 .net *"_ivl_5", 5 0, L_0000023c7e161240;  1 drivers
L_0000023c7e163e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f190_0 .net/2u *"_ivl_50", 36 0, L_0000023c7e163e70;  1 drivers
L_0000023c7e163eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e15f9b0_0 .net/2u *"_ivl_52", 31 0, L_0000023c7e163eb8;  1 drivers
v0000023c7e1608b0_0 .net *"_ivl_55", 4 0, L_0000023c7e1abeb0;  1 drivers
v0000023c7e15f230_0 .net *"_ivl_56", 36 0, L_0000023c7e1acd10;  1 drivers
v0000023c7e15fb90_0 .net *"_ivl_58", 36 0, L_0000023c7e1ac9f0;  1 drivers
v0000023c7e15fa50_0 .net *"_ivl_62", 0 0, L_0000023c7e1631f0;  1 drivers
L_0000023c7e163f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e160590_0 .net/2u *"_ivl_64", 5 0, L_0000023c7e163f00;  1 drivers
v0000023c7e160630_0 .net *"_ivl_67", 5 0, L_0000023c7e1ac770;  1 drivers
v0000023c7e1606d0_0 .net *"_ivl_70", 0 0, L_0000023c7e162f50;  1 drivers
L_0000023c7e163f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e160770_0 .net/2u *"_ivl_72", 57 0, L_0000023c7e163f48;  1 drivers
L_0000023c7e163f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e160810_0 .net/2u *"_ivl_74", 31 0, L_0000023c7e163f90;  1 drivers
v0000023c7e1620a0_0 .net *"_ivl_77", 25 0, L_0000023c7e1adad0;  1 drivers
v0000023c7e162500_0 .net *"_ivl_78", 57 0, L_0000023c7e1ad210;  1 drivers
v0000023c7e1617e0_0 .net *"_ivl_8", 0 0, L_0000023c7e1630a0;  1 drivers
v0000023c7e1621e0_0 .net *"_ivl_80", 57 0, L_0000023c7e1ad3f0;  1 drivers
L_0000023c7e163fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023c7e161380_0 .net/2u *"_ivl_84", 31 0, L_0000023c7e163fd8;  1 drivers
L_0000023c7e164020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023c7e160d40_0 .net/2u *"_ivl_88", 5 0, L_0000023c7e164020;  1 drivers
v0000023c7e162000_0 .net *"_ivl_90", 0 0, L_0000023c7e1ad530;  1 drivers
L_0000023c7e164068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023c7e1612e0_0 .net/2u *"_ivl_92", 5 0, L_0000023c7e164068;  1 drivers
v0000023c7e161f60_0 .net *"_ivl_94", 0 0, L_0000023c7e1ac310;  1 drivers
v0000023c7e1626e0_0 .net *"_ivl_97", 0 0, L_0000023c7e162d20;  1 drivers
v0000023c7e161b00_0 .net *"_ivl_98", 47 0, L_0000023c7e1acf90;  1 drivers
v0000023c7e161740_0 .net "adderResult", 31 0, L_0000023c7e1ac8b0;  1 drivers
v0000023c7e161420_0 .net "address", 31 0, L_0000023c7e1acbd0;  1 drivers
v0000023c7e162320_0 .net "clk", 0 0, L_0000023c7e163960;  alias, 1 drivers
v0000023c7e1625a0_0 .var "cycles_consumed", 31 0;
v0000023c7e162280_0 .net "extImm", 31 0, L_0000023c7e1ad7b0;  1 drivers
v0000023c7e161560_0 .net "funct", 5 0, L_0000023c7e1ad990;  1 drivers
v0000023c7e161c40_0 .net "hlt", 0 0, v0000023c7e0eb310_0;  1 drivers
v0000023c7e1611a0_0 .net "imm", 15 0, L_0000023c7e1ada30;  1 drivers
v0000023c7e1616a0_0 .net "immediate", 31 0, L_0000023c7e1be8d0;  1 drivers
v0000023c7e161100_0 .net "input_clk", 0 0, v0000023c7e162aa0_0;  1 drivers
v0000023c7e162780_0 .net "instruction", 31 0, L_0000023c7e1ad710;  1 drivers
v0000023c7e161880_0 .net "memoryReadData", 31 0, v0000023c7e158bb0_0;  1 drivers
v0000023c7e161ce0_0 .net "nextPC", 31 0, L_0000023c7e1ad850;  1 drivers
v0000023c7e1614c0_0 .net "opcode", 5 0, L_0000023c7e161060;  1 drivers
v0000023c7e1623c0_0 .net "rd", 4 0, L_0000023c7e1619c0;  1 drivers
v0000023c7e162640_0 .net "readData1", 31 0, L_0000023c7e1637a0;  1 drivers
v0000023c7e162140_0 .net "readData1_w", 31 0, L_0000023c7e1bedd0;  1 drivers
v0000023c7e162820_0 .net "readData2", 31 0, L_0000023c7e162e70;  1 drivers
v0000023c7e160f20_0 .net "rs", 4 0, L_0000023c7e161ba0;  1 drivers
v0000023c7e162a00_0 .net "rst", 0 0, v0000023c7e160de0_0;  1 drivers
v0000023c7e162460_0 .net "rt", 4 0, L_0000023c7e1abe10;  1 drivers
v0000023c7e161600_0 .net "shamt", 31 0, L_0000023c7e1ac630;  1 drivers
v0000023c7e1628c0_0 .net "wire_instruction", 31 0, L_0000023c7e162fc0;  1 drivers
v0000023c7e161d80_0 .net "writeData", 31 0, L_0000023c7e1bee70;  1 drivers
v0000023c7e161e20_0 .net "zero", 0 0, L_0000023c7e1bf230;  1 drivers
L_0000023c7e161240 .part L_0000023c7e1ad710, 26, 6;
L_0000023c7e161060 .functor MUXZ 6, L_0000023c7e161240, L_0000023c7e163c78, L_0000023c7e163b90, C4<>;
L_0000023c7e161920 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e163d08;
L_0000023c7e160e80 .part L_0000023c7e1ad710, 11, 5;
L_0000023c7e160fc0 .functor MUXZ 5, L_0000023c7e160e80, L_0000023c7e163d50, L_0000023c7e161920, C4<>;
L_0000023c7e1619c0 .functor MUXZ 5, L_0000023c7e160fc0, L_0000023c7e163cc0, L_0000023c7e1630a0, C4<>;
L_0000023c7e161a60 .part L_0000023c7e1ad710, 21, 5;
L_0000023c7e161ba0 .functor MUXZ 5, L_0000023c7e161a60, L_0000023c7e163d98, L_0000023c7e162cb0, C4<>;
L_0000023c7e161ec0 .part L_0000023c7e1ad710, 16, 5;
L_0000023c7e1abe10 .functor MUXZ 5, L_0000023c7e161ec0, L_0000023c7e163de0, L_0000023c7e1638f0, C4<>;
L_0000023c7e1abff0 .part L_0000023c7e1ad710, 0, 16;
L_0000023c7e1ada30 .functor MUXZ 16, L_0000023c7e1abff0, L_0000023c7e163e28, L_0000023c7e163570, C4<>;
L_0000023c7e1abeb0 .part L_0000023c7e1ad710, 6, 5;
L_0000023c7e1acd10 .concat [ 5 32 0 0], L_0000023c7e1abeb0, L_0000023c7e163eb8;
L_0000023c7e1ac9f0 .functor MUXZ 37, L_0000023c7e1acd10, L_0000023c7e163e70, L_0000023c7e1636c0, C4<>;
L_0000023c7e1ac630 .part L_0000023c7e1ac9f0, 0, 32;
L_0000023c7e1ac770 .part L_0000023c7e1ad710, 0, 6;
L_0000023c7e1ad990 .functor MUXZ 6, L_0000023c7e1ac770, L_0000023c7e163f00, L_0000023c7e1631f0, C4<>;
L_0000023c7e1adad0 .part L_0000023c7e1ad710, 0, 26;
L_0000023c7e1ad210 .concat [ 26 32 0 0], L_0000023c7e1adad0, L_0000023c7e163f90;
L_0000023c7e1ad3f0 .functor MUXZ 58, L_0000023c7e1ad210, L_0000023c7e163f48, L_0000023c7e162f50, C4<>;
L_0000023c7e1acbd0 .part L_0000023c7e1ad3f0, 0, 32;
L_0000023c7e1ac4f0 .arith/sum 32, v0000023c7e159970_0, L_0000023c7e163fd8;
L_0000023c7e1ad530 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e164020;
L_0000023c7e1ac310 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e164068;
L_0000023c7e1acf90 .concat [ 32 16 0 0], L_0000023c7e1acbd0, L_0000023c7e1640b0;
L_0000023c7e1abf50 .concat [ 6 26 0 0], L_0000023c7e161060, L_0000023c7e1640f8;
L_0000023c7e1ad350 .cmp/eq 32, L_0000023c7e1abf50, L_0000023c7e164140;
L_0000023c7e1ad2b0 .cmp/eq 6, L_0000023c7e1ad990, L_0000023c7e164188;
L_0000023c7e1abd70 .concat [ 32 16 0 0], L_0000023c7e1637a0, L_0000023c7e1641d0;
L_0000023c7e1adb70 .concat [ 32 16 0 0], v0000023c7e159970_0, L_0000023c7e164218;
L_0000023c7e1ad5d0 .part L_0000023c7e1ada30, 15, 1;
LS_0000023c7e1ac810_0_0 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_0_4 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_0_8 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_0_12 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_0_16 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_0_20 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_0_24 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_0_28 .concat [ 1 1 1 1], L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0, L_0000023c7e1ad5d0;
LS_0000023c7e1ac810_1_0 .concat [ 4 4 4 4], LS_0000023c7e1ac810_0_0, LS_0000023c7e1ac810_0_4, LS_0000023c7e1ac810_0_8, LS_0000023c7e1ac810_0_12;
LS_0000023c7e1ac810_1_4 .concat [ 4 4 4 4], LS_0000023c7e1ac810_0_16, LS_0000023c7e1ac810_0_20, LS_0000023c7e1ac810_0_24, LS_0000023c7e1ac810_0_28;
L_0000023c7e1ac810 .concat [ 16 16 0 0], LS_0000023c7e1ac810_1_0, LS_0000023c7e1ac810_1_4;
L_0000023c7e1ad670 .concat [ 16 32 0 0], L_0000023c7e1ada30, L_0000023c7e1ac810;
L_0000023c7e1ad490 .arith/sum 48, L_0000023c7e1adb70, L_0000023c7e1ad670;
L_0000023c7e1abcd0 .functor MUXZ 48, L_0000023c7e1ad490, L_0000023c7e1abd70, L_0000023c7e163260, C4<>;
L_0000023c7e1aca90 .functor MUXZ 48, L_0000023c7e1abcd0, L_0000023c7e1acf90, L_0000023c7e162d20, C4<>;
L_0000023c7e1ac8b0 .part L_0000023c7e1aca90, 0, 32;
L_0000023c7e1ad850 .functor MUXZ 32, L_0000023c7e1ac4f0, L_0000023c7e1ac8b0, v0000023c7e159b50_0, C4<>;
L_0000023c7e1ad710 .functor MUXZ 32, L_0000023c7e162fc0, L_0000023c7e1642a8, L_0000023c7e162d90, C4<>;
L_0000023c7e1ac950 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e164380;
L_0000023c7e1ac450 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e1643c8;
L_0000023c7e1ace50 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e164410;
L_0000023c7e1ac590 .concat [ 16 16 0 0], L_0000023c7e1ada30, L_0000023c7e164458;
L_0000023c7e1ac6d0 .part L_0000023c7e1ada30, 15, 1;
LS_0000023c7e1acb30_0_0 .concat [ 1 1 1 1], L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0;
LS_0000023c7e1acb30_0_4 .concat [ 1 1 1 1], L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0;
LS_0000023c7e1acb30_0_8 .concat [ 1 1 1 1], L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0;
LS_0000023c7e1acb30_0_12 .concat [ 1 1 1 1], L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0, L_0000023c7e1ac6d0;
L_0000023c7e1acb30 .concat [ 4 4 4 4], LS_0000023c7e1acb30_0_0, LS_0000023c7e1acb30_0_4, LS_0000023c7e1acb30_0_8, LS_0000023c7e1acb30_0_12;
L_0000023c7e1acc70 .concat [ 16 16 0 0], L_0000023c7e1ada30, L_0000023c7e1acb30;
L_0000023c7e1ad7b0 .functor MUXZ 32, L_0000023c7e1acc70, L_0000023c7e1ac590, L_0000023c7e163340, C4<>;
L_0000023c7e1acdb0 .concat [ 6 26 0 0], L_0000023c7e161060, L_0000023c7e1644a0;
L_0000023c7e1acef0 .cmp/eq 32, L_0000023c7e1acdb0, L_0000023c7e1644e8;
L_0000023c7e1ad170 .cmp/eq 6, L_0000023c7e1ad990, L_0000023c7e164530;
L_0000023c7e1bfb90 .cmp/eq 6, L_0000023c7e1ad990, L_0000023c7e164578;
L_0000023c7e1bf410 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e1645c0;
L_0000023c7e1bf4b0 .functor MUXZ 32, L_0000023c7e1ad7b0, L_0000023c7e164608, L_0000023c7e1bf410, C4<>;
L_0000023c7e1be8d0 .functor MUXZ 32, L_0000023c7e1bf4b0, L_0000023c7e1ac630, L_0000023c7e163a40, C4<>;
L_0000023c7e1befb0 .concat [ 6 26 0 0], L_0000023c7e161060, L_0000023c7e164650;
L_0000023c7e1bf550 .cmp/eq 32, L_0000023c7e1befb0, L_0000023c7e164698;
L_0000023c7e1bdd90 .cmp/eq 6, L_0000023c7e1ad990, L_0000023c7e1646e0;
L_0000023c7e1bec90 .cmp/eq 6, L_0000023c7e1ad990, L_0000023c7e164728;
L_0000023c7e1bf050 .cmp/eq 6, L_0000023c7e161060, L_0000023c7e164770;
L_0000023c7e1bfa50 .functor MUXZ 32, L_0000023c7e1637a0, v0000023c7e159970_0, L_0000023c7e1bf050, C4<>;
L_0000023c7e1bedd0 .functor MUXZ 32, L_0000023c7e1bfa50, L_0000023c7e162e70, L_0000023c7e163110, C4<>;
S_0000023c7e086430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023c7e0f4610 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023c7e163500 .functor NOT 1, v0000023c7e0e9f10_0, C4<0>, C4<0>, C4<0>;
v0000023c7e0e9bf0_0 .net *"_ivl_0", 0 0, L_0000023c7e163500;  1 drivers
v0000023c7e0eaff0_0 .net "in1", 31 0, L_0000023c7e162e70;  alias, 1 drivers
v0000023c7e0e9ab0_0 .net "in2", 31 0, L_0000023c7e1be8d0;  alias, 1 drivers
v0000023c7e0e9c90_0 .net "out", 31 0, L_0000023c7e1be830;  alias, 1 drivers
v0000023c7e0eacd0_0 .net "s", 0 0, v0000023c7e0e9f10_0;  alias, 1 drivers
L_0000023c7e1be830 .functor MUXZ 32, L_0000023c7e1be8d0, L_0000023c7e162e70, L_0000023c7e163500, C4<>;
S_0000023c7e0169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023c7e1580a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000023c7e1580d8 .param/l "add" 0 4 5, C4<100000>;
P_0000023c7e158110 .param/l "addi" 0 4 8, C4<001000>;
P_0000023c7e158148 .param/l "addu" 0 4 5, C4<100001>;
P_0000023c7e158180 .param/l "and_" 0 4 5, C4<100100>;
P_0000023c7e1581b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023c7e1581f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023c7e158228 .param/l "bne" 0 4 10, C4<000101>;
P_0000023c7e158260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023c7e158298 .param/l "j" 0 4 12, C4<000010>;
P_0000023c7e1582d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023c7e158308 .param/l "jr" 0 4 6, C4<001000>;
P_0000023c7e158340 .param/l "lw" 0 4 8, C4<100011>;
P_0000023c7e158378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023c7e1583b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023c7e1583e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023c7e158420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023c7e158458 .param/l "sll" 0 4 6, C4<000000>;
P_0000023c7e158490 .param/l "slt" 0 4 5, C4<101010>;
P_0000023c7e1584c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023c7e158500 .param/l "srl" 0 4 6, C4<000010>;
P_0000023c7e158538 .param/l "sub" 0 4 5, C4<100010>;
P_0000023c7e158570 .param/l "subu" 0 4 5, C4<100011>;
P_0000023c7e1585a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000023c7e1585e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023c7e158618 .param/l "xori" 0 4 8, C4<001110>;
v0000023c7e0e9970_0 .var "ALUOp", 3 0;
v0000023c7e0e9f10_0 .var "ALUSrc", 0 0;
v0000023c7e0eb130_0 .var "MemReadEn", 0 0;
v0000023c7e0ea7d0_0 .var "MemWriteEn", 0 0;
v0000023c7e0ead70_0 .var "MemtoReg", 0 0;
v0000023c7e0eb1d0_0 .var "RegDst", 0 0;
v0000023c7e0e9d30_0 .var "RegWriteEn", 0 0;
v0000023c7e0e9510_0 .net "funct", 5 0, L_0000023c7e1ad990;  alias, 1 drivers
v0000023c7e0eb310_0 .var "hlt", 0 0;
v0000023c7e0eaaf0_0 .net "opcode", 5 0, L_0000023c7e161060;  alias, 1 drivers
v0000023c7e0eaeb0_0 .net "rst", 0 0, v0000023c7e160de0_0;  alias, 1 drivers
E_0000023c7e0f4ad0 .event anyedge, v0000023c7e0eaeb0_0, v0000023c7e0eaaf0_0, v0000023c7e0e9510_0;
S_0000023c7e016b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023c7e0f53d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000023c7e162fc0 .functor BUFZ 32, L_0000023c7e1ac1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023c7e0e9a10_0 .net "Data_Out", 31 0, L_0000023c7e162fc0;  alias, 1 drivers
v0000023c7e0e9dd0 .array "InstMem", 0 1023, 31 0;
v0000023c7e0ea2d0_0 .net *"_ivl_0", 31 0, L_0000023c7e1ac1d0;  1 drivers
v0000023c7e0e9fb0_0 .net *"_ivl_3", 9 0, L_0000023c7e1ac270;  1 drivers
v0000023c7e0ea410_0 .net *"_ivl_4", 11 0, L_0000023c7e1ac3b0;  1 drivers
L_0000023c7e164260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c7e0e98d0_0 .net *"_ivl_7", 1 0, L_0000023c7e164260;  1 drivers
v0000023c7e0e9b50_0 .net "addr", 31 0, v0000023c7e159970_0;  alias, 1 drivers
v0000023c7e0ea190_0 .var/i "i", 31 0;
L_0000023c7e1ac1d0 .array/port v0000023c7e0e9dd0, L_0000023c7e1ac3b0;
L_0000023c7e1ac270 .part v0000023c7e159970_0, 0, 10;
L_0000023c7e1ac3b0 .concat [ 10 2 0 0], L_0000023c7e1ac270, L_0000023c7e164260;
S_0000023c7e084950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000023c7e1637a0 .functor BUFZ 32, L_0000023c7e1ad0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023c7e162e70 .functor BUFZ 32, L_0000023c7e1ac130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023c7e0ea910_0 .net *"_ivl_0", 31 0, L_0000023c7e1ad0d0;  1 drivers
v0000023c7e0eaa50_0 .net *"_ivl_10", 6 0, L_0000023c7e1ad030;  1 drivers
L_0000023c7e164338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c7e0c7ed0_0 .net *"_ivl_13", 1 0, L_0000023c7e164338;  1 drivers
v0000023c7e0c8e70_0 .net *"_ivl_2", 6 0, L_0000023c7e1ac090;  1 drivers
L_0000023c7e1642f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023c7e159ab0_0 .net *"_ivl_5", 1 0, L_0000023c7e1642f0;  1 drivers
v0000023c7e159650_0 .net *"_ivl_8", 31 0, L_0000023c7e1ac130;  1 drivers
v0000023c7e1586b0_0 .net "clk", 0 0, L_0000023c7e163960;  alias, 1 drivers
v0000023c7e159150_0 .var/i "i", 31 0;
v0000023c7e159290_0 .net "readData1", 31 0, L_0000023c7e1637a0;  alias, 1 drivers
v0000023c7e159fb0_0 .net "readData2", 31 0, L_0000023c7e162e70;  alias, 1 drivers
v0000023c7e159330_0 .net "readRegister1", 4 0, L_0000023c7e161ba0;  alias, 1 drivers
v0000023c7e158f70_0 .net "readRegister2", 4 0, L_0000023c7e1abe10;  alias, 1 drivers
v0000023c7e1598d0 .array "registers", 31 0, 31 0;
v0000023c7e1587f0_0 .net "rst", 0 0, v0000023c7e160de0_0;  alias, 1 drivers
v0000023c7e1593d0_0 .net "we", 0 0, v0000023c7e0e9d30_0;  alias, 1 drivers
v0000023c7e158890_0 .net "writeData", 31 0, L_0000023c7e1bee70;  alias, 1 drivers
v0000023c7e159c90_0 .net "writeRegister", 4 0, L_0000023c7e1ad8f0;  alias, 1 drivers
E_0000023c7e0f5450/0 .event negedge, v0000023c7e0eaeb0_0;
E_0000023c7e0f5450/1 .event posedge, v0000023c7e1586b0_0;
E_0000023c7e0f5450 .event/or E_0000023c7e0f5450/0, E_0000023c7e0f5450/1;
L_0000023c7e1ad0d0 .array/port v0000023c7e1598d0, L_0000023c7e1ac090;
L_0000023c7e1ac090 .concat [ 5 2 0 0], L_0000023c7e161ba0, L_0000023c7e1642f0;
L_0000023c7e1ac130 .array/port v0000023c7e1598d0, L_0000023c7e1ad030;
L_0000023c7e1ad030 .concat [ 5 2 0 0], L_0000023c7e1abe10, L_0000023c7e164338;
S_0000023c7e084ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000023c7e084950;
 .timescale 0 0;
v0000023c7e0eab90_0 .var/i "i", 31 0;
S_0000023c7e06eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023c7e0f4890 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023c7e162e00 .functor NOT 1, v0000023c7e0eb1d0_0, C4<0>, C4<0>, C4<0>;
v0000023c7e15a230_0 .net *"_ivl_0", 0 0, L_0000023c7e162e00;  1 drivers
v0000023c7e158750_0 .net "in1", 4 0, L_0000023c7e1abe10;  alias, 1 drivers
v0000023c7e1591f0_0 .net "in2", 4 0, L_0000023c7e1619c0;  alias, 1 drivers
v0000023c7e1589d0_0 .net "out", 4 0, L_0000023c7e1ad8f0;  alias, 1 drivers
v0000023c7e159d30_0 .net "s", 0 0, v0000023c7e0eb1d0_0;  alias, 1 drivers
L_0000023c7e1ad8f0 .functor MUXZ 5, L_0000023c7e1619c0, L_0000023c7e1abe10, L_0000023c7e162e00, C4<>;
S_0000023c7e06ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023c7e0f4fd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023c7e1632d0 .functor NOT 1, v0000023c7e0ead70_0, C4<0>, C4<0>, C4<0>;
v0000023c7e159010_0 .net *"_ivl_0", 0 0, L_0000023c7e1632d0;  1 drivers
v0000023c7e159470_0 .net "in1", 31 0, v0000023c7e159dd0_0;  alias, 1 drivers
v0000023c7e159510_0 .net "in2", 31 0, v0000023c7e158bb0_0;  alias, 1 drivers
v0000023c7e1595b0_0 .net "out", 31 0, L_0000023c7e1bee70;  alias, 1 drivers
v0000023c7e158930_0 .net "s", 0 0, v0000023c7e0ead70_0;  alias, 1 drivers
L_0000023c7e1bee70 .functor MUXZ 32, v0000023c7e158bb0_0, v0000023c7e159dd0_0, L_0000023c7e1632d0, C4<>;
S_0000023c7e0b4790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023c7e0b4920 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023c7e0b4958 .param/l "AND" 0 9 12, C4<0010>;
P_0000023c7e0b4990 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023c7e0b49c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000023c7e0b4a00 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023c7e0b4a38 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023c7e0b4a70 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023c7e0b4aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023c7e0b4ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023c7e0b4b18 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023c7e0b4b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023c7e0b4b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023c7e1647b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023c7e159f10_0 .net/2u *"_ivl_0", 31 0, L_0000023c7e1647b8;  1 drivers
v0000023c7e15a370_0 .net "opSel", 3 0, v0000023c7e0e9970_0;  alias, 1 drivers
v0000023c7e15a410_0 .net "operand1", 31 0, L_0000023c7e1bedd0;  alias, 1 drivers
v0000023c7e158a70_0 .net "operand2", 31 0, L_0000023c7e1be830;  alias, 1 drivers
v0000023c7e159dd0_0 .var "result", 31 0;
v0000023c7e1596f0_0 .net "zero", 0 0, L_0000023c7e1bf230;  alias, 1 drivers
E_0000023c7e0f46d0 .event anyedge, v0000023c7e0e9970_0, v0000023c7e15a410_0, v0000023c7e0e9c90_0;
L_0000023c7e1bf230 .cmp/eq 32, v0000023c7e159dd0_0, L_0000023c7e1647b8;
S_0000023c7e09fe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023c7e15a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000023c7e15a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000023c7e15a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023c7e15a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000023c7e15a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000023c7e15a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000023c7e15a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023c7e15a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023c7e15a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023c7e15a868 .param/l "j" 0 4 12, C4<000010>;
P_0000023c7e15a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023c7e15a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023c7e15a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000023c7e15a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023c7e15a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000023c7e15a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023c7e15a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023c7e15aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000023c7e15aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000023c7e15aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000023c7e15aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023c7e15ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000023c7e15ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000023c7e15ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000023c7e15abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023c7e15abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000023c7e159b50_0 .var "PCsrc", 0 0;
v0000023c7e15a4b0_0 .net "funct", 5 0, L_0000023c7e1ad990;  alias, 1 drivers
v0000023c7e1590b0_0 .net "opcode", 5 0, L_0000023c7e161060;  alias, 1 drivers
v0000023c7e15a2d0_0 .net "operand1", 31 0, L_0000023c7e1637a0;  alias, 1 drivers
v0000023c7e159bf0_0 .net "operand2", 31 0, L_0000023c7e1be830;  alias, 1 drivers
v0000023c7e158cf0_0 .net "rst", 0 0, v0000023c7e160de0_0;  alias, 1 drivers
E_0000023c7e0f51d0/0 .event anyedge, v0000023c7e0eaeb0_0, v0000023c7e0eaaf0_0, v0000023c7e159290_0, v0000023c7e0e9c90_0;
E_0000023c7e0f51d0/1 .event anyedge, v0000023c7e0e9510_0;
E_0000023c7e0f51d0 .event/or E_0000023c7e0f51d0/0, E_0000023c7e0f51d0/1;
S_0000023c7e09ffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023c7e15a190 .array "DataMem", 0 1023, 31 0;
v0000023c7e158b10_0 .net "address", 31 0, v0000023c7e159dd0_0;  alias, 1 drivers
v0000023c7e15a550_0 .net "clock", 0 0, L_0000023c7e163180;  1 drivers
v0000023c7e159e70_0 .net "data", 31 0, L_0000023c7e162e70;  alias, 1 drivers
v0000023c7e159790_0 .var/i "i", 31 0;
v0000023c7e158bb0_0 .var "q", 31 0;
v0000023c7e159830_0 .net "rden", 0 0, v0000023c7e0eb130_0;  alias, 1 drivers
v0000023c7e15a050_0 .net "wren", 0 0, v0000023c7e0ea7d0_0;  alias, 1 drivers
E_0000023c7e0f4650 .event posedge, v0000023c7e15a550_0;
S_0000023c7e098be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000023c7e0862a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023c7e0f4690 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023c7e158c50_0 .net "PCin", 31 0, L_0000023c7e1ad850;  alias, 1 drivers
v0000023c7e159970_0 .var "PCout", 31 0;
v0000023c7e15a0f0_0 .net "clk", 0 0, L_0000023c7e163960;  alias, 1 drivers
v0000023c7e158d90_0 .net "rst", 0 0, v0000023c7e160de0_0;  alias, 1 drivers
    .scope S_0000023c7e09fe40;
T_0 ;
    %wait E_0000023c7e0f51d0;
    %load/vec4 v0000023c7e158cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c7e159b50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023c7e1590b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023c7e15a2d0_0;
    %load/vec4 v0000023c7e159bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023c7e1590b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000023c7e15a2d0_0;
    %load/vec4 v0000023c7e159bf0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023c7e1590b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000023c7e1590b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023c7e1590b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023c7e15a4b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000023c7e159b50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023c7e098be0;
T_1 ;
    %wait E_0000023c7e0f5450;
    %load/vec4 v0000023c7e158d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023c7e159970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023c7e158c50_0;
    %assign/vec4 v0000023c7e159970_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023c7e016b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c7e0ea190_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023c7e0ea190_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023c7e0ea190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %load/vec4 v0000023c7e0ea190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c7e0ea190_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e0e9dd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023c7e0169c0;
T_3 ;
    %wait E_0000023c7e0f4ad0;
    %load/vec4 v0000023c7e0eaeb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023c7e0eb310_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023c7e0ea7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023c7e0ead70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023c7e0eb130_0, 0;
    %assign/vec4 v0000023c7e0eb1d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023c7e0eb310_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023c7e0e9970_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023c7e0e9f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023c7e0e9d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023c7e0ea7d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023c7e0ead70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023c7e0eb130_0, 0, 1;
    %store/vec4 v0000023c7e0eb1d0_0, 0, 1;
    %load/vec4 v0000023c7e0eaaf0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0eb310_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0eb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %load/vec4 v0000023c7e0e9510_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0eb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023c7e0eb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0eb130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0ead70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0ea7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023c7e0e9f10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023c7e0e9970_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023c7e084950;
T_4 ;
    %wait E_0000023c7e0f5450;
    %fork t_1, S_0000023c7e084ae0;
    %jmp t_0;
    .scope S_0000023c7e084ae0;
t_1 ;
    %load/vec4 v0000023c7e1587f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c7e0eab90_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023c7e0eab90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023c7e0eab90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e1598d0, 0, 4;
    %load/vec4 v0000023c7e0eab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c7e0eab90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023c7e1593d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023c7e158890_0;
    %load/vec4 v0000023c7e159c90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e1598d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e1598d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023c7e084950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023c7e084950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c7e159150_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023c7e159150_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023c7e159150_0;
    %ix/getv/s 4, v0000023c7e159150_0;
    %load/vec4a v0000023c7e1598d0, 4;
    %ix/getv/s 4, v0000023c7e159150_0;
    %load/vec4a v0000023c7e1598d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023c7e159150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c7e159150_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023c7e0b4790;
T_6 ;
    %wait E_0000023c7e0f46d0;
    %load/vec4 v0000023c7e15a370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023c7e15a410_0;
    %load/vec4 v0000023c7e158a70_0;
    %add;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023c7e15a410_0;
    %load/vec4 v0000023c7e158a70_0;
    %sub;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023c7e15a410_0;
    %load/vec4 v0000023c7e158a70_0;
    %and;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023c7e15a410_0;
    %load/vec4 v0000023c7e158a70_0;
    %or;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023c7e15a410_0;
    %load/vec4 v0000023c7e158a70_0;
    %xor;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023c7e15a410_0;
    %load/vec4 v0000023c7e158a70_0;
    %or;
    %inv;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023c7e15a410_0;
    %load/vec4 v0000023c7e158a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023c7e158a70_0;
    %load/vec4 v0000023c7e15a410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023c7e15a410_0;
    %ix/getv 4, v0000023c7e158a70_0;
    %shiftl 4;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023c7e15a410_0;
    %ix/getv 4, v0000023c7e158a70_0;
    %shiftr 4;
    %assign/vec4 v0000023c7e159dd0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023c7e09ffd0;
T_7 ;
    %wait E_0000023c7e0f4650;
    %load/vec4 v0000023c7e159830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023c7e158b10_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023c7e15a190, 4;
    %assign/vec4 v0000023c7e158bb0_0, 0;
T_7.0 ;
    %load/vec4 v0000023c7e15a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023c7e159e70_0;
    %ix/getv 3, v0000023c7e158b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023c7e09ffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c7e159790_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023c7e159790_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023c7e159790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %load/vec4 v0000023c7e159790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c7e159790_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c7e15a190, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000023c7e09ffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c7e159790_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023c7e159790_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023c7e159790_0;
    %load/vec4a v0000023c7e15a190, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000023c7e159790_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023c7e159790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023c7e159790_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000023c7e0862a0;
T_10 ;
    %wait E_0000023c7e0f5450;
    %load/vec4 v0000023c7e162a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023c7e1625a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023c7e1625a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023c7e1625a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023c7e0e43f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c7e162aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c7e160de0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023c7e0e43f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023c7e162aa0_0;
    %inv;
    %assign/vec4 v0000023c7e162aa0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023c7e0e43f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c7e160de0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c7e160de0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000023c7e160ca0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
