--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    3.426(R)|   -0.859(R)|clk50buf          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<0>|   -2.404(F)|    4.292(F)|ov7670_pclk1buf   |   0.000|
ov7670_data1<4>|   -1.596(F)|    3.646(F)|ov7670_pclk1buf   |   0.000|
ov7670_href1   |   -1.758(F)|    3.775(F)|ov7670_pclk1buf   |   0.000|
ov7670_vsync1  |   -1.448(F)|    3.529(F)|ov7670_pclk1buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<0>|   -0.209(F)|    1.898(F)|ov7670_pclk2buf   |   0.000|
ov7670_data2<4>|   -0.807(F)|    2.372(F)|ov7670_pclk2buf   |   0.000|
ov7670_href2   |    0.088(F)|    1.648(F)|ov7670_pclk2buf   |   0.000|
ov7670_vsync2  |    0.214(F)|    1.526(F)|ov7670_pclk2buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<0>|   -0.201(F)|    1.635(F)|ov7670_pclk3buf   |   0.000|
ov7670_data3<4>|    0.044(F)|    1.439(F)|ov7670_pclk3buf   |   0.000|
ov7670_href3   |    0.398(F)|    1.149(F)|ov7670_pclk3buf   |   0.000|
ov7670_vsync3  |    0.101(F)|    1.386(F)|ov7670_pclk3buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<0>|    0.574(F)|    0.811(F)|ov7670_pclk4buf   |   0.000|
ov7670_data4<4>|    0.319(F)|    1.017(F)|ov7670_pclk4buf   |   0.000|
ov7670_href4   |    0.419(F)|    0.909(F)|ov7670_pclk4buf   |   0.000|
ov7670_vsync4  |    1.344(F)|    0.171(F)|ov7670_pclk4buf   |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_siod1|   16.336(R)|clk50buf          |   0.000|
ov7670_siod2|   17.302(R)|clk50buf          |   0.000|
ov7670_siod3|   16.701(R)|clk50buf          |   0.000|
ov7670_siod4|   15.357(R)|clk50buf          |   0.000|
ov7670_xclk1|   10.602(R)|clk50buf          |   0.000|
ov7670_xclk2|   13.293(R)|clk50buf          |   0.000|
ov7670_xclk3|   13.853(R)|clk50buf          |   0.000|
ov7670_xclk4|   10.215(R)|clk50buf          |   0.000|
------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   16.500(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   16.712(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   17.588(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.698(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   17.928(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   19.352(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   18.873(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.949(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   16.463(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   16.675(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   17.551(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   16.661(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   17.891(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   19.315(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   18.836(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.912(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.653|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    8.601|         |         |         |
clkcam         |    7.014|         |         |         |
sw             |    7.014|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.773|    3.851|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    7.251|    4.721|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    6.726|    4.658|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.925|    5.688|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    8.601|         |         |         |
clkcam         |    7.014|         |         |         |
sw             |    7.014|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    8.970|
clkcam         |ov7670_xclk2   |   11.661|
clkcam         |ov7670_xclk3   |   12.221|
clkcam         |ov7670_xclk4   |    8.583|
sw             |ov7670_xclk1   |    8.933|
sw             |ov7670_xclk2   |   11.624|
sw             |ov7670_xclk3   |   12.184|
sw             |ov7670_xclk4   |    8.546|
---------------+---------------+---------+


Analysis completed Sat Jul 30 20:38:18 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



