#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022d9ecd2770 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v0000022d9ed505e0_0 .net "PC", 31 0, L_0000022d9edadac0;  1 drivers
v0000022d9ed4fe60_0 .net "cycles_consumed", 31 0, v0000022d9ed50540_0;  1 drivers
v0000022d9ed4ff00_0 .var "input_clk", 0 0;
v0000022d9ed4fbe0_0 .var "rst", 0 0;
S_0000022d9ecd7750 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_0000022d9ecd2770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_0000022d9ecbd550 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_0000022d9ecbaae0 .functor NOR 1, v0000022d9ed4ff00_0, v0000022d9ed3d980_0, C4<0>, C4<0>;
L_0000022d9edadac0 .functor BUFZ 32, v0000022d9ed3f000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022d9ed4d840_0 .net "EX_FLUSH", 0 0, L_0000022d9ec84d50;  1 drivers
v0000022d9ed4e7e0_0 .net "EX_INST", 31 0, v0000022d9ed30300_0;  1 drivers
v0000022d9ed4ec40_0 .net "EX_Immed", 31 0, v0000022d9ed2ee60_0;  1 drivers
v0000022d9ed4e060_0 .net "EX_PC", 31 0, v0000022d9ed30760_0;  1 drivers
v0000022d9ed4f0a0_0 .net "EX_PFC", 31 0, v0000022d9ed2eb40_0;  1 drivers
v0000022d9ed4d160_0 .net "EX_PFC_to_IF", 31 0, L_0000022d9ed99ea0;  1 drivers
v0000022d9ed4d340_0 .net "EX_memread", 0 0, v0000022d9ed2f860_0;  1 drivers
v0000022d9ed4f460_0 .net "EX_memwrite", 0 0, v0000022d9ed2f180_0;  1 drivers
v0000022d9ed4ce40_0 .net "EX_opcode", 6 0, v0000022d9ed30800_0;  1 drivers
v0000022d9ed4ed80_0 .net "EX_rd_ind", 4 0, v0000022d9ed2ec80_0;  1 drivers
v0000022d9ed4e1a0_0 .net "EX_regwrite", 0 0, v0000022d9ed30440_0;  1 drivers
v0000022d9ed4e560_0 .net "EX_rs1", 31 0, v0000022d9ed2fae0_0;  1 drivers
v0000022d9ed4e600_0 .net "EX_rs1_ind", 4 0, v0000022d9ed2f900_0;  1 drivers
v0000022d9ed4d200_0 .net "EX_rs2", 31 0, v0000022d9ed2fb80_0;  1 drivers
v0000022d9ed4f1e0_0 .net "EX_rs2_ind", 4 0, v0000022d9ed2ed20_0;  1 drivers
v0000022d9ed4cee0_0 .net "ID_FLUSH_buf", 0 0, L_0000022d9edad890;  1 drivers
v0000022d9ed4cf80_0 .net "ID_INST", 31 0, v0000022d9ed3f780_0;  1 drivers
v0000022d9ed4f280_0 .net "ID_Immed", 31 0, v0000022d9ed37040_0;  1 drivers
v0000022d9ed4d3e0_0 .net "ID_PC", 31 0, v0000022d9ed3f8c0_0;  1 drivers
v0000022d9ed4e100_0 .net "ID_PFC", 31 0, L_0000022d9ed9b200;  1 drivers
v0000022d9ed4d020_0 .net "ID_memread", 0 0, L_0000022d9ed9ad00;  1 drivers
v0000022d9ed4e6a0_0 .net "ID_memwrite", 0 0, L_0000022d9ed9a6c0;  1 drivers
v0000022d9ed4f3c0_0 .net "ID_opcode", 6 0, v0000022d9ed3e9c0_0;  1 drivers
v0000022d9ed4cd00_0 .net "ID_rd_ind", 4 0, v0000022d9ed3fb40_0;  1 drivers
v0000022d9ed4ea60_0 .net "ID_regwrite", 0 0, L_0000022d9ed9a1c0;  1 drivers
v0000022d9ed4d0c0_0 .net "ID_rs1", 31 0, L_0000022d9eaeddd0;  1 drivers
v0000022d9ed4e880_0 .net "ID_rs1_ind", 4 0, v0000022d9ed3ffa0_0;  1 drivers
v0000022d9ed4d660_0 .net "ID_rs2", 31 0, L_0000022d9edad3c0;  1 drivers
v0000022d9ed4ece0_0 .net "ID_rs2_ind", 4 0, v0000022d9ed3eb00_0;  1 drivers
v0000022d9ed4db60_0 .net "IF_FLUSH", 0 0, v0000022d9ed36640_0;  1 drivers
v0000022d9ed4e240_0 .net "IF_INST", 31 0, L_0000022d9ec84ea0;  1 drivers
v0000022d9ed4d480_0 .net "IF_pc", 31 0, v0000022d9ed3f000_0;  1 drivers
v0000022d9ed4d520_0 .net "MEM_ALU_OUT", 31 0, v0000022d9ed237d0_0;  1 drivers
v0000022d9ed4d5c0_0 .net "MEM_Data_mem_out", 31 0, v0000022d9ed3dc00_0;  1 drivers
v0000022d9ed4e2e0_0 .net "MEM_FLUSH", 0 0, L_0000022d9ec84dc0;  1 drivers
v0000022d9ed4d700_0 .net "MEM_INST", 31 0, v0000022d9ed23690_0;  1 drivers
v0000022d9ed4ee20_0 .net "MEM_PC", 31 0, v0000022d9ed220b0_0;  1 drivers
v0000022d9ed4eec0_0 .net "MEM_memread", 0 0, v0000022d9ed22d30_0;  1 drivers
v0000022d9ed4d7a0_0 .net "MEM_memwrite", 0 0, v0000022d9ed23050_0;  1 drivers
v0000022d9ed4d8e0_0 .net "MEM_opcode", 6 0, v0000022d9ed22fb0_0;  1 drivers
v0000022d9ed4ef60_0 .net "MEM_rd_ind", 4 0, v0000022d9ed230f0_0;  1 drivers
v0000022d9ed4dd40_0 .net "MEM_regwrite", 0 0, v0000022d9ed23870_0;  1 drivers
v0000022d9ed4d980_0 .net "MEM_rs1_ind", 4 0, v0000022d9ed23730_0;  1 drivers
v0000022d9ed4da20_0 .net "MEM_rs2", 31 0, v0000022d9ed23910_0;  1 drivers
v0000022d9ed4dac0_0 .net "MEM_rs2_ind", 4 0, v0000022d9ed239b0_0;  1 drivers
v0000022d9ed4dc00_0 .net "PC", 31 0, L_0000022d9edadac0;  alias, 1 drivers
v0000022d9ed4dca0_0 .net "WB_ALU_OUT", 31 0, v0000022d9ed3d840_0;  1 drivers
v0000022d9ed4dde0_0 .net "WB_Data_mem_out", 31 0, v0000022d9ed3d200_0;  1 drivers
v0000022d9ed4de80_0 .net "WB_INST", 31 0, v0000022d9ed3d2a0_0;  1 drivers
v0000022d9ed4df20_0 .net "WB_PC", 31 0, v0000022d9ed3e100_0;  1 drivers
v0000022d9ed4dfc0_0 .net "WB_memread", 0 0, v0000022d9ed3d3e0_0;  1 drivers
v0000022d9ed4e740_0 .net "WB_memwrite", 0 0, v0000022d9ed3e1a0_0;  1 drivers
v0000022d9ed4e380_0 .net "WB_opcode", 6 0, v0000022d9ed3e240_0;  1 drivers
v0000022d9ed4e420_0 .net "WB_rd_ind", 4 0, v0000022d9ed3df20_0;  1 drivers
v0000022d9ed4e920_0 .net "WB_regwrite", 0 0, v0000022d9ed3d480_0;  1 drivers
v0000022d9ed4e9c0_0 .net "WB_rs1_ind", 4 0, v0000022d9ed3d5c0_0;  1 drivers
v0000022d9ed4eb00_0 .net "WB_rs2", 31 0, v0000022d9ed3d660_0;  1 drivers
v0000022d9ed4f5a0_0 .net "WB_rs2_ind", 4 0, v0000022d9ed3d7a0_0;  1 drivers
v0000022d9ed4fd20_0 .net "Wrong_prediction", 0 0, L_0000022d9edad040;  1 drivers
v0000022d9ed4fdc0_0 .net "alu_out", 31 0, v0000022d9ed2d9b0_0;  1 drivers
v0000022d9ed504a0_0 .net "alu_selA", 1 0, v0000022d9ed2f2c0_0;  1 drivers
v0000022d9ed4f820_0 .net "alu_selB", 2 0, v0000022d9ed2eaa0_0;  1 drivers
v0000022d9ed4f960_0 .net "clk", 0 0, L_0000022d9ecbaae0;  1 drivers
v0000022d9ed50540_0 .var "cycles_consumed", 31 0;
v0000022d9ed507c0_0 .net "exception_flag", 0 0, L_0000022d9ed994a0;  1 drivers
o0000022d9ecdc148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000022d9ed50400_0 .net "forwarded_data", 31 0, o0000022d9ecdc148;  0 drivers
v0000022d9ed4f640_0 .net "hlt", 0 0, v0000022d9ed3d980_0;  1 drivers
v0000022d9ed4f6e0_0 .net "id_flush", 0 0, L_0000022d9ecbb100;  1 drivers
v0000022d9ed4fa00_0 .net "if_id_write", 0 0, v0000022d9ed37220_0;  1 drivers
v0000022d9ed50180_0 .net "input_clk", 0 0, v0000022d9ed4ff00_0;  1 drivers
v0000022d9ed509a0_0 .net "pc_src", 2 0, L_0000022d9ed99860;  1 drivers
v0000022d9ed50ae0_0 .net "pc_write", 0 0, v0000022d9ed36fa0_0;  1 drivers
v0000022d9ed4faa0_0 .net "rs2_out", 31 0, v0000022d9ed2c790_0;  1 drivers
v0000022d9ed50860_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  1 drivers
v0000022d9ed4f780_0 .net "store_rs2_forward", 1 0, v0000022d9ed30260_0;  1 drivers
v0000022d9ed4fb40_0 .net "wdata_to_reg_file", 31 0, v0000022d9ed4f320_0;  1 drivers
S_0000022d9ecd78e0 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_0000022d9eafadb0 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9eafade8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9eafae20 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9eafae58 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9eafae90 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9eafaec8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9eafaf00 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9eafaf38 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9eafaf70 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9eafafa8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9eafafe0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9eafb018 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9eafb050 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9eafb088 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_0000022d9eafb0c0 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_0000022d9eafb0f8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9eafb130 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9eafb168 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9eafb1a0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9eafb1d8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9eafb210 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9eafb248 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9eafb280 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9eafb2b8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9eafb2f0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9eafb328 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9eafb360 .param/l "xori" 0 5 10, C4<1001110>;
L_0000022d9ecbb6b0 .functor OR 1, L_0000022d9ed50220, L_0000022d9ed50680, C4<0>, C4<0>;
L_0000022d9ecbb4f0 .functor OR 1, L_0000022d9ecbb6b0, L_0000022d9ed50b80, C4<0>, C4<0>;
L_0000022d9ecbab50 .functor OR 1, L_0000022d9ecbb4f0, L_0000022d9ed4f8c0, C4<0>, C4<0>;
L_0000022d9ecbb790 .functor OR 1, L_0000022d9ecbab50, L_0000022d9ed502c0, C4<0>, C4<0>;
L_0000022d9ecbb330 .functor OR 1, L_0000022d9ecbb790, L_0000022d9ed4ffa0, C4<0>, C4<0>;
L_0000022d9ecbadf0 .functor OR 1, L_0000022d9ecbb330, L_0000022d9ed4fc80, C4<0>, C4<0>;
L_0000022d9ecbafb0 .functor OR 1, L_0000022d9ecbadf0, L_0000022d9ed50040, C4<0>, C4<0>;
L_0000022d9ecbb3a0 .functor OR 1, L_0000022d9ecbafb0, L_0000022d9ed500e0, C4<0>, C4<0>;
L_0000022d9ecbb870 .functor OR 1, L_0000022d9ecbb3a0, L_0000022d9ed50900, C4<0>, C4<0>;
L_0000022d9ecbb5d0 .functor OR 1, L_0000022d9ecbb870, L_0000022d9ed50360, C4<0>, C4<0>;
L_0000022d9ecbb640 .functor OR 1, L_0000022d9ecbb5d0, L_0000022d9ed50720, C4<0>, C4<0>;
L_0000022d9ecbb170 .functor OR 1, L_0000022d9ecbb640, L_0000022d9ed50a40, C4<0>, C4<0>;
L_0000022d9ecbb8e0 .functor OR 1, L_0000022d9ecbb170, L_0000022d9ed4f500, C4<0>, C4<0>;
L_0000022d9ecbb800 .functor OR 1, L_0000022d9ecbb8e0, L_0000022d9ed9a940, C4<0>, C4<0>;
L_0000022d9ecbad80 .functor OR 1, L_0000022d9ecbb800, L_0000022d9ed99b80, C4<0>, C4<0>;
L_0000022d9ecbb020 .functor OR 1, L_0000022d9ecbad80, L_0000022d9ed98e60, C4<0>, C4<0>;
L_0000022d9ecbb480 .functor OR 1, L_0000022d9ecbb020, L_0000022d9ed9b3e0, C4<0>, C4<0>;
L_0000022d9ecbb950 .functor OR 1, L_0000022d9ecbb480, L_0000022d9ed9ae40, C4<0>, C4<0>;
L_0000022d9ecbac30 .functor OR 1, L_0000022d9ecbb950, L_0000022d9ed9b480, C4<0>, C4<0>;
L_0000022d9ecbae60 .functor OR 1, L_0000022d9ecbac30, L_0000022d9ed99220, C4<0>, C4<0>;
L_0000022d9ecbaed0 .functor OR 1, L_0000022d9ecbae60, L_0000022d9ed9abc0, C4<0>, C4<0>;
L_0000022d9ecbaca0 .functor OR 1, L_0000022d9ecbaed0, L_0000022d9ed98dc0, C4<0>, C4<0>;
L_0000022d9ecbad10 .functor OR 1, L_0000022d9ecbaca0, L_0000022d9ed98d20, C4<0>, C4<0>;
L_0000022d9ecbb090 .functor OR 1, L_0000022d9ecbad10, L_0000022d9ed9a8a0, C4<0>, C4<0>;
L_0000022d9ecbb100 .functor BUFZ 1, L_0000022d9ed994a0, C4<0>, C4<0>, C4<0>;
L_0000022d9ec84d50 .functor BUFZ 1, L_0000022d9ed994a0, C4<0>, C4<0>, C4<0>;
L_0000022d9ec84dc0 .functor BUFZ 1, L_0000022d9ed994a0, C4<0>, C4<0>, C4<0>;
v0000022d9eca73f0_0 .net "EX_FLUSH", 0 0, L_0000022d9ec84d50;  alias, 1 drivers
v0000022d9eca6590_0 .net "ID_PC", 31 0, v0000022d9ed3f8c0_0;  alias, 1 drivers
v0000022d9eca66d0_0 .net "ID_opcode", 6 0, v0000022d9ed3e9c0_0;  alias, 1 drivers
v0000022d9eca7fd0_0 .net "MEM_FLUSH", 0 0, L_0000022d9ec84dc0;  alias, 1 drivers
L_0000022d9ed50cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022d9eca7a30_0 .net/2u *"_ivl_0", 0 0, L_0000022d9ed50cb8;  1 drivers
v0000022d9eca8070_0 .net *"_ivl_101", 0 0, L_0000022d9ecbb020;  1 drivers
L_0000022d9ed511c8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000022d9eca7490_0 .net/2u *"_ivl_102", 6 0, L_0000022d9ed511c8;  1 drivers
v0000022d9eca7530_0 .net *"_ivl_104", 0 0, L_0000022d9ed9b3e0;  1 drivers
v0000022d9eca7710_0 .net *"_ivl_107", 0 0, L_0000022d9ecbb480;  1 drivers
L_0000022d9ed51210 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v0000022d9ec84590_0 .net/2u *"_ivl_108", 6 0, L_0000022d9ed51210;  1 drivers
v0000022d9ec834b0_0 .net *"_ivl_11", 0 0, L_0000022d9ecbb6b0;  1 drivers
v0000022d9ec82970_0 .net *"_ivl_110", 0 0, L_0000022d9ed9ae40;  1 drivers
v0000022d9ec83870_0 .net *"_ivl_113", 0 0, L_0000022d9ecbb950;  1 drivers
L_0000022d9ed51258 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000022d9ed20460_0 .net/2u *"_ivl_114", 6 0, L_0000022d9ed51258;  1 drivers
v0000022d9ed20000_0 .net *"_ivl_116", 0 0, L_0000022d9ed9b480;  1 drivers
v0000022d9ed20dc0_0 .net *"_ivl_119", 0 0, L_0000022d9ecbac30;  1 drivers
L_0000022d9ed50d90 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v0000022d9ed20500_0 .net/2u *"_ivl_12", 6 0, L_0000022d9ed50d90;  1 drivers
L_0000022d9ed512a0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed205a0_0 .net/2u *"_ivl_120", 6 0, L_0000022d9ed512a0;  1 drivers
v0000022d9ed212c0_0 .net *"_ivl_122", 0 0, L_0000022d9ed99220;  1 drivers
v0000022d9ed214a0_0 .net *"_ivl_125", 0 0, L_0000022d9ecbae60;  1 drivers
L_0000022d9ed512e8 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v0000022d9ed20aa0_0 .net/2u *"_ivl_126", 6 0, L_0000022d9ed512e8;  1 drivers
v0000022d9ed20b40_0 .net *"_ivl_128", 0 0, L_0000022d9ed9abc0;  1 drivers
v0000022d9ed200a0_0 .net *"_ivl_131", 0 0, L_0000022d9ecbaed0;  1 drivers
L_0000022d9ed51330 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v0000022d9ed201e0_0 .net/2u *"_ivl_132", 6 0, L_0000022d9ed51330;  1 drivers
v0000022d9ed21040_0 .net *"_ivl_134", 0 0, L_0000022d9ed98dc0;  1 drivers
v0000022d9ed21b80_0 .net *"_ivl_137", 0 0, L_0000022d9ecbaca0;  1 drivers
L_0000022d9ed51378 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21360_0 .net/2u *"_ivl_138", 6 0, L_0000022d9ed51378;  1 drivers
v0000022d9ed20640_0 .net *"_ivl_14", 0 0, L_0000022d9ed50b80;  1 drivers
v0000022d9ed21860_0 .net *"_ivl_140", 0 0, L_0000022d9ed98d20;  1 drivers
v0000022d9ed206e0_0 .net *"_ivl_143", 0 0, L_0000022d9ecbad10;  1 drivers
L_0000022d9ed513c0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21c20_0 .net/2u *"_ivl_144", 6 0, L_0000022d9ed513c0;  1 drivers
v0000022d9ed20140_0 .net *"_ivl_146", 0 0, L_0000022d9ed9a8a0;  1 drivers
v0000022d9ed1ff60_0 .net *"_ivl_149", 0 0, L_0000022d9ecbb090;  1 drivers
L_0000022d9ed51408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022d9ed20be0_0 .net/2u *"_ivl_150", 0 0, L_0000022d9ed51408;  1 drivers
L_0000022d9ed51450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022d9ed20e60_0 .net/2u *"_ivl_152", 0 0, L_0000022d9ed51450;  1 drivers
v0000022d9ed20c80_0 .net *"_ivl_154", 0 0, L_0000022d9ed99cc0;  1 drivers
v0000022d9ed203c0_0 .net *"_ivl_17", 0 0, L_0000022d9ecbb4f0;  1 drivers
L_0000022d9ed50dd8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000022d9ed20280_0 .net/2u *"_ivl_18", 6 0, L_0000022d9ed50dd8;  1 drivers
L_0000022d9ed50d00 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed20320_0 .net/2u *"_ivl_2", 6 0, L_0000022d9ed50d00;  1 drivers
v0000022d9ed20d20_0 .net *"_ivl_20", 0 0, L_0000022d9ed4f8c0;  1 drivers
v0000022d9ed20780_0 .net *"_ivl_23", 0 0, L_0000022d9ecbab50;  1 drivers
L_0000022d9ed50e20 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed219a0_0 .net/2u *"_ivl_24", 6 0, L_0000022d9ed50e20;  1 drivers
v0000022d9ed210e0_0 .net *"_ivl_26", 0 0, L_0000022d9ed502c0;  1 drivers
v0000022d9ed20820_0 .net *"_ivl_29", 0 0, L_0000022d9ecbb790;  1 drivers
L_0000022d9ed50e68 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21400_0 .net/2u *"_ivl_30", 6 0, L_0000022d9ed50e68;  1 drivers
v0000022d9ed208c0_0 .net *"_ivl_32", 0 0, L_0000022d9ed4ffa0;  1 drivers
v0000022d9ed20f00_0 .net *"_ivl_35", 0 0, L_0000022d9ecbb330;  1 drivers
L_0000022d9ed50eb0 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21900_0 .net/2u *"_ivl_36", 6 0, L_0000022d9ed50eb0;  1 drivers
v0000022d9ed20960_0 .net *"_ivl_38", 0 0, L_0000022d9ed4fc80;  1 drivers
v0000022d9ed20fa0_0 .net *"_ivl_4", 0 0, L_0000022d9ed50220;  1 drivers
v0000022d9ed20a00_0 .net *"_ivl_41", 0 0, L_0000022d9ecbadf0;  1 drivers
L_0000022d9ed50ef8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21180_0 .net/2u *"_ivl_42", 6 0, L_0000022d9ed50ef8;  1 drivers
v0000022d9ed21720_0 .net *"_ivl_44", 0 0, L_0000022d9ed50040;  1 drivers
v0000022d9ed21540_0 .net *"_ivl_47", 0 0, L_0000022d9ecbafb0;  1 drivers
L_0000022d9ed50f40 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21220_0 .net/2u *"_ivl_48", 6 0, L_0000022d9ed50f40;  1 drivers
v0000022d9ed215e0_0 .net *"_ivl_50", 0 0, L_0000022d9ed500e0;  1 drivers
v0000022d9ed21680_0 .net *"_ivl_53", 0 0, L_0000022d9ecbb3a0;  1 drivers
L_0000022d9ed50f88 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21cc0_0 .net/2u *"_ivl_54", 6 0, L_0000022d9ed50f88;  1 drivers
v0000022d9ed217c0_0 .net *"_ivl_56", 0 0, L_0000022d9ed50900;  1 drivers
v0000022d9ed21a40_0 .net *"_ivl_59", 0 0, L_0000022d9ecbb870;  1 drivers
L_0000022d9ed50d48 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21ae0_0 .net/2u *"_ivl_6", 6 0, L_0000022d9ed50d48;  1 drivers
L_0000022d9ed50fd0 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v0000022d9ed21d60_0 .net/2u *"_ivl_60", 6 0, L_0000022d9ed50fd0;  1 drivers
v0000022d9ed21e00_0 .net *"_ivl_62", 0 0, L_0000022d9ed50360;  1 drivers
v0000022d9ed23af0_0 .net *"_ivl_65", 0 0, L_0000022d9ecbb5d0;  1 drivers
L_0000022d9ed51018 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v0000022d9ed22f10_0 .net/2u *"_ivl_66", 6 0, L_0000022d9ed51018;  1 drivers
v0000022d9ed22290_0 .net *"_ivl_68", 0 0, L_0000022d9ed50720;  1 drivers
v0000022d9ed23a50_0 .net *"_ivl_71", 0 0, L_0000022d9ecbb640;  1 drivers
L_0000022d9ed51060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed23370_0 .net/2u *"_ivl_72", 6 0, L_0000022d9ed51060;  1 drivers
v0000022d9ed22330_0 .net *"_ivl_74", 0 0, L_0000022d9ed50a40;  1 drivers
v0000022d9ed223d0_0 .net *"_ivl_77", 0 0, L_0000022d9ecbb170;  1 drivers
L_0000022d9ed510a8 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0000022d9ed22470_0 .net/2u *"_ivl_78", 6 0, L_0000022d9ed510a8;  1 drivers
v0000022d9ed22c90_0 .net *"_ivl_8", 0 0, L_0000022d9ed50680;  1 drivers
v0000022d9ed235f0_0 .net *"_ivl_80", 0 0, L_0000022d9ed4f500;  1 drivers
v0000022d9ed234b0_0 .net *"_ivl_83", 0 0, L_0000022d9ecbb8e0;  1 drivers
L_0000022d9ed510f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000022d9ed22510_0 .net/2u *"_ivl_84", 6 0, L_0000022d9ed510f0;  1 drivers
v0000022d9ed23410_0 .net *"_ivl_86", 0 0, L_0000022d9ed9a940;  1 drivers
v0000022d9ed225b0_0 .net *"_ivl_89", 0 0, L_0000022d9ecbb800;  1 drivers
L_0000022d9ed51138 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v0000022d9ed23cd0_0 .net/2u *"_ivl_90", 6 0, L_0000022d9ed51138;  1 drivers
v0000022d9ed23190_0 .net *"_ivl_92", 0 0, L_0000022d9ed99b80;  1 drivers
v0000022d9ed22970_0 .net *"_ivl_95", 0 0, L_0000022d9ecbad80;  1 drivers
L_0000022d9ed51180 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000022d9ed226f0_0 .net/2u *"_ivl_96", 6 0, L_0000022d9ed51180;  1 drivers
v0000022d9ed23b90_0 .net *"_ivl_98", 0 0, L_0000022d9ed98e60;  1 drivers
v0000022d9ed22650_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed22b50_0 .net "excep_flag", 0 0, L_0000022d9ed994a0;  alias, 1 drivers
v0000022d9ed228d0_0 .net "id_flush", 0 0, L_0000022d9ecbb100;  alias, 1 drivers
v0000022d9ed22a10_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
L_0000022d9ed50220 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50d00;
L_0000022d9ed50680 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50d48;
L_0000022d9ed50b80 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50d90;
L_0000022d9ed4f8c0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50dd8;
L_0000022d9ed502c0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50e20;
L_0000022d9ed4ffa0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50e68;
L_0000022d9ed4fc80 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50eb0;
L_0000022d9ed50040 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50ef8;
L_0000022d9ed500e0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50f40;
L_0000022d9ed50900 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50f88;
L_0000022d9ed50360 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed50fd0;
L_0000022d9ed50720 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51018;
L_0000022d9ed50a40 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51060;
L_0000022d9ed4f500 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed510a8;
L_0000022d9ed9a940 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed510f0;
L_0000022d9ed99b80 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51138;
L_0000022d9ed98e60 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51180;
L_0000022d9ed9b3e0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed511c8;
L_0000022d9ed9ae40 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51210;
L_0000022d9ed9b480 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51258;
L_0000022d9ed99220 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed512a0;
L_0000022d9ed9abc0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed512e8;
L_0000022d9ed98dc0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51330;
L_0000022d9ed98d20 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51378;
L_0000022d9ed9a8a0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed513c0;
L_0000022d9ed99cc0 .functor MUXZ 1, L_0000022d9ed51450, L_0000022d9ed51408, L_0000022d9ecbb090, C4<>;
L_0000022d9ed994a0 .functor MUXZ 1, L_0000022d9ed99cc0, L_0000022d9ed50cb8, v0000022d9ed4fbe0_0, C4<>;
S_0000022d9eafb3a0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 84, 6 2 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v0000022d9ed22790_0 .net "EX_ALU_OUT", 31 0, v0000022d9ed2d9b0_0;  alias, 1 drivers
v0000022d9ed23d70_0 .net "EX_FLUSH", 0 0, L_0000022d9ec84d50;  alias, 1 drivers
v0000022d9ed23230_0 .net "EX_INST", 31 0, v0000022d9ed30300_0;  alias, 1 drivers
v0000022d9ed23550_0 .net "EX_PC", 31 0, v0000022d9ed30760_0;  alias, 1 drivers
v0000022d9ed22830_0 .net "EX_memread", 0 0, v0000022d9ed2f860_0;  alias, 1 drivers
v0000022d9ed22e70_0 .net "EX_memwrite", 0 0, v0000022d9ed2f180_0;  alias, 1 drivers
v0000022d9ed23c30_0 .net "EX_opcode", 6 0, v0000022d9ed30800_0;  alias, 1 drivers
v0000022d9ed23e10_0 .net "EX_rd_ind", 4 0, v0000022d9ed2ec80_0;  alias, 1 drivers
v0000022d9ed22dd0_0 .net "EX_regwrite", 0 0, v0000022d9ed30440_0;  alias, 1 drivers
v0000022d9ed22ab0_0 .net "EX_rs1_ind", 4 0, v0000022d9ed2f900_0;  alias, 1 drivers
v0000022d9ed22bf0_0 .net "EX_rs2", 31 0, v0000022d9ed2c790_0;  alias, 1 drivers
v0000022d9ed232d0_0 .net "EX_rs2_ind", 4 0, v0000022d9ed2ed20_0;  alias, 1 drivers
v0000022d9ed237d0_0 .var "MEM_ALU_OUT", 31 0;
v0000022d9ed23690_0 .var "MEM_INST", 31 0;
v0000022d9ed220b0_0 .var "MEM_PC", 31 0;
v0000022d9ed22d30_0 .var "MEM_memread", 0 0;
v0000022d9ed23050_0 .var "MEM_memwrite", 0 0;
v0000022d9ed22fb0_0 .var "MEM_opcode", 6 0;
v0000022d9ed230f0_0 .var "MEM_rd_ind", 4 0;
v0000022d9ed23870_0 .var "MEM_regwrite", 0 0;
v0000022d9ed23730_0 .var "MEM_rs1_ind", 4 0;
v0000022d9ed23910_0 .var "MEM_rs2", 31 0;
v0000022d9ed239b0_0 .var "MEM_rs2_ind", 4 0;
v0000022d9ed21f70_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed22010_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
E_0000022d9ecbdfd0/0 .event negedge, v0000022d9ed22650_0;
E_0000022d9ecbdfd0/1 .event posedge, v0000022d9ed22a10_0;
E_0000022d9ecbdfd0 .event/or E_0000022d9ecbdfd0/0, E_0000022d9ecbdfd0/1;
S_0000022d9eb2f330 .scope module, "ex_stage" "EX_stage" 3 75, 7 3 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_0000022d9ed2bf40 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed2bf78 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed2bfb0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed2bfe8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed2c020 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed2c058 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed2c090 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed2c0c8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed2c100 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed2c138 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed2c170 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed2c1a8 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed2c1e0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed2c218 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed2c250 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed2c288 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed2c2c0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed2c2f8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed2c330 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed2c368 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed2c3a0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed2c3d8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed2c410 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed2c448 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed2c480 .param/l "xori" 0 5 10, C4<1001110>;
L_0000022d9edacf60 .functor AND 1, L_0000022d9ed9aa80, L_0000022d9ed99360, C4<1>, C4<1>;
L_0000022d9edadc10 .functor AND 1, L_0000022d9ed9ada0, L_0000022d9ed9b160, C4<1>, C4<1>;
L_0000022d9edad190 .functor OR 1, L_0000022d9edacf60, L_0000022d9edadc10, C4<0>, C4<0>;
L_0000022d9edad040 .functor OR 1, L_0000022d9edad190, L_0000022d9ed99400, C4<0>, C4<0>;
v0000022d9ed2de10_0 .net "CF", 0 0, v0000022d9ed2d190_0;  1 drivers
v0000022d9ed2e130_0 .net "EX_PFC", 31 0, v0000022d9ed2eb40_0;  alias, 1 drivers
v0000022d9ed2c510_0 .net "EX_PFC_to_IF", 31 0, L_0000022d9ed99ea0;  alias, 1 drivers
v0000022d9ed2d370_0 .net "Wrong_prediction", 0 0, L_0000022d9edad040;  alias, 1 drivers
v0000022d9ed2c830_0 .net "ZF", 0 0, L_0000022d9edad270;  1 drivers
v0000022d9ed2c8d0_0 .net *"_ivl_10", 0 0, L_0000022d9ed99e00;  1 drivers
L_0000022d9ed51c30 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2ce70_0 .net/2u *"_ivl_16", 6 0, L_0000022d9ed51c30;  1 drivers
v0000022d9ed2d230_0 .net *"_ivl_18", 0 0, L_0000022d9ed9aa80;  1 drivers
v0000022d9ed2ca10_0 .net *"_ivl_20", 0 0, L_0000022d9ed99360;  1 drivers
v0000022d9ed2d550_0 .net *"_ivl_23", 0 0, L_0000022d9edacf60;  1 drivers
L_0000022d9ed51c78 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2cb50_0 .net/2u *"_ivl_24", 6 0, L_0000022d9ed51c78;  1 drivers
v0000022d9ed2d5f0_0 .net *"_ivl_26", 0 0, L_0000022d9ed9ada0;  1 drivers
v0000022d9ed2deb0_0 .net *"_ivl_28", 0 0, L_0000022d9ed9b160;  1 drivers
v0000022d9ed2cc90_0 .net *"_ivl_31", 0 0, L_0000022d9edadc10;  1 drivers
v0000022d9ed2cbf0_0 .net *"_ivl_33", 0 0, L_0000022d9edad190;  1 drivers
L_0000022d9ed51cc0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2d050_0 .net/2u *"_ivl_34", 6 0, L_0000022d9ed51cc0;  1 drivers
v0000022d9ed2cfb0_0 .net *"_ivl_36", 0 0, L_0000022d9ed99400;  1 drivers
L_0000022d9ed51ba0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2d0f0_0 .net/2u *"_ivl_8", 6 0, L_0000022d9ed51ba0;  1 drivers
v0000022d9ed2d690_0 .net "alu_op", 3 0, v0000022d9ed2dc30_0;  1 drivers
v0000022d9ed2d910_0 .net "alu_out", 31 0, v0000022d9ed2d9b0_0;  alias, 1 drivers
v0000022d9ed2df50_0 .net "alu_selA", 1 0, v0000022d9ed2f2c0_0;  alias, 1 drivers
v0000022d9ed2f220_0 .net "alu_selB", 2 0, v0000022d9ed2eaa0_0;  alias, 1 drivers
v0000022d9ed2ef00_0 .net "ex_haz", 31 0, v0000022d9ed237d0_0;  alias, 1 drivers
v0000022d9ed301c0_0 .net "imm", 31 0, v0000022d9ed2ee60_0;  alias, 1 drivers
v0000022d9ed2edc0_0 .net "mem_haz", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
v0000022d9ed2ff40_0 .net "mem_read", 0 0, v0000022d9ed2f860_0;  alias, 1 drivers
v0000022d9ed308a0_0 .net "mem_write", 0 0, v0000022d9ed2f180_0;  alias, 1 drivers
v0000022d9ed2f7c0_0 .net "opcode", 6 0, v0000022d9ed30800_0;  alias, 1 drivers
v0000022d9ed2efa0_0 .net "oper1", 31 0, v0000022d9ed2e310_0;  1 drivers
v0000022d9ed304e0_0 .net "oper2", 31 0, v0000022d9ed2db90_0;  1 drivers
v0000022d9ed30120_0 .net "pc", 31 0, v0000022d9ed30760_0;  alias, 1 drivers
v0000022d9ed2f0e0_0 .net "reg_write", 0 0, v0000022d9ed30440_0;  alias, 1 drivers
v0000022d9ed30940_0 .net "rs1", 31 0, v0000022d9ed2fae0_0;  alias, 1 drivers
v0000022d9ed2fd60_0 .net "rs1_ind", 4 0, v0000022d9ed2f900_0;  alias, 1 drivers
v0000022d9ed2f680_0 .net "rs2_in", 31 0, v0000022d9ed2fb80_0;  alias, 1 drivers
v0000022d9ed2fa40_0 .net "rs2_ind", 4 0, v0000022d9ed2ed20_0;  alias, 1 drivers
v0000022d9ed30580_0 .net "rs2_out", 31 0, v0000022d9ed2c790_0;  alias, 1 drivers
v0000022d9ed30620_0 .net "store_rs2_forward", 1 0, v0000022d9ed30260_0;  alias, 1 drivers
L_0000022d9ed99e00 .cmp/eq 7, v0000022d9ed30800_0, L_0000022d9ed51ba0;
L_0000022d9ed99ea0 .functor MUXZ 32, v0000022d9ed2eb40_0, v0000022d9ed2e310_0, L_0000022d9ed99e00, C4<>;
L_0000022d9ed9aa80 .cmp/eq 7, v0000022d9ed30800_0, L_0000022d9ed51c30;
L_0000022d9ed99360 .cmp/ne 32, v0000022d9ed2e310_0, v0000022d9ed2db90_0;
L_0000022d9ed9ada0 .cmp/eq 7, v0000022d9ed30800_0, L_0000022d9ed51c78;
L_0000022d9ed9b160 .cmp/eq 32, v0000022d9ed2e310_0, v0000022d9ed2db90_0;
L_0000022d9ed99400 .cmp/eq 7, v0000022d9ed30800_0, L_0000022d9ed51cc0;
S_0000022d9eb2dc80 .scope module, "alu" "ALU" 7 29, 8 1 0, S_0000022d9eb2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000022d9ecbde10 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_0000022d9edad270 .functor NOT 1, L_0000022d9ed99180, C4<0>, C4<0>, C4<0>;
v0000022d9ed22150_0 .net "A", 31 0, v0000022d9ed2e310_0;  alias, 1 drivers
v0000022d9ed221f0_0 .net "ALUOP", 3 0, v0000022d9ed2dc30_0;  alias, 1 drivers
v0000022d9ed2e090_0 .net "B", 31 0, v0000022d9ed2db90_0;  alias, 1 drivers
v0000022d9ed2d190_0 .var "CF", 0 0;
v0000022d9ed2e1d0_0 .net "ZF", 0 0, L_0000022d9edad270;  alias, 1 drivers
v0000022d9ed2c5b0_0 .net *"_ivl_1", 0 0, L_0000022d9ed99180;  1 drivers
v0000022d9ed2d9b0_0 .var "res", 31 0;
E_0000022d9ecbd710 .event anyedge, v0000022d9ed221f0_0, v0000022d9ed22150_0, v0000022d9ed2e090_0, v0000022d9ed2d190_0;
L_0000022d9ed99180 .reduce/or v0000022d9ed2d9b0_0;
S_0000022d9eb2de10 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_0000022d9eb2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000022d9ed2e4d0 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed2e508 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed2e540 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed2e578 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed2e5b0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed2e5e8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed2e620 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed2e658 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed2e690 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed2e6c8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed2e700 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed2e738 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed2e770 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed2e7a8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed2e7e0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed2e818 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed2e850 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed2e888 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed2e8c0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed2e8f8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed2e930 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed2e968 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed2e9a0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed2e9d8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed2ea10 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed2dc30_0 .var "ALU_OP", 3 0;
v0000022d9ed2d730_0 .net "opcode", 6 0, v0000022d9ed30800_0;  alias, 1 drivers
E_0000022d9ecbd950 .event anyedge, v0000022d9ed23c30_0;
S_0000022d9eb2a360 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_0000022d9eb2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022d9ecbda10 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v0000022d9ed2dd70_0 .net "ina", 31 0, v0000022d9ed30760_0;  alias, 1 drivers
v0000022d9ed2da50_0 .net "inb", 31 0, v0000022d9ed237d0_0;  alias, 1 drivers
v0000022d9ed2cd30_0 .net "inc", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
v0000022d9ed2d2d0_0 .net "ind", 31 0, v0000022d9ed2fae0_0;  alias, 1 drivers
v0000022d9ed2e310_0 .var "out", 31 0;
v0000022d9ed2d410_0 .net "sel", 1 0, v0000022d9ed2f2c0_0;  alias, 1 drivers
E_0000022d9ecbdc10/0 .event anyedge, v0000022d9ed2d410_0, v0000022d9ed23550_0, v0000022d9ed237d0_0, v0000022d9ed2cd30_0;
E_0000022d9ecbdc10/1 .event anyedge, v0000022d9ed2d2d0_0;
E_0000022d9ecbdc10 .event/or E_0000022d9ecbdc10/0, E_0000022d9ecbdc10/1;
S_0000022d9eb2a4f0 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_0000022d9eb2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000022d9ecbda90 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v0000022d9ed2d7d0_0 .net "ina", 31 0, v0000022d9ed2ee60_0;  alias, 1 drivers
L_0000022d9ed51a80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2dff0_0 .net "inb", 31 0, L_0000022d9ed51a80;  1 drivers
v0000022d9ed2e3b0_0 .net "inc", 31 0, v0000022d9ed237d0_0;  alias, 1 drivers
v0000022d9ed2cab0_0 .net "ind", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
v0000022d9ed2c650_0 .net "ine", 31 0, v0000022d9ed2fb80_0;  alias, 1 drivers
L_0000022d9ed51ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2c6f0_0 .net "inf", 31 0, L_0000022d9ed51ac8;  1 drivers
L_0000022d9ed51b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2c970_0 .net "ing", 31 0, L_0000022d9ed51b10;  1 drivers
L_0000022d9ed51b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2daf0_0 .net "inh", 31 0, L_0000022d9ed51b58;  1 drivers
v0000022d9ed2db90_0 .var "out", 31 0;
v0000022d9ed2d870_0 .net "sel", 2 0, v0000022d9ed2eaa0_0;  alias, 1 drivers
E_0000022d9ecbe250/0 .event anyedge, v0000022d9ed2d870_0, v0000022d9ed2d7d0_0, v0000022d9ed2dff0_0, v0000022d9ed237d0_0;
E_0000022d9ecbe250/1 .event anyedge, v0000022d9ed2cd30_0, v0000022d9ed2c650_0, v0000022d9ed2c6f0_0, v0000022d9ed2c970_0;
E_0000022d9ecbe250/2 .event anyedge, v0000022d9ed2daf0_0;
E_0000022d9ecbe250 .event/or E_0000022d9ecbe250/0, E_0000022d9ecbe250/1, E_0000022d9ecbe250/2;
S_0000022d9eaf7910 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_0000022d9eb2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000022d9ecbd990 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v0000022d9ed2cf10_0 .net "ina", 31 0, v0000022d9ed2fb80_0;  alias, 1 drivers
v0000022d9ed2dcd0_0 .net "inb", 31 0, v0000022d9ed237d0_0;  alias, 1 drivers
v0000022d9ed2cdd0_0 .net "inc", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
L_0000022d9ed51be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed2d4b0_0 .net "ind", 31 0, L_0000022d9ed51be8;  1 drivers
v0000022d9ed2c790_0 .var "out", 31 0;
v0000022d9ed2e270_0 .net "sel", 1 0, v0000022d9ed30260_0;  alias, 1 drivers
E_0000022d9ecbdb10/0 .event anyedge, v0000022d9ed2e270_0, v0000022d9ed2c650_0, v0000022d9ed237d0_0, v0000022d9ed2cd30_0;
E_0000022d9ecbdb10/1 .event anyedge, v0000022d9ed2d4b0_0;
E_0000022d9ecbdb10 .event/or E_0000022d9ecbdb10/0, E_0000022d9ecbdb10/1;
S_0000022d9eb1c8f0 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "id_ex_opcode";
    .port_info 1 /INPUT 5 "id_ex_rs1";
    .port_info 2 /INPUT 5 "id_ex_rs2";
    .port_info 3 /INPUT 5 "ex_mem_rd";
    .port_info 4 /INPUT 1 "ex_mem_wr";
    .port_info 5 /INPUT 5 "mem_wb_rd";
    .port_info 6 /INPUT 1 "mem_wb_wr";
    .port_info 7 /OUTPUT 2 "forwardA";
    .port_info 8 /OUTPUT 3 "forwardB";
    .port_info 9 /OUTPUT 2 "store_rs2_forward";
P_0000022d9ed30a60 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed30a98 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed30ad0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed30b08 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed30b40 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed30b78 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed30bb0 .param/l "bit_width" 0 12 6, +C4<00000000000000000000000000100000>;
P_0000022d9ed30be8 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed30c20 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed30c58 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed30c90 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed30cc8 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed30d00 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed30d38 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed30d70 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed30da8 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed30de0 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed30e18 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed30e50 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed30e88 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed30ec0 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed30ef8 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed30f30 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed30f68 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed30fa0 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed30fd8 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed30080_0 .net "ex_mem_rd", 4 0, v0000022d9ed230f0_0;  alias, 1 drivers
v0000022d9ed2fea0_0 .net "ex_mem_wr", 0 0, v0000022d9ed23870_0;  alias, 1 drivers
v0000022d9ed2f2c0_0 .var "forwardA", 1 0;
v0000022d9ed2eaa0_0 .var "forwardB", 2 0;
v0000022d9ed2f9a0_0 .net "id_ex_opcode", 6 0, v0000022d9ed30800_0;  alias, 1 drivers
v0000022d9ed2f540_0 .net "id_ex_rs1", 4 0, v0000022d9ed2f900_0;  alias, 1 drivers
v0000022d9ed2f040_0 .net "id_ex_rs2", 4 0, v0000022d9ed2ed20_0;  alias, 1 drivers
v0000022d9ed2ffe0_0 .net "mem_wb_rd", 4 0, v0000022d9ed3df20_0;  alias, 1 drivers
v0000022d9ed303a0_0 .net "mem_wb_wr", 0 0, v0000022d9ed3d480_0;  alias, 1 drivers
v0000022d9ed30260_0 .var "store_rs2_forward", 1 0;
E_0000022d9ecbe110/0 .event anyedge, v0000022d9ed23870_0, v0000022d9ed230f0_0, v0000022d9ed232d0_0, v0000022d9ed303a0_0;
E_0000022d9ecbe110/1 .event anyedge, v0000022d9ed2ffe0_0;
E_0000022d9ecbe110 .event/or E_0000022d9ecbe110/0, E_0000022d9ecbe110/1;
E_0000022d9ecbdad0/0 .event anyedge, v0000022d9ed23c30_0, v0000022d9ed23870_0, v0000022d9ed230f0_0, v0000022d9ed232d0_0;
E_0000022d9ecbdad0/1 .event anyedge, v0000022d9ed303a0_0, v0000022d9ed2ffe0_0;
E_0000022d9ecbdad0 .event/or E_0000022d9ecbdad0/0, E_0000022d9ecbdad0/1;
E_0000022d9ecbd490/0 .event anyedge, v0000022d9ed23c30_0, v0000022d9ed23870_0, v0000022d9ed230f0_0, v0000022d9ed22ab0_0;
E_0000022d9ecbd490/1 .event anyedge, v0000022d9ed303a0_0, v0000022d9ed2ffe0_0;
E_0000022d9ecbd490 .event/or E_0000022d9ecbd490/0, E_0000022d9ecbd490/1;
S_0000022d9eb1ca80 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 67, 13 2 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_0000022d9ed35030 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed35068 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed350a0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed350d8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed35110 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed35148 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed35180 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed351b8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed351f0 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed35228 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed35260 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed35298 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed352d0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed35308 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed35340 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed35378 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed353b0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed353e8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed35420 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed35458 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed35490 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed354c8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed35500 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed35538 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed35570 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed30300_0 .var "EX_INST", 31 0;
v0000022d9ed2ee60_0 .var "EX_Immed", 31 0;
v0000022d9ed30760_0 .var "EX_PC", 31 0;
v0000022d9ed2eb40_0 .var "EX_PFC", 31 0;
v0000022d9ed2f860_0 .var "EX_memread", 0 0;
v0000022d9ed2f180_0 .var "EX_memwrite", 0 0;
v0000022d9ed30800_0 .var "EX_opcode", 6 0;
v0000022d9ed2ec80_0 .var "EX_rd_ind", 4 0;
v0000022d9ed30440_0 .var "EX_regwrite", 0 0;
v0000022d9ed2fae0_0 .var "EX_rs1", 31 0;
v0000022d9ed2f900_0 .var "EX_rs1_ind", 4 0;
v0000022d9ed2fb80_0 .var "EX_rs2", 31 0;
v0000022d9ed2ed20_0 .var "EX_rs2_ind", 4 0;
v0000022d9ed2ebe0_0 .net "ID_FLUSH", 0 0, L_0000022d9edad890;  alias, 1 drivers
v0000022d9ed2fe00_0 .net "ID_INST", 31 0, v0000022d9ed3f780_0;  alias, 1 drivers
v0000022d9ed2f360_0 .net "ID_Immed", 31 0, v0000022d9ed37040_0;  alias, 1 drivers
v0000022d9ed2f400_0 .net "ID_PC", 31 0, v0000022d9ed3f8c0_0;  alias, 1 drivers
v0000022d9ed2fc20_0 .net "ID_PFC", 31 0, L_0000022d9ed9b200;  alias, 1 drivers
v0000022d9ed2f4a0_0 .net "ID_memread", 0 0, L_0000022d9ed9ad00;  alias, 1 drivers
v0000022d9ed306c0_0 .net "ID_memwrite", 0 0, L_0000022d9ed9a6c0;  alias, 1 drivers
v0000022d9ed2f5e0_0 .net "ID_opcode", 6 0, v0000022d9ed3e9c0_0;  alias, 1 drivers
v0000022d9ed2fcc0_0 .net "ID_rd_ind", 4 0, v0000022d9ed3fb40_0;  alias, 1 drivers
v0000022d9ed2f720_0 .net "ID_regwrite", 0 0, L_0000022d9ed9a1c0;  alias, 1 drivers
v0000022d9ed35ce0_0 .net "ID_rs1", 31 0, L_0000022d9eaeddd0;  alias, 1 drivers
v0000022d9ed374a0_0 .net "ID_rs1_ind", 4 0, v0000022d9ed3ffa0_0;  alias, 1 drivers
v0000022d9ed361e0_0 .net "ID_rs2", 31 0, L_0000022d9edad3c0;  alias, 1 drivers
v0000022d9ed36280_0 .net "ID_rs2_ind", 4 0, v0000022d9ed3eb00_0;  alias, 1 drivers
v0000022d9ed36aa0_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed37400_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
S_0000022d9eb50750 .scope module, "id_stage" "ID_stage" 3 55, 14 2 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "EX_memread";
    .port_info 4 /INPUT 32 "id_haz";
    .port_info 5 /INPUT 32 "ex_haz";
    .port_info 6 /INPUT 32 "mem_haz";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 5 "id_ex_rd_ind";
    .port_info 11 /INPUT 5 "wr_reg_from_wb";
    .port_info 12 /INPUT 1 "id_flush";
    .port_info 13 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 14 /INPUT 1 "Wrong_prediction";
    .port_info 15 /INPUT 1 "exception_flag";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /OUTPUT 32 "pfc";
    .port_info 18 /OUTPUT 32 "rs1";
    .port_info 19 /OUTPUT 32 "rs2";
    .port_info 20 /OUTPUT 3 "pc_src";
    .port_info 21 /OUTPUT 1 "pc_write";
    .port_info 22 /OUTPUT 1 "if_id_write";
    .port_info 23 /OUTPUT 1 "if_id_flush";
    .port_info 24 /OUTPUT 32 "imm";
    .port_info 25 /INPUT 1 "reg_write_from_wb";
    .port_info 26 /OUTPUT 1 "reg_write";
    .port_info 27 /OUTPUT 1 "mem_read";
    .port_info 28 /OUTPUT 1 "mem_write";
    .port_info 29 /INPUT 1 "rst";
P_0000022d9ed375c0 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed375f8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed37630 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed37668 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed376a0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed376d8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed37710 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed37748 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed37780 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed377b8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed377f0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed37828 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed37860 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed37898 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed378d0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed37908 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed37940 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed37978 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed379b0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed379e8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed37a20 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed37a58 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed37a90 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed37ac8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed37b00 .param/l "xori" 0 5 10, C4<1001110>;
L_0000022d9edacda0 .functor OR 1, L_0000022d9ed9a120, L_0000022d9ed9b340, C4<0>, C4<0>;
L_0000022d9edad890 .functor OR 1, L_0000022d9ecbb100, v0000022d9ed36460_0, C4<0>, C4<0>;
v0000022d9ed3b280_0 .net "EX_memread", 0 0, v0000022d9ed2f860_0;  alias, 1 drivers
v0000022d9ed3a4c0_0 .net "Wrong_prediction", 0 0, L_0000022d9edad040;  alias, 1 drivers
L_0000022d9ed516d8 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3bfa0_0 .net/2u *"_ivl_0", 6 0, L_0000022d9ed516d8;  1 drivers
v0000022d9ed3bbe0_0 .net *"_ivl_10", 31 0, L_0000022d9ed99900;  1 drivers
L_0000022d9ed51a38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3ad80_0 .net/2u *"_ivl_18", 2 0, L_0000022d9ed51a38;  1 drivers
v0000022d9ed3a240_0 .net *"_ivl_2", 0 0, L_0000022d9ed9a120;  1 drivers
v0000022d9ed3a1a0_0 .net *"_ivl_20", 2 0, L_0000022d9ed9a260;  1 drivers
v0000022d9ed3a560_0 .net *"_ivl_22", 2 0, L_0000022d9ed9a9e0;  1 drivers
L_0000022d9ed51720 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3aec0_0 .net/2u *"_ivl_4", 6 0, L_0000022d9ed51720;  1 drivers
v0000022d9ed3af60_0 .net *"_ivl_6", 0 0, L_0000022d9ed9b340;  1 drivers
v0000022d9ed3b000_0 .net *"_ivl_9", 0 0, L_0000022d9edacda0;  1 drivers
v0000022d9ed3bc80_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3a600_0 .net "ex_haz", 31 0, o0000022d9ecdc148;  alias, 0 drivers
v0000022d9ed3b0a0_0 .net "exception_flag", 0 0, L_0000022d9ed994a0;  alias, 1 drivers
v0000022d9ed3a6a0_0 .net "id_ex_rd_ind", 4 0, v0000022d9ed2ec80_0;  alias, 1 drivers
v0000022d9ed3ba00_0 .net "id_ex_stall", 0 0, v0000022d9ed36460_0;  1 drivers
v0000022d9ed3b1e0_0 .net "id_flush", 0 0, L_0000022d9ecbb100;  alias, 1 drivers
v0000022d9ed3c040_0 .net "id_flush_mux_sel", 0 0, L_0000022d9edad890;  alias, 1 drivers
v0000022d9ed3b320_0 .net "id_haz", 31 0, v0000022d9ed2d9b0_0;  alias, 1 drivers
v0000022d9ed3a880_0 .net "if_id_flush", 0 0, v0000022d9ed36640_0;  alias, 1 drivers
v0000022d9ed3bf00_0 .net "if_id_write", 0 0, v0000022d9ed37220_0;  alias, 1 drivers
v0000022d9ed3b3c0_0 .net "imm", 31 0, v0000022d9ed37040_0;  alias, 1 drivers
v0000022d9ed3a920_0 .net "inst", 31 0, v0000022d9ed3f780_0;  alias, 1 drivers
v0000022d9ed3bd20_0 .net "mem_haz", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
v0000022d9ed3b460_0 .net "mem_read", 0 0, L_0000022d9ed9ad00;  alias, 1 drivers
v0000022d9ed3b500_0 .net "mem_read_wire", 0 0, v0000022d9ed36780_0;  1 drivers
v0000022d9ed3b5a0_0 .net "mem_write", 0 0, L_0000022d9ed9a6c0;  alias, 1 drivers
v0000022d9ed3b640_0 .net "mem_write_wire", 0 0, v0000022d9ed35880_0;  1 drivers
v0000022d9ed3b780_0 .net "opcode", 6 0, v0000022d9ed3e9c0_0;  alias, 1 drivers
v0000022d9ed3b820_0 .net "pc", 31 0, v0000022d9ed3f8c0_0;  alias, 1 drivers
v0000022d9ed3b8c0_0 .net "pc_src", 2 0, L_0000022d9ed99860;  alias, 1 drivers
v0000022d9ed3b960_0 .net "pc_write", 0 0, v0000022d9ed36fa0_0;  alias, 1 drivers
v0000022d9ed3fbe0_0 .net "pfc", 31 0, L_0000022d9ed9b200;  alias, 1 drivers
v0000022d9ed3fa00_0 .net "reg_write", 0 0, L_0000022d9ed9a1c0;  alias, 1 drivers
v0000022d9ed3f960_0 .net "reg_write_from_wb", 0 0, v0000022d9ed3d480_0;  alias, 1 drivers
v0000022d9ed3f280_0 .net "reg_write_wire", 0 0, v0000022d9ed36820_0;  1 drivers
v0000022d9ed3faa0_0 .net "rs1", 31 0, L_0000022d9eaeddd0;  alias, 1 drivers
v0000022d9ed3fc80_0 .net "rs1_ind", 4 0, v0000022d9ed3ffa0_0;  alias, 1 drivers
v0000022d9ed3f320_0 .net "rs2", 31 0, L_0000022d9edad3c0;  alias, 1 drivers
v0000022d9ed3f5a0_0 .net "rs2_ind", 4 0, v0000022d9ed3eb00_0;  alias, 1 drivers
v0000022d9ed3f0a0_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
v0000022d9ed3fdc0_0 .net "wr_reg_data", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
v0000022d9ed3f820_0 .net "wr_reg_from_wb", 4 0, v0000022d9ed3df20_0;  alias, 1 drivers
L_0000022d9ed9a120 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed516d8;
L_0000022d9ed9b340 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51720;
L_0000022d9ed99900 .arith/sum 32, v0000022d9ed3f8c0_0, v0000022d9ed37040_0;
L_0000022d9ed9b200 .functor MUXZ 32, v0000022d9ed37040_0, L_0000022d9ed99900, L_0000022d9edacda0, C4<>;
L_0000022d9ed9a1c0 .part L_0000022d9ed9a9e0, 2, 1;
L_0000022d9ed9ad00 .part L_0000022d9ed9a9e0, 1, 1;
L_0000022d9ed9a6c0 .part L_0000022d9ed9a9e0, 0, 1;
L_0000022d9ed9a260 .concat [ 1 1 1 0], v0000022d9ed35880_0, v0000022d9ed36780_0, v0000022d9ed36820_0;
L_0000022d9ed9a9e0 .functor MUXZ 3, L_0000022d9ed9a260, L_0000022d9ed51a38, L_0000022d9edad890, C4<>;
S_0000022d9eadc620 .scope module, "BR" "BranchResolver" 14 40, 15 2 0, S_0000022d9eb50750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_0000022d9ed37b40 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed37b78 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed37bb0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed37be8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed37c20 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed37c58 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed37c90 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed37cc8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed37d00 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed37d38 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed37d70 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed37da8 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed37de0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed37e18 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed37e50 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed37e88 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed37ec0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed37ef8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed37f30 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed37f68 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed37fa0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed37fd8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed38010 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed38048 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed38080 .param/l "xori" 0 5 10, C4<1001110>;
L_0000022d9edad7b0 .functor OR 1, L_0000022d9ed992c0, L_0000022d9ed99c20, C4<0>, C4<0>;
L_0000022d9edadba0 .functor OR 1, L_0000022d9edad7b0, L_0000022d9ed9af80, C4<0>, C4<0>;
L_0000022d9edad820 .functor OR 1, L_0000022d9edadba0, L_0000022d9ed995e0, C4<0>, C4<0>;
v0000022d9ed35b00_0 .net "PC_src", 2 0, L_0000022d9ed99860;  alias, 1 drivers
v0000022d9ed35ec0_0 .net "Wrong_prediction", 0 0, L_0000022d9edad040;  alias, 1 drivers
L_0000022d9ed51768 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000022d9ed35a60_0 .net/2u *"_ivl_0", 2 0, L_0000022d9ed51768;  1 drivers
L_0000022d9ed51888 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000022d9ed35f60_0 .net/2u *"_ivl_10", 6 0, L_0000022d9ed51888;  1 drivers
v0000022d9ed36320_0 .net *"_ivl_12", 0 0, L_0000022d9ed992c0;  1 drivers
L_0000022d9ed518d0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000022d9ed36140_0 .net/2u *"_ivl_14", 6 0, L_0000022d9ed518d0;  1 drivers
v0000022d9ed36e60_0 .net *"_ivl_16", 0 0, L_0000022d9ed99c20;  1 drivers
v0000022d9ed37180_0 .net *"_ivl_19", 0 0, L_0000022d9edad7b0;  1 drivers
L_0000022d9ed517b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000022d9ed359c0_0 .net/2u *"_ivl_2", 2 0, L_0000022d9ed517b0;  1 drivers
L_0000022d9ed51918 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v0000022d9ed35ba0_0 .net/2u *"_ivl_20", 6 0, L_0000022d9ed51918;  1 drivers
v0000022d9ed365a0_0 .net *"_ivl_22", 0 0, L_0000022d9ed9af80;  1 drivers
v0000022d9ed372c0_0 .net *"_ivl_25", 0 0, L_0000022d9edadba0;  1 drivers
L_0000022d9ed51960 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000022d9ed36dc0_0 .net/2u *"_ivl_26", 6 0, L_0000022d9ed51960;  1 drivers
v0000022d9ed35920_0 .net *"_ivl_28", 0 0, L_0000022d9ed995e0;  1 drivers
v0000022d9ed356a0_0 .net *"_ivl_31", 0 0, L_0000022d9edad820;  1 drivers
L_0000022d9ed519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000022d9ed36a00_0 .net/2u *"_ivl_32", 2 0, L_0000022d9ed519a8;  1 drivers
L_0000022d9ed519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed35740_0 .net/2u *"_ivl_34", 2 0, L_0000022d9ed519f0;  1 drivers
v0000022d9ed36500_0 .net *"_ivl_36", 2 0, L_0000022d9ed99720;  1 drivers
v0000022d9ed35c40_0 .net *"_ivl_38", 2 0, L_0000022d9ed990e0;  1 drivers
L_0000022d9ed517f8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000022d9ed357e0_0 .net/2u *"_ivl_4", 6 0, L_0000022d9ed517f8;  1 drivers
v0000022d9ed360a0_0 .net *"_ivl_40", 2 0, L_0000022d9ed9a760;  1 drivers
v0000022d9ed35d80_0 .net *"_ivl_6", 0 0, L_0000022d9ed99fe0;  1 drivers
L_0000022d9ed51840 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000022d9ed35e20_0 .net/2u *"_ivl_8", 2 0, L_0000022d9ed51840;  1 drivers
v0000022d9ed36960_0 .net "exception_flag", 0 0, L_0000022d9ed994a0;  alias, 1 drivers
v0000022d9ed36b40_0 .net "opcode", 6 0, v0000022d9ed3e9c0_0;  alias, 1 drivers
v0000022d9ed36f00_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
L_0000022d9ed99fe0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed517f8;
L_0000022d9ed992c0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51888;
L_0000022d9ed99c20 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed518d0;
L_0000022d9ed9af80 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51918;
L_0000022d9ed995e0 .cmp/eq 7, v0000022d9ed3e9c0_0, L_0000022d9ed51960;
L_0000022d9ed99720 .functor MUXZ 3, L_0000022d9ed519f0, L_0000022d9ed519a8, L_0000022d9edad820, C4<>;
L_0000022d9ed990e0 .functor MUXZ 3, L_0000022d9ed99720, L_0000022d9ed51840, L_0000022d9ed99fe0, C4<>;
L_0000022d9ed9a760 .functor MUXZ 3, L_0000022d9ed990e0, L_0000022d9ed517b0, L_0000022d9edad040, C4<>;
L_0000022d9ed99860 .functor MUXZ 3, L_0000022d9ed9a760, L_0000022d9ed51768, L_0000022d9ed994a0, C4<>;
S_0000022d9eae14e0 .scope module, "SDU" "StallDetectionUnit" 14 44, 16 5 0, S_0000022d9eb50750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 1 "EX_memread";
    .port_info 3 /INPUT 5 "if_id_rs1";
    .port_info 4 /INPUT 5 "if_id_rs2";
    .port_info 5 /INPUT 5 "id_ex_rd";
    .port_info 6 /OUTPUT 1 "PC_Write";
    .port_info 7 /OUTPUT 1 "if_id_Write";
    .port_info 8 /OUTPUT 1 "if_id_flush";
    .port_info 9 /OUTPUT 1 "id_ex_flush";
P_0000022d9ed380c0 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed380f8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed38130 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed38168 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed381a0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed381d8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed38210 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed38248 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed38280 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed382b8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed382f0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed38328 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed38360 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed38398 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed383d0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed38408 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed38440 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed38478 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed384b0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed384e8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed38520 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed38558 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed38590 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed385c8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed38600 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed36be0_0 .net "EX_memread", 0 0, v0000022d9ed2f860_0;  alias, 1 drivers
v0000022d9ed36fa0_0 .var "PC_Write", 0 0;
v0000022d9ed363c0_0 .net "Wrong_prediction", 0 0, L_0000022d9edad040;  alias, 1 drivers
v0000022d9ed36460_0 .var "id_ex_flush", 0 0;
v0000022d9ed36c80_0 .net "id_ex_rd", 4 0, v0000022d9ed2ec80_0;  alias, 1 drivers
v0000022d9ed37220_0 .var "if_id_Write", 0 0;
v0000022d9ed36640_0 .var "if_id_flush", 0 0;
v0000022d9ed366e0_0 .net "if_id_opcode", 6 0, v0000022d9ed3e9c0_0;  alias, 1 drivers
v0000022d9ed36000_0 .net "if_id_rs1", 4 0, v0000022d9ed3ffa0_0;  alias, 1 drivers
v0000022d9ed37360_0 .net "if_id_rs2", 4 0, v0000022d9ed3eb00_0;  alias, 1 drivers
E_0000022d9ecbdc50/0 .event anyedge, v0000022d9ed2d370_0, v0000022d9ed22830_0, v0000022d9ed23e10_0, v0000022d9ed374a0_0;
E_0000022d9ecbdc50/1 .event anyedge, v0000022d9ed36280_0, v0000022d9eca66d0_0;
E_0000022d9ecbdc50 .event/or E_0000022d9ecbdc50/0, E_0000022d9ecbdc50/1;
S_0000022d9ed39180 .scope module, "cu" "control_unit" 14 43, 17 2 0, S_0000022d9eb50750;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_0000022d9ed39650 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed39688 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed396c0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed396f8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed39730 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed39768 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed397a0 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed397d8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed39810 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed39848 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed39880 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed398b8 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed398f0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed39928 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed39960 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed39998 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed399d0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed39a08 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed39a40 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed39a78 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed39ab0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed39ae8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed39b20 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed39b58 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed39b90 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed36780_0 .var "memread", 0 0;
v0000022d9ed35880_0 .var "memwrite", 0 0;
v0000022d9ed35600_0 .net "opcode", 6 0, v0000022d9ed3e9c0_0;  alias, 1 drivers
v0000022d9ed36820_0 .var "regwrite", 0 0;
E_0000022d9ecbd810 .event anyedge, v0000022d9eca66d0_0;
S_0000022d9ed394a0 .scope module, "immed_gen" "Immed_Gen_unit" 14 27, 18 2 0, S_0000022d9eb50750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000022d9ed39bd0 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed39c08 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed39c40 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed39c78 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed39cb0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed39ce8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed39d20 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed39d58 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed39d90 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed39dc8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed39e00 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed39e38 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed39e70 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed39ea8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed39ee0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed39f18 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed39f50 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed39f88 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed39fc0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed39ff8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed3a030 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed3a068 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed3a0a0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed3a0d8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed3a110 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed37040_0 .var "Immed", 31 0;
v0000022d9ed368c0_0 .net "Inst", 31 0, v0000022d9ed3f780_0;  alias, 1 drivers
v0000022d9ed370e0_0 .net "opcode", 6 0, v0000022d9ed3e9c0_0;  alias, 1 drivers
E_0000022d9ecbe090 .event anyedge, v0000022d9eca66d0_0, v0000022d9ed2fe00_0;
S_0000022d9ed38ff0 .scope module, "reg_file" "REG_FILE" 14 25, 19 2 0, S_0000022d9eb50750;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_0000022d9ecbdc90 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_0000022d9eaeddd0 .functor BUFZ 32, L_0000022d9ed9a4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022d9edad3c0 .functor BUFZ 32, L_0000022d9ed99d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022d9ed3a740_0 .net *"_ivl_0", 31 0, L_0000022d9ed9a4e0;  1 drivers
v0000022d9ed3baa0_0 .net *"_ivl_10", 6 0, L_0000022d9ed98fa0;  1 drivers
L_0000022d9ed51690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3a2e0_0 .net *"_ivl_13", 1 0, L_0000022d9ed51690;  1 drivers
v0000022d9ed3a7e0_0 .net *"_ivl_2", 6 0, L_0000022d9ed9ac60;  1 drivers
L_0000022d9ed51648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3bdc0_0 .net *"_ivl_5", 1 0, L_0000022d9ed51648;  1 drivers
v0000022d9ed3a9c0_0 .net *"_ivl_8", 31 0, L_0000022d9ed99d60;  1 drivers
v0000022d9ed3bb40_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3a380_0 .var/i "i", 31 0;
v0000022d9ed3be60_0 .net "rd_data1", 31 0, L_0000022d9eaeddd0;  alias, 1 drivers
v0000022d9ed3b140_0 .net "rd_data2", 31 0, L_0000022d9edad3c0;  alias, 1 drivers
v0000022d9ed3aa60_0 .net "rd_reg1", 4 0, v0000022d9ed3ffa0_0;  alias, 1 drivers
v0000022d9ed3ace0_0 .net "rd_reg2", 4 0, v0000022d9ed3eb00_0;  alias, 1 drivers
v0000022d9ed3ab00 .array "reg_file", 0 31, 31 0;
v0000022d9ed3aba0_0 .net "reg_wr", 0 0, v0000022d9ed3d480_0;  alias, 1 drivers
v0000022d9ed3ac40_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
v0000022d9ed3b6e0_0 .net "wr_data", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
v0000022d9ed3ae20_0 .net "wr_reg", 4 0, v0000022d9ed3df20_0;  alias, 1 drivers
E_0000022d9ecbe150 .event posedge, v0000022d9ed22a10_0, v0000022d9ed22650_0;
L_0000022d9ed9a4e0 .array/port v0000022d9ed3ab00, L_0000022d9ed9ac60;
L_0000022d9ed9ac60 .concat [ 5 2 0 0], v0000022d9ed3ffa0_0, L_0000022d9ed51648;
L_0000022d9ed99d60 .array/port v0000022d9ed3ab00, L_0000022d9ed98fa0;
L_0000022d9ed98fa0 .concat [ 5 2 0 0], v0000022d9ed3eb00_0, L_0000022d9ed51690;
S_0000022d9ed38820 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_0000022d9ed38ff0;
 .timescale 0 0;
v0000022d9ed3a420_0 .var/i "i", 31 0;
S_0000022d9ed39310 .scope module, "if_id_buffer" "IF_ID_buffer" 3 52, 20 1 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000022d9ed40170 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed401a8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed401e0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed40218 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed40250 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed40288 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed402c0 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed402f8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed40330 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed40368 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed403a0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed403d8 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed40410 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed40448 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed40480 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed404b8 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed404f0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed40528 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed40560 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed40598 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed405d0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed40608 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed40640 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed40678 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed406b0 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed3f780_0 .var "ID_INST", 31 0;
v0000022d9ed3f8c0_0 .var "ID_PC", 31 0;
v0000022d9ed3e9c0_0 .var "ID_opcode", 6 0;
v0000022d9ed3fb40_0 .var "ID_rd_ind", 4 0;
v0000022d9ed3ffa0_0 .var "ID_rs1_ind", 4 0;
v0000022d9ed3eb00_0 .var "ID_rs2_ind", 4 0;
v0000022d9ed3f3c0_0 .net "IF_FLUSH", 0 0, v0000022d9ed36640_0;  alias, 1 drivers
v0000022d9ed3fd20_0 .net "IF_INST", 31 0, L_0000022d9ec84ea0;  alias, 1 drivers
v0000022d9ed3ec40_0 .net "IF_PC", 31 0, v0000022d9ed3f000_0;  alias, 1 drivers
v0000022d9ed3eec0_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3fe60_0 .net "if_id_Write", 0 0, v0000022d9ed37220_0;  alias, 1 drivers
v0000022d9ed3f460_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
S_0000022d9ed38690 .scope module, "if_stage" "IF_stage" 3 47, 21 1 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_0000022d9ecbdcd0 .param/l "handler_addr" 0 21 2, C4<00000000000000000000001111101000>;
v0000022d9ed3de80_0 .net "EX_PFC", 31 0, L_0000022d9ed99ea0;  alias, 1 drivers
v0000022d9ed3e6a0_0 .net "ID_PFC", 31 0, L_0000022d9ed9b200;  alias, 1 drivers
v0000022d9ed3e920_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3c620_0 .net "inst", 31 0, L_0000022d9ec84ea0;  alias, 1 drivers
v0000022d9ed3c260_0 .net "inst_mem_in", 31 0, v0000022d9ed3f000_0;  alias, 1 drivers
v0000022d9ed3e560_0 .net "pc_next", 31 0, L_0000022d9ed98f00;  1 drivers
v0000022d9ed3db60_0 .net "pc_reg_in", 31 0, v0000022d9ed3cda0_0;  1 drivers
v0000022d9ed3cb20_0 .net "pc_src", 2 0, L_0000022d9ed99860;  alias, 1 drivers
v0000022d9ed3c800_0 .net "pc_write", 0 0, v0000022d9ed36fa0_0;  alias, 1 drivers
v0000022d9ed3c1c0_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
S_0000022d9ed38cd0 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_0000022d9ed38690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022d9ecbd450 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_0000022d9ec84ea0 .functor BUFZ 32, L_0000022d9ed99040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022d9ed3f500_0 .net "Data_Out", 31 0, L_0000022d9ec84ea0;  alias, 1 drivers
v0000022d9ed3ff00 .array "InstMem", 0 1023, 31 0;
v0000022d9ed40040_0 .net *"_ivl_0", 31 0, L_0000022d9ed99040;  1 drivers
v0000022d9ed3f640_0 .net *"_ivl_3", 9 0, L_0000022d9ed9a800;  1 drivers
v0000022d9ed3ea60_0 .net *"_ivl_4", 11 0, L_0000022d9ed9a080;  1 drivers
L_0000022d9ed515b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3eba0_0 .net *"_ivl_7", 1 0, L_0000022d9ed515b8;  1 drivers
v0000022d9ed3ece0_0 .net "addr", 31 0, v0000022d9ed3f000_0;  alias, 1 drivers
L_0000022d9ed99040 .array/port v0000022d9ed3ff00, L_0000022d9ed9a080;
L_0000022d9ed9a800 .part v0000022d9ed3f000_0, 0, 10;
L_0000022d9ed9a080 .concat [ 10 2 0 0], L_0000022d9ed9a800, L_0000022d9ed515b8;
S_0000022d9ed38e60 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_0000022d9ed38690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_0000022d9ecbe190 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_0000022d9ed51600 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3ed80_0 .net "Immed", 31 0, L_0000022d9ed51600;  1 drivers
v0000022d9ed3f140_0 .net "PC", 31 0, v0000022d9ed3f000_0;  alias, 1 drivers
v0000022d9ed3ee20_0 .net "targ_addr", 31 0, L_0000022d9ed98f00;  alias, 1 drivers
L_0000022d9ed98f00 .arith/sum 32, v0000022d9ed3f000_0, L_0000022d9ed51600;
S_0000022d9ed389b0 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_0000022d9ed38690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000022d9ecbe210 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v0000022d9ed3ef60_0 .net "PC_Write", 0 0, v0000022d9ed36fa0_0;  alias, 1 drivers
v0000022d9ed3f1e0_0 .net "addr_in", 31 0, v0000022d9ed3cda0_0;  alias, 1 drivers
v0000022d9ed3f000_0 .var "addr_out", 31 0;
v0000022d9ed3f6e0_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3e060_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
S_0000022d9ed38b40 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_0000022d9ed38690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000022d9ecbe390 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v0000022d9ed3c300_0 .net "ina", 31 0, L_0000022d9ed98f00;  alias, 1 drivers
L_0000022d9ed51498 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3e7e0_0 .net "inb", 31 0, L_0000022d9ed51498;  1 drivers
v0000022d9ed3e880_0 .net "inc", 31 0, L_0000022d9ed9b200;  alias, 1 drivers
v0000022d9ed3d0c0_0 .net "ind", 31 0, v0000022d9ed3f000_0;  alias, 1 drivers
v0000022d9ed3d700_0 .net "ine", 31 0, L_0000022d9ed99ea0;  alias, 1 drivers
L_0000022d9ed514e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3e2e0_0 .net "inf", 31 0, L_0000022d9ed514e0;  1 drivers
L_0000022d9ed51528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3e4c0_0 .net "ing", 31 0, L_0000022d9ed51528;  1 drivers
L_0000022d9ed51570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d9ed3e380_0 .net "inh", 31 0, L_0000022d9ed51570;  1 drivers
v0000022d9ed3cda0_0 .var "out", 31 0;
v0000022d9ed3c4e0_0 .net "sel", 2 0, L_0000022d9ed99860;  alias, 1 drivers
E_0000022d9ecbd4d0/0 .event anyedge, v0000022d9ed35b00_0, v0000022d9ed3ee20_0, v0000022d9ed3e7e0_0, v0000022d9ed2fc20_0;
E_0000022d9ecbd4d0/1 .event anyedge, v0000022d9ed3ec40_0, v0000022d9ed2c510_0, v0000022d9ed3e2e0_0, v0000022d9ed3e4c0_0;
E_0000022d9ecbd4d0/2 .event anyedge, v0000022d9ed3e380_0;
E_0000022d9ecbd4d0 .event/or E_0000022d9ecbd4d0/0, E_0000022d9ecbd4d0/1, E_0000022d9ecbd4d0/2;
S_0000022d9ed49880 .scope module, "mem_stage" "MEM_stage" 3 89, 25 3 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /INPUT 1 "clk";
v0000022d9ed3c580_0 .net "addr", 31 0, v0000022d9ed237d0_0;  alias, 1 drivers
v0000022d9ed3c8a0_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3e600_0 .net "mem_out", 31 0, v0000022d9ed3dc00_0;  alias, 1 drivers
v0000022d9ed3c760_0 .net "mem_read", 0 0, v0000022d9ed22d30_0;  alias, 1 drivers
v0000022d9ed3c6c0_0 .net "mem_write", 0 0, v0000022d9ed23050_0;  alias, 1 drivers
v0000022d9ed3c940_0 .net "reg_write", 0 0, v0000022d9ed23870_0;  alias, 1 drivers
v0000022d9ed3c9e0_0 .net "wdata", 31 0, v0000022d9ed23910_0;  alias, 1 drivers
S_0000022d9ed4a050 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_0000022d9ed49880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_0000022d9ecbef50 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
v0000022d9ed3c440_0 .net "Data_In", 31 0, v0000022d9ed23910_0;  alias, 1 drivers
v0000022d9ed3dc00_0 .var "Data_Out", 31 0;
v0000022d9ed3c3a0_0 .net "WR", 0 0, v0000022d9ed23050_0;  alias, 1 drivers
v0000022d9ed3e740_0 .net "addr", 31 0, v0000022d9ed237d0_0;  alias, 1 drivers
v0000022d9ed3d020_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3ce40 .array "data_mem", 0 1023, 31 0;
E_0000022d9ecbecd0 .event posedge, v0000022d9ed22650_0;
S_0000022d9ed48a70 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 28, 26 28 0, S_0000022d9ed4a050;
 .timescale 0 0;
v0000022d9ed3cc60_0 .var/i "i", 31 0;
S_0000022d9ed48c00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 96, 27 2 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_0000022d9ed4a710 .param/l "add" 0 5 6, C4<0100000>;
P_0000022d9ed4a748 .param/l "addi" 0 5 10, C4<1001000>;
P_0000022d9ed4a780 .param/l "addu" 0 5 6, C4<0100001>;
P_0000022d9ed4a7b8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000022d9ed4a7f0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000022d9ed4a828 .param/l "beq" 0 5 10, C4<1000100>;
P_0000022d9ed4a860 .param/l "bne" 0 5 10, C4<1000101>;
P_0000022d9ed4a898 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000022d9ed4a8d0 .param/l "j" 0 5 12, C4<1000010>;
P_0000022d9ed4a908 .param/l "jal" 0 5 12, C4<1000011>;
P_0000022d9ed4a940 .param/l "jr" 0 5 8, C4<0001000>;
P_0000022d9ed4a978 .param/l "lw" 0 5 10, C4<1100011>;
P_0000022d9ed4a9b0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000022d9ed4a9e8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000022d9ed4aa20 .param/l "ori" 0 5 10, C4<1001101>;
P_0000022d9ed4aa58 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000022d9ed4aa90 .param/l "sll" 0 5 7, C4<0000000>;
P_0000022d9ed4aac8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000022d9ed4ab00 .param/l "slti" 0 5 10, C4<1101010>;
P_0000022d9ed4ab38 .param/l "srl" 0 5 7, C4<0000010>;
P_0000022d9ed4ab70 .param/l "sub" 0 5 6, C4<0100010>;
P_0000022d9ed4aba8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000022d9ed4abe0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000022d9ed4ac18 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000022d9ed4ac50 .param/l "xori" 0 5 10, C4<1001110>;
v0000022d9ed3dac0_0 .net "MEM_ALU_OUT", 31 0, v0000022d9ed237d0_0;  alias, 1 drivers
v0000022d9ed3cbc0_0 .net "MEM_Data_mem_out", 31 0, v0000022d9ed3dc00_0;  alias, 1 drivers
v0000022d9ed3ca80_0 .net "MEM_FLUSH", 0 0, L_0000022d9ec84dc0;  alias, 1 drivers
v0000022d9ed3dca0_0 .net "MEM_INST", 31 0, v0000022d9ed23690_0;  alias, 1 drivers
v0000022d9ed3cd00_0 .net "MEM_PC", 31 0, v0000022d9ed220b0_0;  alias, 1 drivers
v0000022d9ed3d520_0 .net "MEM_memread", 0 0, v0000022d9ed22d30_0;  alias, 1 drivers
v0000022d9ed3cee0_0 .net "MEM_memwrite", 0 0, v0000022d9ed23050_0;  alias, 1 drivers
v0000022d9ed3d340_0 .net "MEM_opcode", 6 0, v0000022d9ed22fb0_0;  alias, 1 drivers
v0000022d9ed3cf80_0 .net "MEM_rd_ind", 4 0, v0000022d9ed230f0_0;  alias, 1 drivers
v0000022d9ed3dd40_0 .net "MEM_regwrite", 0 0, v0000022d9ed23870_0;  alias, 1 drivers
v0000022d9ed3d160_0 .net "MEM_rs1_ind", 4 0, v0000022d9ed23730_0;  alias, 1 drivers
v0000022d9ed3dfc0_0 .net "MEM_rs2", 31 0, v0000022d9ed23910_0;  alias, 1 drivers
v0000022d9ed3dde0_0 .net "MEM_rs2_ind", 4 0, v0000022d9ed239b0_0;  alias, 1 drivers
v0000022d9ed3d840_0 .var "WB_ALU_OUT", 31 0;
v0000022d9ed3d200_0 .var "WB_Data_mem_out", 31 0;
v0000022d9ed3d2a0_0 .var "WB_INST", 31 0;
v0000022d9ed3e100_0 .var "WB_PC", 31 0;
v0000022d9ed3d3e0_0 .var "WB_memread", 0 0;
v0000022d9ed3e1a0_0 .var "WB_memwrite", 0 0;
v0000022d9ed3e240_0 .var "WB_opcode", 6 0;
v0000022d9ed3df20_0 .var "WB_rd_ind", 4 0;
v0000022d9ed3d480_0 .var "WB_regwrite", 0 0;
v0000022d9ed3d5c0_0 .var "WB_rs1_ind", 4 0;
v0000022d9ed3d660_0 .var "WB_rs2", 31 0;
v0000022d9ed3d7a0_0 .var "WB_rs2_ind", 4 0;
v0000022d9ed3d8e0_0 .net "clk", 0 0, L_0000022d9ecbaae0;  alias, 1 drivers
v0000022d9ed3d980_0 .var "hlt", 0 0;
v0000022d9ed3e420_0 .net "rst", 0 0, v0000022d9ed4fbe0_0;  alias, 1 drivers
S_0000022d9ed4a500 .scope module, "wb_stage" "WB_stage" 3 101, 28 3 0, S_0000022d9ecd7750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v0000022d9ed4f000_0 .net "alu_out", 31 0, v0000022d9ed3d840_0;  alias, 1 drivers
v0000022d9ed4eba0_0 .net "mem_out", 31 0, v0000022d9ed3d200_0;  alias, 1 drivers
v0000022d9ed4cda0_0 .net "mem_read", 0 0, v0000022d9ed3d3e0_0;  alias, 1 drivers
v0000022d9ed4d2a0_0 .net "wdata_to_reg_file", 31 0, v0000022d9ed4f320_0;  alias, 1 drivers
S_0000022d9ed48d90 .scope module, "wb_mux" "MUX_2x1" 28 13, 29 1 0, S_0000022d9ed4a500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000022d9ed3da20_0 .net "ina", 31 0, v0000022d9ed3d840_0;  alias, 1 drivers
v0000022d9ed4f140_0 .net "inb", 31 0, v0000022d9ed3d200_0;  alias, 1 drivers
v0000022d9ed4f320_0 .var "out", 31 0;
v0000022d9ed4e4c0_0 .net "sel", 0 0, v0000022d9ed3d3e0_0;  alias, 1 drivers
E_0000022d9ecbe990 .event anyedge, v0000022d9ed3d3e0_0, v0000022d9ed3d840_0, v0000022d9ed3d200_0;
    .scope S_0000022d9eb1c8f0;
T_0 ;
    %wait E_0000022d9ecbd490;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022d9ed2f2c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022d9ed2fea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0000022d9ed30080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000022d9ed30080_0;
    %load/vec4 v0000022d9ed2f540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022d9ed2f2c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000022d9ed303a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v0000022d9ed2ffe0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0000022d9ed2ffe0_0;
    %load/vec4 v0000022d9ed2f540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022d9ed2f2c0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000022d9ed2f2c0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022d9eb1c8f0;
T_1 ;
    %wait E_0000022d9ecbdad0;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_1.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_1.9;
    %jmp/1 T_1.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_1.8;
    %jmp/1 T_1.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_1.7;
    %jmp/1 T_1.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_1.6;
    %jmp/1 T_1.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_1.5;
    %jmp/1 T_1.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_1.4;
    %jmp/1 T_1.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_1.3;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022d9ed2eaa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022d9ed2f9a0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000022d9ed2eaa0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000022d9ed2fea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.15, 10;
    %load/vec4 v0000022d9ed30080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0000022d9ed30080_0;
    %load/vec4 v0000022d9ed2f040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000022d9ed2eaa0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0000022d9ed303a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.19, 10;
    %load/vec4 v0000022d9ed2ffe0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.18, 9;
    %load/vec4 v0000022d9ed2ffe0_0;
    %load/vec4 v0000022d9ed2f040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000022d9ed2eaa0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000022d9ed2eaa0_0, 0;
T_1.17 ;
T_1.13 ;
T_1.11 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022d9eb1c8f0;
T_2 ;
    %wait E_0000022d9ecbe110;
    %load/vec4 v0000022d9ed2fea0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0000022d9ed30080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000022d9ed30080_0;
    %load/vec4 v0000022d9ed2f040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022d9ed30260_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022d9ed303a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0000022d9ed2ffe0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000022d9ed2ffe0_0;
    %load/vec4 v0000022d9ed2f040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022d9ed30260_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022d9ed30260_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000022d9ed38b40;
T_3 ;
    %wait E_0000022d9ecbd4d0;
    %load/vec4 v0000022d9ed3c4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0000022d9ed3c300_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0000022d9ed3e7e0_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0000022d9ed3e880_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000022d9ed3d0c0_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000022d9ed3d700_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000022d9ed3e2e0_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000022d9ed3e4c0_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000022d9ed3e380_0;
    %assign/vec4 v0000022d9ed3cda0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022d9ed389b0;
T_4 ;
    %wait E_0000022d9ecbe150;
    %load/vec4 v0000022d9ed3e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022d9ed3f000_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022d9ed3ef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000022d9ed3f1e0_0;
    %assign/vec4 v0000022d9ed3f000_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022d9ed38cd0;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ff00, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000022d9ed39310;
T_6 ;
    %wait E_0000022d9ecbdfd0;
    %load/vec4 v0000022d9ed3f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022d9ed3e9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022d9ed3ffa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022d9ed3eb00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022d9ed3fb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d9ed3f780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d9ed3f8c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000022d9ed3fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000022d9ed3f3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000022d9ed3fd20_0;
    %assign/vec4 v0000022d9ed3f780_0, 0;
    %load/vec4 v0000022d9ed3ec40_0;
    %assign/vec4 v0000022d9ed3f8c0_0, 0;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022d9ed3e9c0_0, 0;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000022d9ed3eb00_0, 0;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000022d9ed3fb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000022d9ed3ffa0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000022d9ed3ffa0_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022d9ed3e9c0_0, 0;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000022d9ed3ffa0_0, 0;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000022d9ed3eb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000022d9ed3fb40_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0000022d9ed3fd20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000022d9ed3fb40_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000022d9ed3e9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022d9ed3ffa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022d9ed3eb00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000022d9ed3fb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d9ed3f780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d9ed3f8c0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022d9ed38ff0;
T_7 ;
    %wait E_0000022d9ecbe150;
    %load/vec4 v0000022d9ed3ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d9ed3a380_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000022d9ed3a380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000022d9ed3a380_0;
    %store/vec4a v0000022d9ed3ab00, 4, 0;
    %load/vec4 v0000022d9ed3a380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d9ed3a380_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022d9ed3ae20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v0000022d9ed3aba0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000022d9ed3b6e0_0;
    %load/vec4 v0000022d9ed3ae20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ab00, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ab00, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022d9ed38ff0;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000022d9ed38820;
    %jmp t_0;
    .scope S_0000022d9ed38820;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d9ed3a420_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000022d9ed3a420_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000022d9ed3a420_0;
    %load/vec4a v0000022d9ed3ab00, 4;
    %ix/getv/s 4, v0000022d9ed3a420_0;
    %load/vec4a v0000022d9ed3ab00, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000022d9ed3a420_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000022d9ed3a420_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d9ed3a420_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0000022d9ed38ff0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0000022d9ed394a0;
T_9 ;
    %wait E_0000022d9ecbe090;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d9ed37040_0, 0, 32;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022d9ed368c0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022d9ed37040_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000022d9ed370e0_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022d9ed368c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022d9ed37040_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000022d9ed368c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022d9ed37040_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed370e0_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0000022d9ed368c0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000022d9ed368c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000022d9ed37040_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000022d9ed39180;
T_10 ;
    %wait E_0000022d9ecbd810;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed35880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed36780_0, 0;
    %assign/vec4 v0000022d9ed36820_0, 0;
    %load/vec4 v0000022d9ed35600_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_10.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000022d9ed35600_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000022d9ed35600_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_10.4;
    %jmp/1 T_10.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000022d9ed35600_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_10.3;
    %flag_get/vec4 4;
    %jmp/1 T_10.2, 4;
    %load/vec4 v0000022d9ed35600_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36820_0, 0;
T_10.0 ;
    %load/vec4 v0000022d9ed35600_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36780_0, 0;
T_10.6 ;
    %load/vec4 v0000022d9ed35600_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed35880_0, 0;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022d9eae14e0;
T_11 ;
    %wait E_0000022d9ecbdc50;
    %load/vec4 v0000022d9ed363c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed37220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36460_0, 0;
T_11.0 ;
    %load/vec4 v0000022d9ed36be0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.5, 10;
    %load/vec4 v0000022d9ed36c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0000022d9ed36000_0;
    %load/vec4 v0000022d9ed36c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_11.6, 4;
    %load/vec4 v0000022d9ed37360_0;
    %load/vec4 v0000022d9ed36c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.6;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed37220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36460_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000022d9ed366e0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_11.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed37220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36460_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0000022d9ed366e0_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_11.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022d9ed366e0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_11.11;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed37220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36460_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed36fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed37220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed36460_0, 0;
T_11.10 ;
T_11.8 ;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022d9eb1ca80;
T_12 ;
    %wait E_0000022d9ecbdfd0;
    %load/vec4 v0000022d9ed37400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed2f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed2f860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed30440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2fb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2fae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2ee60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed30300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed30760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed2ec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed2ed20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed2f900_0, 0;
    %assign/vec4 v0000022d9ed30800_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000022d9ed2ebe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000022d9ed2f5e0_0;
    %assign/vec4 v0000022d9ed30800_0, 0;
    %load/vec4 v0000022d9ed374a0_0;
    %assign/vec4 v0000022d9ed2f900_0, 0;
    %load/vec4 v0000022d9ed36280_0;
    %assign/vec4 v0000022d9ed2ed20_0, 0;
    %load/vec4 v0000022d9ed2fcc0_0;
    %assign/vec4 v0000022d9ed2ec80_0, 0;
    %load/vec4 v0000022d9ed2f400_0;
    %assign/vec4 v0000022d9ed30760_0, 0;
    %load/vec4 v0000022d9ed2fe00_0;
    %assign/vec4 v0000022d9ed30300_0, 0;
    %load/vec4 v0000022d9ed2f360_0;
    %assign/vec4 v0000022d9ed2ee60_0, 0;
    %load/vec4 v0000022d9ed35ce0_0;
    %assign/vec4 v0000022d9ed2fae0_0, 0;
    %load/vec4 v0000022d9ed361e0_0;
    %assign/vec4 v0000022d9ed2fb80_0, 0;
    %load/vec4 v0000022d9ed2f720_0;
    %assign/vec4 v0000022d9ed30440_0, 0;
    %load/vec4 v0000022d9ed2f4a0_0;
    %assign/vec4 v0000022d9ed2f860_0, 0;
    %load/vec4 v0000022d9ed306c0_0;
    %assign/vec4 v0000022d9ed2f180_0, 0;
    %load/vec4 v0000022d9ed2f400_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022d9ed2eb40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2eb40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed2f180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed2f860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed30440_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2fb80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2fae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2ee60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed30300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed30760_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed2ec80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed2ed20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed2f900_0, 0;
    %assign/vec4 v0000022d9ed30800_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022d9eb2a360;
T_13 ;
    %wait E_0000022d9ecbdc10;
    %load/vec4 v0000022d9ed2d410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0000022d9ed2dd70_0;
    %assign/vec4 v0000022d9ed2e310_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0000022d9ed2da50_0;
    %assign/vec4 v0000022d9ed2e310_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0000022d9ed2cd30_0;
    %assign/vec4 v0000022d9ed2e310_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0000022d9ed2d2d0_0;
    %assign/vec4 v0000022d9ed2e310_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000022d9eb2a4f0;
T_14 ;
    %wait E_0000022d9ecbe250;
    %load/vec4 v0000022d9ed2d870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v0000022d9ed2d7d0_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.1 ;
    %load/vec4 v0000022d9ed2dff0_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v0000022d9ed2e3b0_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0000022d9ed2cab0_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0000022d9ed2c650_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0000022d9ed2c6f0_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0000022d9ed2c970_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v0000022d9ed2daf0_0;
    %assign/vec4 v0000022d9ed2db90_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000022d9eb2dc80;
T_15 ;
    %wait E_0000022d9ecbd710;
    %load/vec4 v0000022d9ed221f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v0000022d9ed22150_0;
    %pad/u 33;
    %load/vec4 v0000022d9ed2e090_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v0000022d9ed22150_0;
    %pad/u 33;
    %load/vec4 v0000022d9ed2e090_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v0000022d9ed22150_0;
    %pad/u 33;
    %load/vec4 v0000022d9ed2e090_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v0000022d9ed22150_0;
    %pad/u 33;
    %load/vec4 v0000022d9ed2e090_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v0000022d9ed22150_0;
    %pad/u 33;
    %load/vec4 v0000022d9ed2e090_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v0000022d9ed22150_0;
    %pad/u 33;
    %load/vec4 v0000022d9ed2e090_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0000022d9ed2e090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %load/vec4 v0000022d9ed2d190_0;
    %load/vec4 v0000022d9ed2e090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022d9ed22150_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000022d9ed2e090_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000022d9ed2e090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %load/vec4 v0000022d9ed22150_0;
    %ix/getv 4, v0000022d9ed2e090_0;
    %shiftl 4;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0000022d9ed2e090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %load/vec4 v0000022d9ed2d190_0;
    %load/vec4 v0000022d9ed2e090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000022d9ed22150_0;
    %load/vec4 v0000022d9ed2e090_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000022d9ed2e090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %load/vec4 v0000022d9ed22150_0;
    %ix/getv 4, v0000022d9ed2e090_0;
    %shiftr 4;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %load/vec4 v0000022d9ed22150_0;
    %load/vec4 v0000022d9ed2e090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed2d190_0, 0;
    %load/vec4 v0000022d9ed2e090_0;
    %load/vec4 v0000022d9ed22150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %assign/vec4 v0000022d9ed2d9b0_0, 0;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000022d9eb2de10;
T_16 ;
    %wait E_0000022d9ecbd950;
    %load/vec4 v0000022d9ed2d730_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %jmp T_16.22;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022d9ed2dc30_0, 0;
    %jmp T_16.22;
T_16.22 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000022d9eaf7910;
T_17 ;
    %wait E_0000022d9ecbdb10;
    %load/vec4 v0000022d9ed2e270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0000022d9ed2cf10_0;
    %assign/vec4 v0000022d9ed2c790_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0000022d9ed2dcd0_0;
    %assign/vec4 v0000022d9ed2c790_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0000022d9ed2cdd0_0;
    %assign/vec4 v0000022d9ed2c790_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0000022d9ed2d4b0_0;
    %assign/vec4 v0000022d9ed2c790_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000022d9eafb3a0;
T_18 ;
    %wait E_0000022d9ecbdfd0;
    %load/vec4 v0000022d9ed22010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed23870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed23050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed22d30_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000022d9ed22fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed230f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed239b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed23730_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed23910_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed23690_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed220b0_0, 0;
    %assign/vec4 v0000022d9ed237d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000022d9ed23d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000022d9ed22790_0;
    %assign/vec4 v0000022d9ed237d0_0, 0;
    %load/vec4 v0000022d9ed22bf0_0;
    %assign/vec4 v0000022d9ed23910_0, 0;
    %load/vec4 v0000022d9ed22ab0_0;
    %assign/vec4 v0000022d9ed23730_0, 0;
    %load/vec4 v0000022d9ed232d0_0;
    %assign/vec4 v0000022d9ed239b0_0, 0;
    %load/vec4 v0000022d9ed23e10_0;
    %assign/vec4 v0000022d9ed230f0_0, 0;
    %load/vec4 v0000022d9ed23c30_0;
    %assign/vec4 v0000022d9ed22fb0_0, 0;
    %load/vec4 v0000022d9ed22830_0;
    %assign/vec4 v0000022d9ed22d30_0, 0;
    %load/vec4 v0000022d9ed22e70_0;
    %assign/vec4 v0000022d9ed23050_0, 0;
    %load/vec4 v0000022d9ed22dd0_0;
    %assign/vec4 v0000022d9ed23870_0, 0;
    %load/vec4 v0000022d9ed23550_0;
    %assign/vec4 v0000022d9ed220b0_0, 0;
    %load/vec4 v0000022d9ed23230_0;
    %assign/vec4 v0000022d9ed23690_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed23870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed23050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed22d30_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000022d9ed22fb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed230f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed239b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed23730_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed23910_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed23690_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed220b0_0, 0;
    %assign/vec4 v0000022d9ed237d0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000022d9ed4a050;
T_19 ;
    %wait E_0000022d9ecbecd0;
    %load/vec4 v0000022d9ed3c3a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000022d9ed3c440_0;
    %ix/getv 3, v0000022d9ed3e740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d9ed3ce40, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000022d9ed4a050;
T_20 ;
    %wait E_0000022d9ecbecd0;
    %ix/getv 4, v0000022d9ed3e740_0;
    %load/vec4a v0000022d9ed3ce40, 4;
    %assign/vec4 v0000022d9ed3dc00_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000022d9ed4a050;
T_21 ;
    %delay 20004, 0;
    %vpi_call 26 27 "$display", "Data Memory Content : " {0 0 0};
    %fork t_3, S_0000022d9ed48a70;
    %jmp t_2;
    .scope S_0000022d9ed48a70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d9ed3cc60_0, 0, 32;
T_21.0 ;
    %load/vec4 v0000022d9ed3cc60_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 4, v0000022d9ed3cc60_0;
    %load/vec4a v0000022d9ed3ce40, 4;
    %vpi_call 26 29 "$display", "Mem[%d] = %d", &PV<v0000022d9ed3cc60_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022d9ed3cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d9ed3cc60_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0000022d9ed4a050;
t_2 %join;
    %end;
    .thread T_21;
    .scope S_0000022d9ed48c00;
T_22 ;
    %wait E_0000022d9ecbdfd0;
    %load/vec4 v0000022d9ed3e420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3d480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3e1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3d3e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000022d9ed3e240_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed3df20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed3d7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed3d5c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3d200_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3d660_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3d2a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3e100_0, 0;
    %assign/vec4 v0000022d9ed3d840_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000022d9ed3ca80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000022d9ed3dac0_0;
    %assign/vec4 v0000022d9ed3d840_0, 0;
    %load/vec4 v0000022d9ed3dfc0_0;
    %assign/vec4 v0000022d9ed3d660_0, 0;
    %load/vec4 v0000022d9ed3cbc0_0;
    %assign/vec4 v0000022d9ed3d200_0, 0;
    %load/vec4 v0000022d9ed3d160_0;
    %assign/vec4 v0000022d9ed3d5c0_0, 0;
    %load/vec4 v0000022d9ed3dde0_0;
    %assign/vec4 v0000022d9ed3d7a0_0, 0;
    %load/vec4 v0000022d9ed3cf80_0;
    %assign/vec4 v0000022d9ed3df20_0, 0;
    %load/vec4 v0000022d9ed3d340_0;
    %assign/vec4 v0000022d9ed3e240_0, 0;
    %load/vec4 v0000022d9ed3d520_0;
    %assign/vec4 v0000022d9ed3d3e0_0, 0;
    %load/vec4 v0000022d9ed3cee0_0;
    %assign/vec4 v0000022d9ed3e1a0_0, 0;
    %load/vec4 v0000022d9ed3dd40_0;
    %assign/vec4 v0000022d9ed3d480_0, 0;
    %load/vec4 v0000022d9ed3cd00_0;
    %assign/vec4 v0000022d9ed3e100_0, 0;
    %load/vec4 v0000022d9ed3dca0_0;
    %assign/vec4 v0000022d9ed3d2a0_0, 0;
    %load/vec4 v0000022d9ed3d340_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %assign/vec4 v0000022d9ed3d980_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3d980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3d480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3e1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d9ed3d3e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000022d9ed3e240_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed3df20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed3d7a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000022d9ed3d5c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3d200_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3d660_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3d2a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000022d9ed3e100_0, 0;
    %assign/vec4 v0000022d9ed3d840_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000022d9ed48d90;
T_23 ;
    %wait E_0000022d9ecbe990;
    %load/vec4 v0000022d9ed4e4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %load/vec4 v0000022d9ed3da20_0;
    %assign/vec4 v0000022d9ed4f320_0, 0;
    %jmp T_23.2;
T_23.1 ;
    %load/vec4 v0000022d9ed4f140_0;
    %assign/vec4 v0000022d9ed4f320_0, 0;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000022d9ecd7750;
T_24 ;
    %wait E_0000022d9ecbdfd0;
    %load/vec4 v0000022d9ed50860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d9ed50540_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000022d9ed50540_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022d9ed50540_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000022d9ecd2770;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d9ed4fbe0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0000022d9ecd2770;
T_26 ;
    %delay 1, 0;
    %load/vec4 v0000022d9ed4ff00_0;
    %inv;
    %assign/vec4 v0000022d9ed4ff00_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000022d9ecd2770;
T_27 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d9ed4ff00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d9ed4fbe0_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d9ed4fbe0_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v0000022d9ed4fe60_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
    "./MUX_2x1.v";
