/*
 * Copyright (C) 2016  Nexell Co., Ltd.
 * Author: Youngbok, Park <ybpark@nexell.co.kr>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <dt-bindings/soc/nxp5540-base.h>
#include <dt-bindings/reset/nexell,nxp5540-reset.h>
#include <dt-bindings/interrupt-controller/nxp5540-irq.h>

/ {
	model = "nexell soc";
	compatible = "nexell,nxp5540";
	#address-cells = <0x1>;
	#size-cells = <0x1>;

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x0>;
			enable-method = "psci";
			cpu-release-addr = < 0x1 0xc0010230 >;
			#cooling-cells = <2>;
			cpu-idle-states =<&CPU_SLEEP>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x1>;
			enable-method = "psci";
			cpu-release-addr = < 0x1 0xc0010230 >;
			cpu-idle-states =<&CPU_SLEEP>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x2>;
			enable-method = "psci";
			cpu-release-addr = < 0x1 0xc0010230 >;
			cpu-idle-states =<&CPU_SLEEP>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x3>;
			enable-method = "psci";
			cpu-release-addr = < 0x1 0xc0010230 >;
			cpu-idle-states =<&CPU_SLEEP>;
		};


		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
			};
		};

		idle-states {
			CPU_SLEEP: sleep {
				compatible = "nexell,idle-state";
				arm,psci-suspend-param = <0x0000000>;
				entry-latency-us = <150>;
				exit-latency-us = <200>;
				min-residency-us = <2000>;
			};
		};
	};


	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0xc0000000 0x300000>;
		interrupt-parent = <&gic>;
		ranges;

		gic:interrupt-controller@c0009000 {
			compatible = "arm,gic-400";
			interrupt-controller;
			#interrupt-cells = <3>;
			reg	= <0xC0009000 0x1000>, <0xC000a000 0x100>;
		};

		nxp5540_reset:reset {
			#reset-cells = <2>;
			compatible = "nexell,nxp5540-reset";
			reg = <PHYS_BASE_SYS_RSTCON 0x800
			       PHYS_BASE_TBUS_RSTCON 0x800
			       PHYS_BASE_LBUS_RSTCON 0x800
			       PHYS_BASE_BBUS_RSTCON 0x800
			       PHYS_BASE_CODA_RSTCON 0x800
			       PHYS_BASE_DISP_RSTCON 0x800
			       PHYS_BASE_USB_RSTCON 0x800
			       PHYS_BASE_HDMI_RSTCON 0x800
			       PHYS_BASE_WAVE_RSTCON 0x800
			       PHYS_BASE_DREX_RSTCON 0x800
			       PHYS_BASE_WAVE420_RSTCON 0x800
			       PHYS_BASE_CPU_RSTCON 0x800
			       PHYS_BASE_PERICLK_RSTCON 0x800>;
			status = "okay";
		};

	}; /*** soc ***/
};
