# RISC-V (RV32I) Processor in VHDL

![VHDL](https://img.shields.io/badge/VHDL-2008-blue?style=for-the-badge&logo=vhdl)
![RISC-V](https://img.shields.io/badge/ISA-RISC--V%20RV32I-yellow?style=for-the-badge&logo=riscv)
![GHDL](https://img.shields.io/badge/Simulator-GHDL-green?style=for-the-badge&logo=ghdl)
![GTKWave](https://img.shields.io/badge/Waveform-GTKWave-9cf?style=for-the-badge&logo=gtkwave)


```

   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—   â–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—
   â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘â•šâ•â•â•â•â–ˆâ–ˆâ•—â•šâ•â•â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘
   â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘ â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â• â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘
   â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â•šâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•”â• â•šâ•â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â•â• â–ˆâ–ˆâ•‘     ->> PROJETO: Processador RISC-V (RV32I) 
   â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘ â•šâ–ˆâ–ˆâ–ˆâ–ˆâ•”â• â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘     ->> AUTOR: AndrÃ© Solano F. R. Maiolini 
   â•šâ•â•  â•šâ•â•  â•šâ•â•â•â•  â•šâ•â•â•â•â•â• â•šâ•â•â•â•â•â•â•â•šâ•â•     ->> DATA: 15/09/2025

```

This repository contains the implementation of a 32-bit, single-cycle processor that follows the base RISC-V instruction set specification (RV32I). The project is developed entirely in VHDL (2008 standard) and is intended as an educational project for studying computer architecture.

The design is modular, with each main processor component (ALU, Register File, Control Unit, etc.) implemented in its own file. Each module is accompanied by a self-verifying testbench to ensure correctness before final integration.

A top-level processor entity integrates all modules and can execute software compiled from C or Assembly, with the program being loaded dynamically into the simulation at runtime.

## ðŸŽ¯ Goals and Features

* **Target ISA:** RISC-V RV32I (Base Integer Instruction Set).
* **Language:** VHDL-2008.
* **Focus:** Design clarity and educational purposes.
* **Verification:** Self-verifying testbenches for each component.
* **Automation:** Fully automated compilation and simulation flow via `Makefile`.

## ðŸ“‚ Project Structure

The repository is organized as follows to separate the hardware design (RTL), simulation, and software.

```text
RV32I_processor/
â”œâ”€â”€ rtl/                       # Synthesizable VHDL code (processor components)
â”‚   â”œâ”€â”€ processor_top.vhd
â”‚   â”œâ”€â”€ alu.vhd
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ sim/                       # Testbenches and simulation support
â”‚   â”œâ”€â”€ processor_top_tb.vhd
â”‚   â”œâ”€â”€ memory_loader_pkg.vhd  # << VHDL package for dynamic program loading
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ sw/                        # Example software programs
â”‚   â”œâ”€â”€ src/
â”‚   â”‚   â”œâ”€â”€ hello.c
â”‚   â”‚   â””â”€â”€ test_addi.s
â”‚   â”œâ”€â”€ linker/
â”‚   â”‚   â””â”€â”€ link.ld
â”‚   â””â”€â”€ start.s                # << Assembly boot code for C programs
â”‚
â”œâ”€â”€ build/                     # Auto-generated build output (ignored by Git)
â”‚
â”œâ”€â”€ Makefile                   # Automates compilation, simulation and visualization
â”‚
â””â”€â”€ .gitignore
```

## ðŸ› ï¸ Prerequisites
To compile and simulate this project, install the following tools and ensure they are in your PATH:

1. GHDL: Open-source VHDL simulator.
2. GTKWave: Waveform viewer.
3. RISC-V GCC Toolchain (riscv32-unknown-elf-gcc): For compiling C/Assembly programs.

## ðŸš€ How to Compile and Simulate (Using the Makefile)

All commands are executed from the root of the repository. The Makefile automates software compilation, hardware simulation, and waveform visualization.

### 1. Clean Project
Removes all generated files:
```bash
make clean
```
This command will delete the `build/` directory, ensuring that no old files interfere with your simulation.

### 2. Compile Software

Compile a program written in C or Assembly located in sw/src/:
```bash
make sw SW=<program_name>
```
Example
```bash
make sw SW=test_addi
```

Generates build/sw/test_addi.hex that can be used as input for processor simulation.

### 3. Simulate Processor

Run the full processor simulation:

```bash
make sim TB=<testbench_name> [SW=<program_name>]
```

Examples:
```bash
# Run processor testbench only
make sim TB=processor_top_tb

# Run processor testbench with compiled software
make sim TB=processor_top_tb SW=test_addi
```

This produces a waveform file:
```bash
build/wave-processor_top_tb.ghw
```

### 4. Simulate Components

Run unit testbenches for processor components:
```bash
make comp TB=<component_tb>
```
Example:
```bash
make comp TB=alu_tb
```

### 5. Visualize Waveforms

Open the last simulation waveform in GTKWave:
```bash
make view TB=<testbench_name>
```
Example:
```bash
make view TB=alu_tb
```

## âœ… Verification
- Assertions inside testbenches provide PASS/FAIL messages directly in the terminal.
- For deeper inspection, use GTKWave to view signals and execution traces.

