{"Source Block": ["oh/elink/dv/dut_axi_elink.v@561:575@HdlStmProcess", "\t\t .packet_in\t\t(emem_packet[PW-1:0]));\t // Templated\n\n\n   //Write wait circuit\n   reg [7:0] wait_counter;   \n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       wait_counter[7:0] <= 'b0;   \n     else\n       wait_counter[7:0] <= wait_counter+1'b1;\n      \n   assign elink1_rxwr_wait       = (|wait_counter[4:0]);//(|wait_counter[3:0]);//1'b0;\n   \n        \nendmodule // dv_elink\n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@177:191", "\n\n   //Access wait circuit\n   reg [7:0] wait_counter;\n  \n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       wait_counter[7:0] <= 'b0;   \n     else\n       wait_counter[7:0] <= wait_counter+1'b1;\n      \n   assign wait_random      = (|wait_counter[4:0]);//(|wait_counter[3:0]);//1'b0;\n\n   assign wait_all = (wait_random | wait_in);\n   \n"], ["oh/elink/dv/dut_axi_elink.v@560:570", "\t\t .access_in\t\t(emem_access),\t\t // Templated\n\t\t .packet_in\t\t(emem_packet[PW-1:0]));\t // Templated\n\n\n   //Write wait circuit\n   reg [7:0] wait_counter;   \n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       wait_counter[7:0] <= 'b0;   \n     else\n       wait_counter[7:0] <= wait_counter+1'b1;\n"]], "Diff Content": {"Delete": [[566, "   always @ (posedge clk or negedge nreset)\n"], [567, "     if(!nreset)\n"], [568, "       wait_counter[7:0] <= 'b0;   \n"], [569, "     else\n"], [570, "       wait_counter[7:0] <= wait_counter+1'b1;\n"]], "Add": []}}