Full-substractor-using-Half-Substractor-RTL-design-in-Xilinx-vivado-using-verilog-code
