{
    "code": "module TopModule(\n    logic [3:0] in,\n    logic out_and,\n    logic out_or,\n    logic out_xor\n);\n    assign out_and = &in;        // Bitwise AND reduction\n    assign out_or  = |in;        // Bitwise OR reduction\n    assign out_xor = ^in;        // Bitwise XOR reduction\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}