module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    wire andl1, andl2, orr, andr1, andr2, orl;
    
    assign andl1 = p2a & p2b;
    assign andl2 = p2c & p2d;
    assign orr = andl1 | andl2;
    
    assign andr1 = p1a & p1b & p1c;
    assign andr2 = p1f & p1e & p1d;
    assign orl = andr1 | andr2

	assign p2y = orr;
    assign p1y = orl;

endmodule
